#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 28 13:35:12 2018
# Process ID: 42016
# Current directory: C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log TopModuleV2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModuleV2.tcl
# Log file: C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.runs/synth_1/TopModuleV2.vds
# Journal file: C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopModuleV2.tcl -notrace
Command: synth_design -top TopModuleV2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44384 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 358.781 ; gain = 100.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModuleV2' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/TopModuleV2.v:3]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ForwardingUnit.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (1#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ForwardingUnit.v:16]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HazardDetection.v:16]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (2#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HazardDetection.v:16]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mux2To1' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux2To1' (3#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (4#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3To1' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux32Bit3To1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3To1' (5#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux32Bit3To1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ProgramCounter.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (6#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ProgramCounter.v:31]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (7#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemoryV2' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/InstructionMemoryV2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemoryV2' (8#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/InstructionMemoryV2.v:39]
INFO: [Synth 8-6157] synthesizing module 'Reg32Bit' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Reg32Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegBit' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/RegBit.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FlipFlop' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/D_FlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_FlipFlop' (9#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/D_FlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegBit' (10#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/RegBit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reg32Bit' (11#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Reg32Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (12#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALUControl_Block' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALUControl_Block.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALUControl_Block.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALUControl_Block.v:183]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl_Block' (13#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALUControl_Block.v:23]
INFO: [Synth 8-6157] synthesizing module 'JumpBlock' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/JALBlock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JumpBlock' (14#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/JALBlock.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (15#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Comparator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (16#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Comparator.v:22]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (17#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'HLDetect' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HLDetect.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HLDetect' (18#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HLDetect.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (19#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtension' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ZeroExtension.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtension' (20#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ZeroExtension.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ShiftLeft.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft' (21#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ShiftLeft.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (22#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit2To1' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux5Bit2To1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit2To1' (23#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux5Bit2To1.v:3]
INFO: [Synth 8-6157] synthesizing module 'MovCheck' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/MovCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MovCheck' (24#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/MovCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'HiLoControl' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoControl.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoControl.v:45]
INFO: [Synth 8-6155] done synthesizing module 'HiLoControl' (25#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (26#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoReg.v:52]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (27#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit4To1' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux32Bit4To1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit4To1' (28#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Mux32Bit4To1.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (29#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'TopModuleV2' (30#1) [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/TopModuleV2.v:3]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[25]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[24]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[23]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[22]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[21]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[20]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[19]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[18]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[17]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[16]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[15]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[14]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[13]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[12]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[11]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[10]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[9]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[8]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[7]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[6]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port Rst
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemoryV2 has unconnected port Address[0]
WARNING: [Synth 8-3331] design HazardDetection has unconnected port ID_Func[5]
WARNING: [Synth 8-3331] design HazardDetection has unconnected port ID_Func[4]
WARNING: [Synth 8-3331] design HazardDetection has unconnected port ID_Func[3]
WARNING: [Synth 8-3331] design HazardDetection has unconnected port ID_Func[2]
WARNING: [Synth 8-3331] design HazardDetection has unconnected port ID_Func[1]
WARNING: [Synth 8-3331] design HazardDetection has unconnected port ID_Func[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port IDEX_Rs[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port IDEX_Rs[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port IDEX_Rs[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port IDEX_Rs[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port IDEX_Rs[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 414.008 ; gain = 155.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 414.008 ; gain = 155.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 414.008 ; gain = 155.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HLGo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "EX_RegWriteMod" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoReg.v:45]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoReg.v:46]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoReg.v:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoReg.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ShamtCtrl_reg' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALUControl_Block.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALUControl_Block.v:46]
INFO: [Synth 8-3971] The signal RegFile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/Comparator.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'HLFlag_reg' [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/HiLoControl.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 429.367 ; gain = 170.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 585   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	 368 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 590   
	  25 Input      1 Bit        Muxes := 8     
	  28 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Mux2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemoryV2 
Detailed RTL Component Info : 
+---Muxes : 
	 368 Input     32 Bit        Muxes := 1     
Module D_FlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  25 Input      4 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 8     
Module ALUControl_Block 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module JumpBlock 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 2     
Module HLDetect 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MovCheck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module HiLoControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module HiLoReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module Mux32Bit4To1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "EX_RegWriteMod" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.srcs/sources_1/new/ALU32Bit.v:92]
DSP Report: Generating DSP LSBALUResult0, operation Mode is: A*B.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: Generating DSP LSBALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: Generating DSP LSBALUResult0, operation Mode is: A*B.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: Generating DSP LSBALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: operator LSBALUResult0 is absorbed into DSP LSBALUResult0.
DSP Report: Generating DSP temp, operation Mode is: A*B.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: A*B.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: C+A*B.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp_unsigned, operation Mode is: A*B.
DSP Report: operator temp_unsigned is absorbed into DSP temp_unsigned.
DSP Report: operator temp_unsigned is absorbed into DSP temp_unsigned.
DSP Report: Generating DSP temp_unsigned, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp_unsigned is absorbed into DSP temp_unsigned.
DSP Report: operator temp_unsigned is absorbed into DSP temp_unsigned.
DSP Report: Generating DSP temp_unsigned, operation Mode is: C+A*B.
DSP Report: operator temp_unsigned is absorbed into DSP temp_unsigned.
DSP Report: operator temp_unsigned is absorbed into DSP temp_unsigned.
INFO: [Synth 8-5546] ROM "HLDetect1/HLGo" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design MovCheck has unconnected port EX_Instr[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal RegFile1/RegFile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (ALUOp_reg[3]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (ALUOp_reg[2]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (ALUOp_reg[1]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (ALUOp_reg[0]) is unused and will be removed from module Controller.
WARNING: [Synth 8-3332] Sequential element (ShamtCtrl_reg) is unused and will be removed from module ALUControl_Block.
WARNING: [Synth 8-3332] Sequential element (ALUControl_reg[4]) is unused and will be removed from module ALUControl_Block.
WARNING: [Synth 8-3332] Sequential element (ALUControl_reg[3]) is unused and will be removed from module ALUControl_Block.
WARNING: [Synth 8-3332] Sequential element (ALUControl_reg[2]) is unused and will be removed from module ALUControl_Block.
WARNING: [Synth 8-3332] Sequential element (ALUControl_reg[1]) is unused and will be removed from module ALUControl_Block.
WARNING: [Synth 8-3332] Sequential element (ALUControl_reg[0]) is unused and will be removed from module ALUControl_Block.
WARNING: [Synth 8-3332] Sequential element (branch_reg) is unused and will be removed from module Comparator.
WARNING: [Synth 8-3332] Sequential element (HLCtrl1/HLFlag_reg) is unused and will be removed from module TopModuleV2.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[31]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[30]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[29]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[28]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[27]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[26]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[25]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[24]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[23]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[22]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[21]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[20]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[19]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[18]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[17]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[16]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[15]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[14]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[13]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[12]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[11]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[10]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[9]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[8]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[7]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[6]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[5]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[4]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[3]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[2]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[1]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Hi_reg[0]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[31]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[30]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[29]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[28]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[27]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[26]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[25]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[24]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[23]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[22]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[21]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[20]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[19]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[18]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[17]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[16]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[15]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[14]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[13]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[12]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[11]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[10]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[9]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[8]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[7]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[6]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[5]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[4]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[3]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[2]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[1]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (saved_Lo_reg[0]) is unused and will be removed from module HiLoReg.
WARNING: [Synth 8-3332] Sequential element (Bit0/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit1/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit2/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit3/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit4/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit5/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit6/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit7/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit8/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit9/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit10/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit11/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit12/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit13/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit14/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit15/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit16/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit17/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit18/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit19/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit20/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit21/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit22/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
WARNING: [Synth 8-3332] Sequential element (Bit23/D_FF1/Out_reg) is unused and will be removed from module Reg32Bit.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HiLoReg     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HiLoReg     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HiLoReg     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HiLoReg     | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HiLoReg     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HiLoReg     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HiLoReg     | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 339 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 554.652 ; gain = 296.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 664.355 ; gain = 418.891
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bcurt/Documents/GitHub/32Bit_MIPS_Processor/project_2/project_2.runs/synth_1/TopModuleV2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModuleV2_utilization_synth.rpt -pb TopModuleV2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 664.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 13:36:49 2018...
