Sequence Detector (101010)
*Project Overview

This project implements a sequence detector using Verilog HDL.
The detector recognizes the binary sequence 101010 from a stream of input bits and generates an output when the sequence is detected.

It is designed using:
Finite State Machine (FSM) approach (Mealy/Moore model)
Simulation & verification using testbench

*Project structure

 sequence_detector(101010)/
│
├── src/
│   ├── module.v          # Verilog module for sequence detector
│   ├── testbench.v       # Verilog testbench
│
├── simulations/
│   ├── waveform.jpg      # Example simulation result
│
└── README.md             # Project documentation


