--------------- Build Started: 11/18/2016 16:14:19 Project: VDAC8_ExampleProject01, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\labadmin\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\labadmin\Documents\GitHub\CY8CKITDAC\VDAC8_ExampleProject01.cydsn\VDAC8_ExampleProject01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\labadmin\Documents\GitHub\CY8CKITDAC\VDAC8_ExampleProject01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 27% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 11/18/2016 16:14:38 ---------------
