{
  "design": {
    "design_info": {
      "boundary_crc": "0xDC3B0ECAD821B2E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Clock_Test.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "Clk_Divide_0": ""
    },
    "ports": {
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sysclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_Clk_Divide_0_0_clock_output",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "1"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "Clk_Divide_0": {
        "vlnv": "xilinx.com:module_ref:Clk_Divide:1.0",
        "xci_name": "design_1_Clk_Divide_0_0",
        "xci_path": "ip\\design_1_Clk_Divide_0_0\\design_1_Clk_Divide_0_0.xci",
        "inst_hier_path": "Clk_Divide_0",
        "parameters": {
          "divider": {
            "value": "62500000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Clk_Divide",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sysclk",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "clock_output": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "1"
              }
            }
          }
        }
      }
    },
    "nets": {
      "Clk_Divide_0_clock_output": {
        "ports": [
          "Clk_Divide_0/clock_output",
          "clk_out"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "Clk_Divide_0/reset"
        ]
      },
      "sysclk_1": {
        "ports": [
          "sysclk",
          "Clk_Divide_0/clk"
        ]
      }
    }
  }
}