# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../JK_FF_withTB.srcs/sources_1/new/JK_FF_withTB.vhd" \
"../../../../JK_FF_withTB.srcs/sim_1/new/JK_FF_tb.vhd" \

# Do not sort compile order
nosort
