INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/xpr/lab_4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/xpr/lab_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/branchpre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/branchpre.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallF' is not allowed [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallD' is not allowed [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:53]
INFO: [VRFC 10-2458] undeclared symbol equalE, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:92]
INFO: [VRFC 10-2458] undeclared symbol branchE, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:92]
INFO: [VRFC 10-2458] undeclared symbol branchM, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:94]
INFO: [VRFC 10-2458] undeclared symbol pcM, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:97]
WARNING: [VRFC 10-2938] 'pcM' is already implicitly declared on line 97 [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:145]
WARNING: [VRFC 10-2938] 'branchE' is already implicitly declared on line 92 [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:165]
WARNING: [VRFC 10-2938] 'equalE' is already implicitly declared on line 92 [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:169]
INFO: [VRFC 10-2458] undeclared symbol preErrorM, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushE' is not allowed [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/mips.v:25]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/mips.v:32]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/mips.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/top.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
