{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469691710650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469691710650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 10:41:50 2016 " "Processing started: Thu Jul 28 10:41:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469691710650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469691710650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcie_top -c pcie_top_v2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pcie_top -c pcie_top_v2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469691710650 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PCIE_CORE/pcie_core_serdes.qip " "Tcl Script File PCIE_CORE/pcie_core_serdes.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PCIE_CORE/pcie_core_serdes.qip " "set_global_assignment -name QIP_FILE PCIE_CORE/pcie_core_serdes.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1469691710972 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1469691710972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1469691711477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_708/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "INCLUDE/ARINC_708/divider.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/divider.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712328 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "INCLUDE/ARINC_708/divider.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/wx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_708/wx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wx_fifo-SYN " "Found design unit 1: wx_fifo-SYN" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712328 ""} { "Info" "ISGN_ENTITY_NAME" "1 wx_fifo " "Found entity 1: wx_fifo" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_708/rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Found design unit 1: rx_fifo-SYN" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712338 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fifo " "Found entity 1: rx_fifo" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/arinc_708.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_708/arinc_708.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_708-RTL " "Found design unit 1: arinc_708-RTL" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712338 ""} { "Info" "ISGN_ENTITY_NAME" "1 arinc_708 " "Found entity 1: arinc_708" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_825/rd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_825/rd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rd_fifo-SYN " "Found design unit 1: rd_fifo-SYN" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712348 ""} { "Info" "ISGN_ENTITY_NAME" "1 rd_fifo " "Found entity 1: rd_fifo" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_825/wr_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_825/wr_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wr_fifo-SYN " "Found design unit 1: wr_fifo-SYN" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712348 ""} { "Info" "ISGN_ENTITY_NAME" "1 wr_fifo " "Found entity 1: wr_fifo" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/indata_changer/indata_changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/indata_changer/indata_changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 indata_changer-RTL " "Found design unit 1: indata_changer-RTL" {  } { { "INCLUDE/INDATA_CHANGER/indata_changer.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/INDATA_CHANGER/indata_changer.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712358 ""} { "Info" "ISGN_ENTITY_NAME" "1 indata_changer " "Found entity 1: indata_changer" {  } { { "INCLUDE/INDATA_CHANGER/indata_changer.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/INDATA_CHANGER/indata_changer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_825/arinc_825.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_825/arinc_825.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_825-RTL " "Found design unit 1: arinc_825-RTL" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712358 ""} { "Info" "ISGN_ENTITY_NAME" "1 arinc_825 " "Found entity 1: arinc_825" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_429_rx/arinc_429_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_429_rx/arinc_429_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_429_rx-RTL " "Found design unit 1: arinc_429_rx-RTL" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712368 ""} { "Info" "ISGN_ENTITY_NAME" "1 arinc_429_rx " "Found entity 1: arinc_429_rx" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_429_tx/arinc_429_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file include/arinc_429_tx/arinc_429_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_429_tx-RTL " "Found design unit 1: arinc_429_tx-RTL" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712368 ""} { "Info" "ISGN_ENTITY_NAME" "1 arinc_429_tx " "Found entity 1: arinc_429_tx" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_core_serdes.vhd 4 2 " "Found 4 design units, including 2 entities, in source file pcie_core/pcie_core_serdes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_core_serdes_alt_c3gxb_hcf8-RTL " "Found design unit 1: pcie_core_serdes_alt_c3gxb_hcf8-RTL" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pcie_core_serdes-RTL " "Found design unit 2: pcie_core_serdes-RTL" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1527 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_serdes_alt_c3gxb_hcf8 " "Found entity 1: pcie_core_serdes_alt_c3gxb_hcf8" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_serdes " "Found entity 2: pcie_core_serdes" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_wrapper/req_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcie_wrapper/req_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 req_fifo-SYN " "Found design unit 1: req_fifo-SYN" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""} { "Info" "ISGN_ENTITY_NAME" "1 req_fifo " "Found entity 1: req_fifo" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_wrapper/prefetch_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcie_wrapper/prefetch_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prefetch_fifo-SYN " "Found design unit 1: prefetch_fifo-SYN" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712460 ""} { "Info" "ISGN_ENTITY_NAME" "1 prefetch_fifo " "Found entity 1: prefetch_fifo" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_wrapper/pcie_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcie_wrapper/pcie_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_wrapper-RTL " "Found design unit 1: pcie_wrapper-RTL" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712470 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcie_wrapper " "Found entity 1: pcie_wrapper" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/reconfig.vhd 6 3 " "Found 6 design units, including 3 entities, in source file pcie_core/reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_alt_dprio_v5k-RTL " "Found design unit 1: reconfig_alt_dprio_v5k-RTL" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reconfig_alt_c3gxb_reconfig_1801-RTL " "Found design unit 2: reconfig_alt_c3gxb_reconfig_1801-RTL" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reconfig-RTL " "Found design unit 3: reconfig-RTL" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1428 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712530 ""} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_alt_dprio_v5k " "Found entity 1: reconfig_alt_dprio_v5k" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712530 ""} { "Info" "ISGN_ENTITY_NAME" "2 reconfig_alt_c3gxb_reconfig_1801 " "Found entity 2: reconfig_alt_c3gxb_reconfig_1801" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712530 ""} { "Info" "ISGN_ENTITY_NAME" "3 reconfig " "Found entity 3: reconfig" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_core_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcie_core/pcie_core_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_core_core-SYN " "Found design unit 1: pcie_core_core-SYN" {  } { { "PCIE_CORE/pcie_core_core.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712540 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_core " "Found entity 1: pcie_core_core" {  } { { "PCIE_CORE/pcie_core_core.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcie_core/pcie_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_core-europa " "Found design unit 1: pcie_core-europa" {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712550 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcie_core " "Found entity 1: pcie_core" {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_top.tdf 1 1 " "Found 1 design units, including 1 entities, in source file pcie_top.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_top " "Found entity 1: pcie_top" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ram-SYN " "Found design unit 1: test_ram-SYN" {  } { { "test_ram.vhd" "" { Text "D:/_data/mavim3_fpga/test_ram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712580 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ram " "Found entity 1: test_ram" {  } { { "test_ram.vhd" "" { Text "D:/_data/mavim3_fpga/test_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691712580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691712580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcie_top " "Elaborating entity \"pcie_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1469691713542 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "local_rstn_ext " "Variable or input pin \"local_rstn_ext\" is defined but never used." {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 43 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1469691713572 "|pcie_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:soft_reset " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:soft_reset\"" {  } { { "pcie_top.tdf" "soft_reset" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 165 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:soft_reset " "Elaborated megafunction instantiation \"lpm_ff:soft_reset\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 165 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691713602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:soft_reset " "Instantiated megafunction \"lpm_ff:soft_reset\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713602 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 165 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691713602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:alive_led_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:alive_led_cnt\"" {  } { { "pcie_top.tdf" "alive_led_cnt" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 170 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:alive_led_cnt " "Elaborated megafunction instantiation \"lpm_counter:alive_led_cnt\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 170 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691713662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:alive_led_cnt " "Instantiated megafunction \"lpm_counter:alive_led_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713662 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 170 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691713662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_blg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_blg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_blg " "Found entity 1: cntr_blg" {  } { { "db/cntr_blg.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_blg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691713742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691713742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_blg lpm_counter:alive_led_cnt\|cntr_blg:auto_generated " "Elaborating entity \"cntr_blg\" for hierarchy \"lpm_counter:alive_led_cnt\|cntr_blg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:reconfig_alive_led_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:reconfig_alive_led_cnt\"" {  } { { "pcie_top.tdf" "reconfig_alive_led_cnt" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 175 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:reconfig_alive_led_cnt " "Elaborated megafunction instantiation \"lpm_counter:reconfig_alive_led_cnt\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 175 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691713752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:reconfig_alive_led_cnt " "Instantiated megafunction \"lpm_counter:reconfig_alive_led_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 27 " "Parameter \"LPM_WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713752 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 175 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691713752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_clg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_clg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_clg " "Found entity 1: cntr_clg" {  } { { "db/cntr_clg.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_clg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691713832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691713832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_clg lpm_counter:reconfig_alive_led_cnt\|cntr_clg:auto_generated " "Elaborating entity \"cntr_clg\" for hierarchy \"lpm_counter:reconfig_alive_led_cnt\|cntr_clg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_wrapper pcie_wrapper:pcie_wrapper_inc " "Elaborating entity \"pcie_wrapper\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\"" {  } { { "pcie_top.tdf" "pcie_wrapper_inc" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_st_err0 pcie_wrapper.vhd(100) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(100): object \"rx_st_err0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_st_be0 pcie_wrapper.vhd(114) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(114): object \"rx_st_be0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_st_bardec0 pcie_wrapper.vhd(115) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(115): object \"rx_st_bardec0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_fifo_empty0 pcie_wrapper.vhd(116) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(116): object \"rx_fifo_empty0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_fifo_full0 pcie_wrapper.vhd(117) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(117): object \"rx_fifo_full0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_cred0 pcie_wrapper.vhd(132) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(132): object \"tx_cred0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_full0 pcie_wrapper.vhd(134) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(134): object \"tx_fifo_full0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_rdptr0 pcie_wrapper.vhd(135) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(135): object \"tx_fifo_rdptr0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_wrptr0 pcie_wrapper.vhd(136) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(136): object \"tx_fifo_wrptr0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_fifo_full pcie_wrapper.vhd(425) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(425): object \"req_fifo_full\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_fifo_usedw pcie_wrapper.vhd(427) " "Verilog HDL or VHDL warning at pcie_wrapper.vhd(427): object \"req_fifo_usedw\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691713852 "|pcie_top|pcie_wrapper:pcie_wrapper_inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "req_fifo pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component " "Elaborating entity \"req_fifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "req_fifo_component" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "scfifo_component" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691713922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 103 " "Parameter \"lpm_width\" = \"103\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691713932 ""}  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691713932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_th41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_th41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_th41 " "Found entity 1: scfifo_th41" {  } { { "db/scfifo_th41.tdf" "" { Text "D:/_data/mavim3_fpga/db/scfifo_th41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_th41 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated " "Elaborating entity \"scfifo_th41\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4o41 " "Found entity 1: a_dpfifo_4o41" {  } { { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_4o41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4o41 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo " "Elaborating entity \"a_dpfifo_4o41\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\"" {  } { { "db/scfifo_th41.tdf" "dpfifo" { Text "D:/_data/mavim3_fpga/db/scfifo_th41.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8e1 " "Found entity 1: altsyncram_v8e1" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_data/mavim3_fpga/db/altsyncram_v8e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8e1 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram " "Elaborating entity \"altsyncram_v8e1\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\"" {  } { { "db/a_dpfifo_4o41.tdf" "FIFOram" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_4o41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f09 " "Found entity 1: cmpr_f09" {  } { { "db/cmpr_f09.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_f09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:almost_full_comparer " "Elaborating entity \"cmpr_f09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:almost_full_comparer\"" {  } { { "db/a_dpfifo_4o41.tdf" "almost_full_comparer" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_4o41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:two_comparison " "Elaborating entity \"cmpr_f09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:two_comparison\"" {  } { { "db/a_dpfifo_4o41.tdf" "two_comparison" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_4o41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_srb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_srb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_srb " "Found entity 1: cntr_srb" {  } { { "db/cntr_srb.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_srb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_srb pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_srb:rd_ptr_msb " "Elaborating entity \"cntr_srb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_srb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4o41.tdf" "rd_ptr_msb" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_4o41.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9s7 " "Found entity 1: cntr_9s7" {  } { { "db/cntr_9s7.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_9s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9s7 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_9s7:usedw_counter " "Elaborating entity \"cntr_9s7\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_9s7:usedw_counter\"" {  } { { "db/a_dpfifo_4o41.tdf" "usedw_counter" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_4o41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_trb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_trb " "Found entity 1: cntr_trb" {  } { { "db/cntr_trb.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_trb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_trb pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_trb:wr_ptr " "Elaborating entity \"cntr_trb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_trb:wr_ptr\"" {  } { { "db/a_dpfifo_4o41.tdf" "wr_ptr" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_4o41.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch_fifo pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component " "Elaborating entity \"prefetch_fifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "prefetch_fifo_component" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "scfifo_component" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 15 " "Parameter \"almost_empty_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714522 ""}  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691714522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e671 " "Found entity 1: scfifo_e671" {  } { { "db/scfifo_e671.tdf" "" { Text "D:/_data/mavim3_fpga/db/scfifo_e671.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e671 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated " "Elaborating entity \"scfifo_e671\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e341 " "Found entity 1: a_dpfifo_e341" {  } { { "db/a_dpfifo_e341.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_e341.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e341 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo " "Elaborating entity \"a_dpfifo_e341\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\"" {  } { { "db/scfifo_e671.tdf" "dpfifo" { Text "D:/_data/mavim3_fpga/db/scfifo_e671.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2e1 " "Found entity 1: altsyncram_l2e1" {  } { { "db/altsyncram_l2e1.tdf" "" { Text "D:/_data/mavim3_fpga/db/altsyncram_l2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2e1 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_l2e1:FIFOram " "Elaborating entity \"altsyncram_l2e1\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_l2e1:FIFOram\"" {  } { { "db/a_dpfifo_e341.tdf" "FIFOram" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_e341.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_c09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_e341.tdf" "almost_full_comparer" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_e341.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:three_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:three_comparison\"" {  } { { "db/a_dpfifo_e341.tdf" "three_comparison" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_e341.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_prb:rd_ptr_msb " "Elaborating entity \"cntr_prb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_prb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_e341.tdf" "rd_ptr_msb" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_e341.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_6s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691714958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691714958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_e341.tdf" "usedw_counter" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_e341.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691714958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691715028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691715028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_qrb:wr_ptr " "Elaborating entity \"cntr_qrb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_qrb:wr_ptr\"" {  } { { "db/a_dpfifo_e341.tdf" "wr_ptr" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_e341.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component " "Elaborating entity \"pcie_core\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "pcie_core_component" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715029 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_clk250_out pcie_core.vhd(382) " "VHDL Signal Declaration warning at pcie_core.vhd(382): used implicit default value for signal \"internal_clk250_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 382 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1469691715030 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_clk500_out pcie_core.vhd(383) " "VHDL Signal Declaration warning at pcie_core.vhd(383): used implicit default value for signal \"internal_clk500_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 383 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1469691715030 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/14.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1469691715030 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/14.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1469691715031 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_serdes pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes " "Elaborating entity \"pcie_core_serdes\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\"" {  } { { "PCIE_CORE/pcie_core.vhd" "serdes" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_serdes_alt_c3gxb_hcf8 pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component " "Elaborating entity \"pcie_core_serdes_alt_c3gxb_hcf8\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\"" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "pcie_core_serdes_alt_c3gxb_hcf8_component" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715036 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_patterndetect pcie_core_serdes.vhd(79) " "VHDL Signal Declaration warning at pcie_core_serdes.vhd(79): used implicit default value for signal \"rx_patterndetect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1469691715049 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_syncstatus pcie_core_serdes.vhd(80) " "VHDL Signal Declaration warning at pcie_core_serdes.vhd(80): used implicit default value for signal \"rx_syncstatus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1469691715049 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_receive_pcs0_cdrctrlearlyeios pcie_core_serdes.vhd(142) " "Verilog HDL or VHDL warning at pcie_core_serdes.vhd(142): object \"wire_receive_pcs0_cdrctrlearlyeios\" assigned a value but never read" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691715049 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_receive_pma0_locktorefout pcie_core_serdes.vhd(162) " "Verilog HDL or VHDL warning at pcie_core_serdes.vhd(162): object \"wire_receive_pma0_locktorefout\" assigned a value but never read" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691715049 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_transmit_pcs0_grayelecidleinferselout pcie_core_serdes.vhd(175) " "Verilog HDL or VHDL warning at pcie_core_serdes.vhd(175): object \"wire_transmit_pcs0_grayelecidleinferselout\" assigned a value but never read" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691715049 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "refclk_pma pcie_core_serdes.vhd(249) " "VHDL Signal Declaration warning at pcie_core_serdes.vhd(249): used implicit default value for signal \"refclk_pma\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 249 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1469691715049 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\"" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "pll0" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\"" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1052 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0 " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DPA_DIVIDE_BY 2 " "Parameter \"DPA_DIVIDE_BY\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DPA_MULTIPLY_BY 25 " "Parameter \"DPA_MULTIPLY_BY\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV GX " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715130 ""}  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1052 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691715130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_data/mavim3_fpga/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691715212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691715212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v 1 1 " "Using design file pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "altpcie_rs_serdes.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691715242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1469691715242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\"" {  } { { "PCIE_CORE/pcie_core.vhd" "rs_serdes" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_core pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper " "Elaborating entity \"pcie_core_core\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\"" {  } { { "PCIE_CORE/pcie_core.vhd" "wrapper" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v 4 4 " "Found 4 design units, including 4 entities, in source file pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Found entity 1: altpcie_hip_pipen1b" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691715924 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691715924 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691715924 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_pcie_reconfig_bridge " "Found entity 4: altpcie_pcie_reconfig_bridge" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691715924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691715924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "PCIE_CORE/pcie_core_core.vhd" "altpcie_hip_pipen1b_inst" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691715954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pci_express_compiler-library/pciexp_dcram.v 56 56 " "Found 56 design units, including 56 entities, in source file pcie_core/pci_express_compiler-library/pciexp_dcram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pciexp_dcram " "Found entity 1: pciexp_dcram" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpciexpav_app " "Found entity 2: altpciexpav_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpciexpav_tlbp_app " "Found entity 3: altpciexpav_tlbp_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpciexpav_lite_app " "Found entity 4: altpciexpav_lite_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 2184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpciexpav_tlbp_intfc " "Found entity 5: altpciexpav_tlbp_intfc" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 2971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "6 altpciexpav_a2p_addrtrans " "Found entity 6: altpciexpav_a2p_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 3358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "7 altpciexpav_a2p_fixtrans " "Found entity 7: altpciexpav_a2p_fixtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 3714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "8 altpciexpav_a2p_vartrans " "Found entity 8: altpciexpav_a2p_vartrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 3884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "9 altpciexpav_fifo " "Found entity 9: altpciexpav_fifo" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 4211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "10 altpciexpav_clksync " "Found entity 10: altpciexpav_clksync" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 4710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "11 altpciexpav_cr_avalon " "Found entity 11: altpciexpav_cr_avalon" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 4913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "12 altpciexpav_cr_interrupt " "Found entity 12: altpciexpav_cr_interrupt" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 5215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "13 altpciexpav_cr_mailbox " "Found entity 13: altpciexpav_cr_mailbox" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 5988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "14 altpciexpav_p2a_addrtrans " "Found entity 14: altpciexpav_p2a_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 6207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "15 altpciexpav_rxavl_cntrl " "Found entity 15: altpciexpav_rxavl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 6303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "16 altpciexpav_rxavl_resp " "Found entity 16: altpciexpav_rxavl_resp" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 6638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "17 altpciexpav_rx_cntrl " "Found entity 17: altpciexpav_rx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 7033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "18 altpciexpav_tx_cntrl " "Found entity 18: altpciexpav_tx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 7455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "19 altpciexpav_txavl_cntrl " "Found entity 19: altpciexpav_txavl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 8171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "20 altpciexpav_txresp_cntrl " "Found entity 20: altpciexpav_txresp_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 8876 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "21 altpciexpav_rxcpl_cntrl " "Found entity 21: altpciexpav_rxcpl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 9300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "22 altpciexpav_control_register " "Found entity 22: altpciexpav_control_register" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 9683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "23 altpciexpav_rx " "Found entity 23: altpciexpav_rx" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 9897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "24 altpciexpav_tx " "Found entity 24: altpciexpav_tx" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 10149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "25 altpciexpav_stif_app " "Found entity 25: altpciexpav_stif_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 10616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "26 altpciexpav_stif_a2p_addrtrans " "Found entity 26: altpciexpav_stif_a2p_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 11192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "27 altpciexpav_stif_a2p_fixtrans " "Found entity 27: altpciexpav_stif_a2p_fixtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 11592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "28 altpciexpav_stif_a2p_vartrans " "Found entity 28: altpciexpav_stif_a2p_vartrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 11762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "29 altpciexpav_stif_control_register " "Found entity 29: altpciexpav_stif_control_register" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 12045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "30 altpciexpav_stif_cr_avalon " "Found entity 30: altpciexpav_stif_cr_avalon" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 12340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "31 altpciexpav_stif_cr_interrupt " "Found entity 31: altpciexpav_stif_cr_interrupt" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 12642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "32 altpciexpav_stif_cr_mailbox " "Found entity 32: altpciexpav_stif_cr_mailbox" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "33 altpciexpav_stif_p2a_addrtrans " "Found entity 33: altpciexpav_stif_p2a_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "34 altpciexpav_stif_reg_fifo " "Found entity 34: altpciexpav_stif_reg_fifo" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "35 altpciexpav_stif_rx " "Found entity 35: altpciexpav_stif_rx" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "36 altpciexpav_stif_rx_cntrl " "Found entity 36: altpciexpav_stif_rx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 14207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "37 altpciexpav_stif_rx_resp " "Found entity 37: altpciexpav_stif_rx_resp" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 15071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "38 altpciexpav_stif_tx " "Found entity 38: altpciexpav_stif_tx" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 15258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "39 altpciexpav_stif_tx_cntrl " "Found entity 39: altpciexpav_stif_tx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 15924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "40 altpciexpav_stif_txavl_cntrl " "Found entity 40: altpciexpav_stif_txavl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 16896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "41 altpciexpav_stif_txresp_cntrl " "Found entity 41: altpciexpav_stif_txresp_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 17610 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "42 alt2gxb_reset_controller " "Found entity 42: alt2gxb_reset_controller" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "43 pciexp125_rxfilter " "Found entity 43: pciexp125_rxfilter" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "44 altpcierd_hcab_fifo_lkahd " "Found entity 44: altpcierd_hcab_fifo_lkahd" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "45 altpcierd_hcab_fifo " "Found entity 45: altpcierd_hcab_fifo" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "46 altpcierd_hcab_msibridge " "Found entity 46: altpcierd_hcab_msibridge" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "47 altpcierd_hcab_npbypassctl " "Found entity 47: altpcierd_hcab_npbypassctl" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "48 altpcierd_hcab_rxbridge " "Found entity 48: altpcierd_hcab_rxbridge" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "49 altpcierd_hcab_rx " "Found entity 49: altpcierd_hcab_rx" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "50 altpcierd_hcab_sideband " "Found entity 50: altpcierd_hcab_sideband" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "51 altpcierd_hcab_txbridge " "Found entity 51: altpcierd_hcab_txbridge" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20013 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "52 altpcierd_hcab_txbridge_withbypass " "Found entity 52: altpcierd_hcab_txbridge_withbypass" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "53 altpcierd_hcab_txcred " "Found entity 53: altpcierd_hcab_txcred" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "54 altpcierd_hcab_tx_pktordering " "Found entity 54: altpcierd_hcab_tx_pktordering" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "55 altpcierd_hcab_tx " "Found entity 55: altpcierd_hcab_tx" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""} { "Info" "ISGN_ENTITY_NAME" "56 altpcierd_hcab_top " "Found entity 56: altpcierd_hcab_top" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 21187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691718702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pciexp_dcram pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram " "Elaborating entity \"pciexp_dcram\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\"" {  } { { "altpcie_hip_pipen1b.v" "quartus_compile_ram" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 2505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\"" {  } { { "pciexp_dcram.v" "altsyncram_component" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\"" {  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix GX " "Parameter \"intended_device_family\" = \"Stratix GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 255 " "Parameter \"width_a\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 255 " "Parameter \"width_b\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691718856 ""}  } { { "pciexp_dcram.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691718856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jlh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jlh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jlh1 " "Found entity 1: altsyncram_jlh1" {  } { { "db/altsyncram_jlh1.tdf" "" { Text "D:/_data/mavim3_fpga/db/altsyncram_jlh1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691719275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691719275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jlh1 pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated " "Elaborating entity \"altsyncram_jlh1\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g0b " "Found entity 1: decode_g0b" {  } { { "db/decode_g0b.tdf" "" { Text "D:/_data/mavim3_fpga/db/decode_g0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691719385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691719385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g0b pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_g0b:decode2 " "Elaborating entity \"decode_g0b\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_g0b:decode2\"" {  } { { "db/altsyncram_jlh1.tdf" "decode2" { Text "D:/_data/mavim3_fpga/db/altsyncram_jlh1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ca " "Found entity 1: decode_9ca" {  } { { "db/decode_9ca.tdf" "" { Text "D:/_data/mavim3_fpga/db/decode_9ca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691719457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691719457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9ca pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_9ca:rden_decode_b " "Elaborating entity \"decode_9ca\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_9ca:rden_decode_b\"" {  } { { "db/altsyncram_jlh1.tdf" "rden_decode_b" { Text "D:/_data/mavim3_fpga/db/altsyncram_jlh1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4ub " "Found entity 1: mux_4ub" {  } { { "db/mux_4ub.tdf" "" { Text "D:/_data/mavim3_fpga/db/mux_4ub.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691719567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691719567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4ub pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|mux_4ub:mux3 " "Elaborating entity \"mux_4ub\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|mux_4ub:mux3\"" {  } { { "db/altsyncram_jlh1.tdf" "mux3" { Text "D:/_data/mavim3_fpga/db/altsyncram_jlh1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 2525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "altpcie_hip_pipen1b.v" "txcred_patch0" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component " "Elaborating entity \"reconfig\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "reconfig_component" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_alt_c3gxb_reconfig_1801 pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component " "Elaborating entity \"reconfig_alt_c3gxb_reconfig_1801\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\"" {  } { { "PCIE_CORE/reconfig.vhd" "reconfig_alt_c3gxb_reconfig_1801_component" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_c3gxb pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborating entity \"alt_cal_c3gxb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "PCIE_CORE/reconfig.vhd" "calibration_c3gxb" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691719669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CHANNEL_ADDRESS_WIDTH 0 " "Parameter \"CHANNEL_ADDRESS_WIDTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_CHANNELS 1 " "Parameter \"NUMBER_OF_CHANNELS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIM_MODEL_MODE FALSE " "Parameter \"SIM_MODEL_MODE\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal_c3gxb " "Parameter \"lpm_type\" = \"alt_cal_c3gxb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719669 ""}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691719669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_alt_dprio_v5k pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio " "Elaborating entity \"reconfig_alt_dprio_v5k\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\"" {  } { { "PCIE_CORE/reconfig.vhd" "dprio" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "pre_amble_cmpr" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691719709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719709 ""}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691719709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cgi " "Found entity 1: cmpr_cgi" {  } { { "db/cmpr_cgi.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_cgi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691719781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691719781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cgi pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_cgi:auto_generated " "Elaborating entity \"cmpr_cgi\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_cgi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "rd_data_output_cmpr" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1185 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691719801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719801 ""}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1185 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691719801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oji " "Found entity 1: cmpr_oji" {  } { { "db/cmpr_oji.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_oji.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691719881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691719881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oji pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_oji:auto_generated " "Elaborating entity \"cmpr_oji\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_oji:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "state_mc_cmpr" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1196 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691719891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719891 ""}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1196 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691719891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_26i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_26i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_26i " "Found entity 1: cmpr_26i" {  } { { "db/cmpr_26i.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_26i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691719956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691719956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_26i pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_26i:auto_generated " "Elaborating entity \"cmpr_26i\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_26i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "PCIE_CORE/reconfig.vhd" "state_mc_counter" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691719972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DEFAULT " "Parameter \"lpm_direction\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691719973 ""}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691719973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9co.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9co.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9co " "Found entity 1: cntr_9co" {  } { { "db/cntr_9co.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_9co.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9co pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_9co:auto_generated " "Elaborating entity \"cntr_9co\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_9co:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "PCIE_CORE/reconfig.vhd" "state_mc_decode" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720105 ""}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jrg " "Found entity 1: decode_jrg" {  } { { "db/decode_jrg.tdf" "" { Text "D:/_data/mavim3_fpga/db/decode_jrg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jrg pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_jrg:auto_generated " "Elaborating entity \"decode_jrg\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_jrg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:read_addr_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:read_addr_ff\"" {  } { { "pcie_top.tdf" "read_addr_ff" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 187 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:read_addr_ff " "Elaborated megafunction instantiation \"lpm_ff:read_addr_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 187 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:read_addr_ff " "Instantiated megafunction \"lpm_ff:read_addr_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720195 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 187 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:INT_CTRL " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:INT_CTRL\"" {  } { { "pcie_top.tdf" "INT_CTRL" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 197 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:INT_CTRL " "Elaborated megafunction instantiation \"lpm_ff:INT_CTRL\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 197 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:INT_CTRL " "Instantiated megafunction \"lpm_ff:INT_CTRL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720195 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 197 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:INT_CTRL_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:INT_CTRL_ff\"" {  } { { "pcie_top.tdf" "INT_CTRL_ff" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 203 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:INT_CTRL_ff " "Elaborated megafunction instantiation \"lpm_ff:INT_CTRL_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 203 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:INT_CTRL_ff " "Instantiated megafunction \"lpm_ff:INT_CTRL_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720205 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 203 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:rd_int_event_l_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:rd_int_event_l_ff\"" {  } { { "pcie_top.tdf" "rd_int_event_l_ff" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 211 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:rd_int_event_l_ff " "Elaborated megafunction instantiation \"lpm_ff:rd_int_event_l_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 211 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:rd_int_event_l_ff " "Instantiated megafunction \"lpm_ff:rd_int_event_l_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720205 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 211 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:rd_int_event_h_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:rd_int_event_h_ff\"" {  } { { "pcie_top.tdf" "rd_int_event_h_ff" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 217 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:rd_int_event_h_ff " "Elaborated megafunction instantiation \"lpm_ff:rd_int_event_h_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 217 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:rd_int_event_h_ff " "Instantiated megafunction \"lpm_ff:rd_int_event_h_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720215 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 217 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:version_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:version_ff\"" {  } { { "pcie_top.tdf" "version_ff" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 227 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:version_ff " "Elaborated megafunction instantiation \"lpm_ff:version_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 227 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:version_ff " "Instantiated megafunction \"lpm_ff:version_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720215 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 227 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:wr_test_ff\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:wr_test_ff\[1\]\"" {  } { { "pcie_top.tdf" "wr_test_ff\[1\]" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 230 12 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:wr_test_ff\[1\] " "Elaborated megafunction instantiation \"lpm_ff:wr_test_ff\[1\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 230 12 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:wr_test_ff\[1\] " "Instantiated megafunction \"lpm_ff:wr_test_ff\[1\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720225 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 230 12 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:rd_test_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:rd_test_ff\"" {  } { { "pcie_top.tdf" "rd_test_ff" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 236 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:rd_test_ff " "Elaborated megafunction instantiation \"lpm_ff:rd_test_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 236 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:rd_test_ff " "Instantiated megafunction \"lpm_ff:rd_test_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720235 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 236 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_825 arinc_825:arinc_825_inst_a " "Elaborating entity \"arinc_825\" for hierarchy \"arinc_825:arinc_825_inst_a\"" {  } { { "pcie_top.tdf" "arinc_825_inst_a" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 244 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720235 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(634) " "VHDL Process Statement warning at arinc_825.vhd(634): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691720235 "|pcie_top|arinc_825:arinc_825_inst_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(650) " "VHDL Process Statement warning at arinc_825.vhd(650): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691720235 "|pcie_top|arinc_825:arinc_825_inst_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(653) " "VHDL Process Statement warning at arinc_825.vhd(653): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691720235 "|pcie_top|arinc_825:arinc_825_inst_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(667) " "VHDL Process Statement warning at arinc_825.vhd(667): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691720235 "|pcie_top|arinc_825:arinc_825_inst_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indata_changer arinc_825:arinc_825_inst_a\|indata_changer:indata_changer_inst " "Elaborating entity \"indata_changer\" for hierarchy \"arinc_825:arinc_825_inst_a\|indata_changer:indata_changer_inst\"" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "indata_changer_inst" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_fifo arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst " "Elaborating entity \"wr_fifo\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\"" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "wr_fifo_inst" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 12 " "Parameter \"lpm_widthu_r\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720327 ""}  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691720327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0kn1 " "Found entity 1: dcfifo_0kn1" {  } { { "db/dcfifo_0kn1.tdf" "" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 51 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0kn1 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated " "Elaborating entity \"dcfifo_0kn1\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_okb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_okb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_okb " "Found entity 1: a_gray2bin_okb" {  } { { "db/a_gray2bin_okb.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_gray2bin_okb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_okb arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_gray2bin_okb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_okb\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_gray2bin_okb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0kn1.tdf" "rdptr_g_gray2bin" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m97.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m97.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m97 " "Found entity 1: a_graycounter_m97" {  } { { "db/a_graycounter_m97.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_graycounter_m97.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m97 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_m97:rdptr_g1p " "Elaborating entity \"a_graycounter_m97\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_m97:rdptr_g1p\"" {  } { { "db/dcfifo_0kn1.tdf" "rdptr_g1p" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jnc " "Found entity 1: a_graycounter_jnc" {  } { { "db/a_graycounter_jnc.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_graycounter_jnc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jnc arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_jnc:wrptr_g1p " "Elaborating entity \"a_graycounter_jnc\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_jnc:wrptr_g1p\"" {  } { { "db/dcfifo_0kn1.tdf" "wrptr_g1p" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8c31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8c31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8c31 " "Found entity 1: altsyncram_8c31" {  } { { "db/altsyncram_8c31.tdf" "" { Text "D:/_data/mavim3_fpga/db/altsyncram_8c31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8c31 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|altsyncram_8c31:fifo_ram " "Elaborating entity \"altsyncram_8c31\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|altsyncram_8c31:fifo_ram\"" {  } { { "db/dcfifo_0kn1.tdf" "fifo_ram" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_0kn1.tdf" "rdfull_reg" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_0kn1.tdf" "rs_brp" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_0kn1.tdf" "rs_bwp" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_mc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_0kn1.tdf" "rs_dgwp" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe13" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_mc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\"" {  } { { "db/dcfifo_0kn1.tdf" "ws_dgrp" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5a6 " "Found entity 1: cmpr_5a6" {  } { { "db/cmpr_5a6.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_5a6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5a6 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_5a6:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_5a6\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_5a6:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0kn1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4a6 " "Found entity 1: cmpr_4a6" {  } { { "db/cmpr_4a6.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_4a6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691720940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691720940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4a6 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_4a6\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0kn1.tdf" "rdempty_eq_comp1_msb" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691720941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jb6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jb6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jb6 " "Found entity 1: cmpr_jb6" {  } { { "db/cmpr_jb6.tdf" "" { Text "D:/_data/mavim3_fpga/db/cmpr_jb6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jb6 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_jb6:rdfull_eq_comp " "Elaborating entity \"cmpr_jb6\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_jb6:rdfull_eq_comp\"" {  } { { "db/dcfifo_0kn1.tdf" "rdfull_eq_comp" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_18e " "Found entity 1: cntr_18e" {  } { { "db/cntr_18e.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_18e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_18e arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cntr_18e:cntr_b " "Elaborating entity \"cntr_18e\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cntr_18e:cntr_b\"" {  } { { "db/dcfifo_0kn1.tdf" "cntr_b" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d68.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d68.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d68 " "Found entity 1: mux_d68" {  } { { "db/mux_d68.tdf" "" { Text "D:/_data/mavim3_fpga/db/mux_d68.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d68 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_d68\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0kn1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/_data/mavim3_fpga/db/dcfifo_0kn1.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_fifo arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst " "Elaborating entity \"rd_fifo\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\"" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "rd_fifo_inst" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721254 ""}  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691721254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jrp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jrp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jrp1 " "Found entity 1: dcfifo_jrp1" {  } { { "db/dcfifo_jrp1.tdf" "" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jrp1 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated " "Elaborating entity \"dcfifo_jrp1\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_0mb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_0mb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_0mb " "Found entity 1: a_gray2bin_0mb" {  } { { "db/a_gray2bin_0mb.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_gray2bin_0mb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_0mb arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_gray2bin_0mb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_0mb\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_gray2bin_0mb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_jrp1.tdf" "wrptr_g_gray2bin" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_va7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_va7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_va7 " "Found entity 1: a_graycounter_va7" {  } { { "db/a_graycounter_va7.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_graycounter_va7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_va7 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_va7:rdptr_g1p " "Elaborating entity \"a_graycounter_va7\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_va7:rdptr_g1p\"" {  } { { "db/dcfifo_jrp1.tdf" "rdptr_g1p" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qoc " "Found entity 1: a_graycounter_qoc" {  } { { "db/a_graycounter_qoc.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_graycounter_qoc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qoc arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_qoc:wrptr_g1p " "Elaborating entity \"a_graycounter_qoc\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_qoc:wrptr_g1p\"" {  } { { "db/dcfifo_jrp1.tdf" "wrptr_g1p" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4c31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4c31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4c31 " "Found entity 1: altsyncram_4c31" {  } { { "db/altsyncram_4c31.tdf" "" { Text "D:/_data/mavim3_fpga/db/altsyncram_4c31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4c31 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|altsyncram_4c31:fifo_ram " "Elaborating entity \"altsyncram_4c31\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|altsyncram_4c31:fifo_ram\"" {  } { { "db/dcfifo_jrp1.tdf" "fifo_ram" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_d98.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_jrp1.tdf" "rs_dgwp" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\|dffpipe_oe9:dffpipe10 " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\|dffpipe_oe9:dffpipe10\"" {  } { { "db/alt_synch_pipe_d98.tdf" "dffpipe10" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_d98.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_ud8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_jrp1.tdf" "ws_dgrp" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe12" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_ud8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_08e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_08e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_08e " "Found entity 1: cntr_08e" {  } { { "db/cntr_08e.tdf" "" { Text "D:/_data/mavim3_fpga/db/cntr_08e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691721793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691721793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_08e arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|cntr_08e:cntr_b " "Elaborating entity \"cntr_08e\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|cntr_08e:cntr_b\"" {  } { { "db/dcfifo_jrp1.tdf" "cntr_b" { Text "D:/_data/mavim3_fpga/db/dcfifo_jrp1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_825 arinc_825:arinc_825_inst_b " "Elaborating entity \"arinc_825\" for hierarchy \"arinc_825:arinc_825_inst_b\"" {  } { { "pcie_top.tdf" "arinc_825_inst_b" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 245 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691721803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(634) " "VHDL Process Statement warning at arinc_825.vhd(634): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691721803 "|pcie_top|arinc_825:arinc_825_inst_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(650) " "VHDL Process Statement warning at arinc_825.vhd(650): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691721803 "|pcie_top|arinc_825:arinc_825_inst_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(653) " "VHDL Process Statement warning at arinc_825.vhd(653): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691721803 "|pcie_top|arinc_825:arinc_825_inst_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(667) " "VHDL Process Statement warning at arinc_825.vhd(667): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691721803 "|pcie_top|arinc_825:arinc_825_inst_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_0 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_0" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 250 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor " "Elaborating entity \"LPM_XOR\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "parity_xor" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor " "Elaborated megafunction instantiation \"arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 437 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691722027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor " "Instantiated megafunction \"arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 31 " "Parameter \"LPM_SIZE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722027 ""}  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 437 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691722027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo " "Elaborating entity \"scfifo\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "ARINC_429_wr_fifo" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo " "Elaborated megafunction instantiation \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo " "Instantiated megafunction \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722067 ""}  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691722067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4n81 " "Found entity 1: scfifo_4n81" {  } { { "db/scfifo_4n81.tdf" "" { Text "D:/_data/mavim3_fpga/db/scfifo_4n81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691722134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691722134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4n81 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated " "Elaborating entity \"scfifo_4n81\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ne81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ne81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ne81 " "Found entity 1: a_dpfifo_ne81" {  } { { "db/a_dpfifo_ne81.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_ne81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691722169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691722169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ne81 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo " "Elaborating entity \"a_dpfifo_ne81\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\"" {  } { { "db/scfifo_4n81.tdf" "dpfifo" { Text "D:/_data/mavim3_fpga/db/scfifo_4n81.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1g1 " "Found entity 1: altsyncram_u1g1" {  } { { "db/altsyncram_u1g1.tdf" "" { Text "D:/_data/mavim3_fpga/db/altsyncram_u1g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691722245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691722245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1g1 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|altsyncram_u1g1:FIFOram " "Elaborating entity \"altsyncram_u1g1\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|altsyncram_u1g1:FIFOram\"" {  } { { "db/a_dpfifo_ne81.tdf" "FIFOram" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_ne81.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|cmpr_f09:three_comparison " "Elaborating entity \"cmpr_f09\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|cmpr_f09:three_comparison\"" {  } { { "db/a_dpfifo_ne81.tdf" "three_comparison" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_ne81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_1 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_1\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_1" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 251 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_2 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_2\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_2" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 252 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_3 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_3\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_3" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 253 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_4 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_4\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_4" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 254 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_5 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_5\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_5" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 255 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_6 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_6\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_6" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 256 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_7 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_7\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_7" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 257 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_8 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_8\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_8" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 258 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_9 " "Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_9\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_9" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 259 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_0 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_0" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 261 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691722851 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\"" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "ARINC_429_rd_fifo" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo " "Elaborated megafunction instantiation \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\"" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 920 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo " "Instantiated megafunction \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722891 ""}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 920 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691722891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l481 " "Found entity 1: scfifo_l481" {  } { { "db/scfifo_l481.tdf" "" { Text "D:/_data/mavim3_fpga/db/scfifo_l481.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691722971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691722971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l481 arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated " "Elaborating entity \"scfifo_l481\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8s71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8s71 " "Found entity 1: a_dpfifo_8s71" {  } { { "db/a_dpfifo_8s71.tdf" "" { Text "D:/_data/mavim3_fpga/db/a_dpfifo_8s71.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691722991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691722991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8s71 arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated\|a_dpfifo_8s71:dpfifo " "Elaborating entity \"a_dpfifo_8s71\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated\|a_dpfifo_8s71:dpfifo\"" {  } { { "db/scfifo_l481.tdf" "dpfifo" { Text "D:/_data/mavim3_fpga/db/scfifo_l481.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691722991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_1 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_1\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_1" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 262 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723002 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723003 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723004 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723005 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723006 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723007 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723008 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723009 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723010 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723011 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723012 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723013 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723014 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723015 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723016 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_2 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_2\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_2" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 263 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723078 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723078 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723079 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723080 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723081 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723082 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723083 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723084 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723085 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723086 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723087 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723088 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723089 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723090 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723091 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723092 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723093 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723094 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723095 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723095 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_3 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_3\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_3" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 264 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723157 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723157 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723158 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723159 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723160 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723161 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723162 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723163 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723164 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723165 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723166 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723167 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723168 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723169 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723170 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723171 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723172 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723173 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723174 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723174 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723174 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723174 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_4 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_4\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_4" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 265 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723244 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723244 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723244 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723244 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723244 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723244 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723245 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723246 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723247 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723248 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723249 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723250 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723251 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723252 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723253 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723254 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723255 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723256 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723257 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723258 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_5 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_5\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_5" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 266 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723319 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723319 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723320 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723321 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723322 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723323 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723324 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723325 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723326 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723327 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723328 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723329 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723330 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723331 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723332 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723333 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723334 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723335 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_6 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_6\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_6" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 267 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723397 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723398 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723424 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723424 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723424 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723424 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723424 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723424 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723425 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723426 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723427 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723428 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723429 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723430 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723431 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723432 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723433 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723434 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723435 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723436 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723437 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723438 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723439 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723440 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723440 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_7 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_7\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_7" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 268 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723508 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723508 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723508 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723509 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723510 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723511 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723512 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723513 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723514 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723515 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723516 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723517 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723518 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723519 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723520 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723521 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723522 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723523 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723524 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723525 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_8 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_8\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_8" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 269 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723587 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723587 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723587 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723587 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723587 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723587 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723587 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723588 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723589 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723590 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723591 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723592 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723593 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723594 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723595 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723596 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723597 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723598 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723599 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723600 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723601 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723602 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723603 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_9 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_9\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_9" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 270 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723666 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723666 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723666 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723666 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723667 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723668 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723669 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723670 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723671 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723672 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723673 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723674 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723675 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723676 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723677 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723678 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723679 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723680 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723681 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723682 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723683 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723683 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723683 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723683 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723683 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723683 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_10 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_10\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_10" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 271 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723746 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723747 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723748 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723749 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723750 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723751 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723752 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723753 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723754 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723755 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723756 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723757 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723758 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723759 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723760 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723761 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723762 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723763 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723763 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723763 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723763 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723763 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_11 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_11\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_11" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 272 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723825 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723825 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723826 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723827 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723828 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723829 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723830 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723831 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723832 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723833 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723834 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723835 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723836 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723837 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723838 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723839 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723840 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723841 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723842 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723842 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_12 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_12\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_12" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 273 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723903 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723903 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723903 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723903 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723903 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723903 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723904 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723905 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723906 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723907 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723908 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723909 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723910 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723911 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723912 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723913 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723914 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723915 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723916 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723917 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723918 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723919 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_13 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_13\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_13" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 274 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691723973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691723981 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723981 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723981 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723982 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723983 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723984 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723985 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723986 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723986 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723987 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723987 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723987 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723987 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723987 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723988 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723989 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723990 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723991 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723992 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723993 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723994 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723995 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723996 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723997 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723998 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691723999 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_14 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_14\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_14" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 275 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724061 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724062 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724063 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724064 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724065 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724066 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724067 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724068 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724069 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724070 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724071 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724072 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724073 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724074 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724075 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724076 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724077 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_15 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_15\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_15" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 276 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691724139 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724139 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724139 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724139 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724139 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724139 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724139 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724140 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724141 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724142 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724143 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724144 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724145 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724146 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724147 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724148 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724149 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724150 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724151 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724152 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724153 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724154 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724155 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_16 " "Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_16\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_16" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 278 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(287) " "Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(950) " "VHDL Process Statement warning at arinc_429_rx.vhd(950): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(952) " "VHDL Process Statement warning at arinc_429_rx.vhd(952): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(954) " "VHDL Process Statement warning at arinc_429_rx.vhd(954): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[0\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[1\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[2\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[3\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724217 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[4\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[5\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[6\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[7\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[8\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[9\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[10\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[11\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[12\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[13\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[14\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_HALF_PERIOD\[15\] arinc_429_rx.vhd(508) " "Inferred latch for \"MORE_THAN_MAX_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(508)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[0\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[1\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[2\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724218 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[3\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[4\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[5\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[6\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[7\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[8\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[9\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[10\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[11\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[12\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[13\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[14\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_HALF_PERIOD\[15\] arinc_429_rx.vhd(505) " "Inferred latch for \"MORE_THAN_MID_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(505)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[0\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[0\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[1\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[1\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724219 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[2\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[2\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[3\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[3\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[4\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[4\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[5\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[5\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[6\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[6\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[7\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[7\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[8\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[8\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[9\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[9\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[10\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[10\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[11\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[11\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[12\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[12\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[13\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[13\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[14\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[14\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_HALF_PERIOD\[15\] arinc_429_rx.vhd(502) " "Inferred latch for \"MORE_THAN_MIN_HALF_PERIOD\[15\]\" at arinc_429_rx.vhd(502)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724220 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(499) " "Inferred latch for \"LESS_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(499)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724221 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(496) " "Inferred latch for \"LESS_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(496)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724222 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(493) " "Inferred latch for \"LESS_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(493)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 493 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724223 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[0\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[0\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[1\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[1\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[2\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[2\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[3\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[3\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[4\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[4\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[5\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[5\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[6\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[6\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[7\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[7\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[8\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[8\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[9\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[9\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[10\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[10\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[11\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[11\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[12\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[12\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[13\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[13\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724224 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[14\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[14\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MAX_PERIOD\[15\] arinc_429_rx.vhd(490) " "Inferred latch for \"MORE_THAN_MAX_PERIOD\[15\]\" at arinc_429_rx.vhd(490)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[0\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[0\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[1\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[1\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[2\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[2\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[3\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[3\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[4\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[4\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[5\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[5\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[6\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[6\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[7\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[7\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[8\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[8\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[9\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[9\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[10\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[10\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[11\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[11\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[12\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[12\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724225 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[13\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[13\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[14\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[14\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MID_PERIOD\[15\] arinc_429_rx.vhd(487) " "Inferred latch for \"MORE_THAN_MID_PERIOD\[15\]\" at arinc_429_rx.vhd(487)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 487 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[0\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[0\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[1\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[1\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[2\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[2\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[3\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[3\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[4\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[4\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[5\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[5\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[6\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[6\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[7\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[7\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[8\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[8\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[9\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[9\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[10\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[10\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[11\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[11\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[12\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[12\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724226 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[13\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[13\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[14\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[14\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_THAN_MIN_PERIOD\[15\] arinc_429_rx.vhd(484) " "Inferred latch for \"MORE_THAN_MIN_PERIOD\[15\]\" at arinc_429_rx.vhd(484)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[0\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[1\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[2\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[3\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[4\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[5\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[6\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[7\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[8\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[9\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[10\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724227 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[11\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[12\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[13\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[14\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MAX\[15\] arinc_429_rx.vhd(481) " "Inferred latch for \"LESS_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(481)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[0\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[1\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[2\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[3\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[4\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[5\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[6\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[7\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[8\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[9\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[10\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724228 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[11\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[12\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[13\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[14\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MID\[15\] arinc_429_rx.vhd(478) " "Inferred latch for \"LESS_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(478)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[0\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[1\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[2\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[3\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[4\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[5\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[6\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[7\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[8\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[9\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724229 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[10\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[11\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[12\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[13\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[14\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LESS_4PERIODS_MIN\[15\] arinc_429_rx.vhd(475) " "Inferred latch for \"LESS_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(475)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[0\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[0\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[1\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[1\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[2\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[2\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[3\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[3\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[4\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[4\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[5\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[5\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[6\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[6\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[7\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[7\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[8\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[8\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[9\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[9\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724230 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[10\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[10\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[11\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[11\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[12\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[12\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[13\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[13\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[14\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[14\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MAX\[15\] arinc_429_rx.vhd(472) " "Inferred latch for \"MORE_4PERIODS_MAX\[15\]\" at arinc_429_rx.vhd(472)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 472 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[0\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[0\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[1\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[1\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[2\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[2\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[3\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[3\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[4\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[4\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[5\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[5\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[6\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[6\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[7\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[7\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[8\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[8\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[9\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[9\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724231 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[10\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[10\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[11\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[11\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[12\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[12\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[13\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[13\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[14\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[14\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MID\[15\] arinc_429_rx.vhd(469) " "Inferred latch for \"MORE_4PERIODS_MID\[15\]\" at arinc_429_rx.vhd(469)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 469 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[0\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[0\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[1\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[1\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[2\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[2\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[3\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[3\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[4\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[4\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[5\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[5\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[6\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[6\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[7\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[7\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[8\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[8\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724232 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[9\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[9\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724233 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[10\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[10\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724233 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[11\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[11\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724233 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[12\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[12\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724233 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[13\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[13\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724233 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[14\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[14\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724233 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MORE_4PERIODS_MIN\[15\] arinc_429_rx.vhd(466) " "Inferred latch for \"MORE_4PERIODS_MIN\[15\]\" at arinc_429_rx.vhd(466)" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469691724233 "|pcie_top|arinc_429_rx:arinc_429_rx_inst_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:EXT_MUX_LB_CTRL " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:EXT_MUX_LB_CTRL\"" {  } { { "pcie_top.tdf" "EXT_MUX_LB_CTRL" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 281 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:EXT_MUX_LB_CTRL " "Elaborated megafunction instantiation \"lpm_ff:EXT_MUX_LB_CTRL\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 281 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691724291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:EXT_MUX_LB_CTRL " "Instantiated megafunction \"lpm_ff:EXT_MUX_LB_CTRL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724291 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 281 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691724291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:EXT_MUX_LB_CTRL_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:EXT_MUX_LB_CTRL_ff\"" {  } { { "pcie_top.tdf" "EXT_MUX_LB_CTRL_ff" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 283 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:EXT_MUX_LB_CTRL_ff " "Elaborated megafunction instantiation \"lpm_ff:EXT_MUX_LB_CTRL_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 283 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691724299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:EXT_MUX_LB_CTRL_ff " "Instantiated megafunction \"lpm_ff:EXT_MUX_LB_CTRL_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724299 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 283 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691724299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:A429_LOOP_SRC_ff\[15\] " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:A429_LOOP_SRC_ff\[15\]\"" {  } { { "pcie_top.tdf" "A429_LOOP_SRC_ff\[15\]" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 288 18 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:A429_LOOP_SRC_ff\[15\] " "Elaborated megafunction instantiation \"lpm_ff:A429_LOOP_SRC_ff\[15\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 288 18 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691724343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:A429_LOOP_SRC_ff\[15\] " "Instantiated megafunction \"lpm_ff:A429_LOOP_SRC_ff\[15\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724343 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 288 18 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691724343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:A429_LOOP_data_ff\[15\] " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:A429_LOOP_data_ff\[15\]\"" {  } { { "pcie_top.tdf" "A429_LOOP_data_ff\[15\]" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 295 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:A429_LOOP_data_ff\[15\] " "Elaborated megafunction instantiation \"lpm_ff:A429_LOOP_data_ff\[15\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 295 19 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691724392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:A429_LOOP_data_ff\[15\] " "Instantiated megafunction \"lpm_ff:A429_LOOP_data_ff\[15\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724392 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 295 19 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691724392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux:tx_to_rx_mux\[15\] " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux:tx_to_rx_mux\[15\]\"" {  } { { "pcie_top.tdf" "tx_to_rx_mux\[15\]" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 300 14 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:tx_to_rx_mux\[15\] " "Elaborated megafunction instantiation \"lpm_mux:tx_to_rx_mux\[15\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 300 14 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691724470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:tx_to_rx_mux\[15\] " "Instantiated megafunction \"lpm_mux:tx_to_rx_mux\[15\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 10 " "Parameter \"LPM_SIZE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724470 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 300 14 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691724470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ecf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ecf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ecf " "Found entity 1: mux_ecf" {  } { { "db/mux_ecf.tdf" "" { Text "D:/_data/mavim3_fpga/db/mux_ecf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691724550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691724550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ecf lpm_mux:tx_to_rx_mux\[15\]\|mux_ecf:auto_generated " "Elaborating entity \"mux_ecf\" for hierarchy \"lpm_mux:tx_to_rx_mux\[15\]\|mux_ecf:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_708 arinc_708:arinc_708_inst_a " "Elaborating entity \"arinc_708\" for hierarchy \"arinc_708:arinc_708_inst_a\"" {  } { { "pcie_top.tdf" "arinc_708_inst_a" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 312 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ena_node arinc_708.vhd(98) " "Verilog HDL or VHDL warning at arinc_708.vhd(98): object \"int_ena_node\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691724725 "|pcie_top|arinc_708:arinc_708_inst_a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_fifo_empty_trg arinc_708.vhd(163) " "Verilog HDL or VHDL warning at arinc_708.vhd(163): object \"tx_data_fifo_empty_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691724725 "|pcie_top|arinc_708:arinc_708_inst_a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_fifo_full arinc_708.vhd(166) " "Verilog HDL or VHDL warning at arinc_708.vhd(166): object \"rx_data_fifo_full\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691724725 "|pcie_top|arinc_708:arinc_708_inst_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wx_fifo arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component " "Elaborating entity \"wx_fifo\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\"" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "write_fifo_component" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724794 ""}  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691724794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lqk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lqk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lqk1 " "Found entity 1: dcfifo_lqk1" {  } { { "db/dcfifo_lqk1.tdf" "" { Text "D:/_data/mavim3_fpga/db/dcfifo_lqk1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691724874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691724874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lqk1 arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated " "Elaborating entity \"dcfifo_lqk1\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691724907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691724907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_lqk1.tdf" "rs_dgwp" { Text "D:/_data/mavim3_fpga/db/dcfifo_lqk1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691724930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691724930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe3" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fifo arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component " "Elaborating entity \"rx_fifo\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\"" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "read_fifo_component" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691724959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725019 ""}  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691725019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_tmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tmn1 " "Found entity 1: dcfifo_tmn1" {  } { { "db/dcfifo_tmn1.tdf" "" { Text "D:/_data/mavim3_fpga/db/dcfifo_tmn1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691725104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691725104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tmn1 arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated " "Elaborating entity \"dcfifo_tmn1\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_vd8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691725142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691725142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_tmn1.tdf" "ws_dgrp" { Text "D:/_data/mavim3_fpga/db/dcfifo_tmn1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/_data/mavim3_fpga/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469691725166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469691725166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_re9:dffpipe3 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_re9:dffpipe3\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe3" { Text "D:/_data/mavim3_fpga/db/alt_synch_pipe_vd8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_708 arinc_708:arinc_708_inst_b " "Elaborating entity \"arinc_708\" for hierarchy \"arinc_708:arinc_708_inst_b\"" {  } { { "pcie_top.tdf" "arinc_708_inst_b" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 313 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ena_node arinc_708.vhd(98) " "Verilog HDL or VHDL warning at arinc_708.vhd(98): object \"int_ena_node\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691725275 "|pcie_top|arinc_708:arinc_708_inst_b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_fifo_empty_trg arinc_708.vhd(163) " "Verilog HDL or VHDL warning at arinc_708.vhd(163): object \"tx_data_fifo_empty_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691725275 "|pcie_top|arinc_708:arinc_708_inst_b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_fifo_full arinc_708.vhd(166) " "Verilog HDL or VHDL warning at arinc_708.vhd(166): object \"rx_data_fifo_full\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_data/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469691725275 "|pcie_top|arinc_708:arinc_708_inst_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:A708_LOOP_data_ff\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:A708_LOOP_data_ff\[1\]\"" {  } { { "pcie_top.tdf" "A708_LOOP_data_ff\[1\]" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 323 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:A708_LOOP_data_ff\[1\] " "Elaborated megafunction instantiation \"lpm_ff:A708_LOOP_data_ff\[1\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 323 19 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469691725494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:A708_LOOP_data_ff\[1\] " "Instantiated megafunction \"lpm_ff:A708_LOOP_data_ff\[1\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469691725494 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 323 19 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469691725494 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q quartus_compile_ram 1 255 " "Port \"q\" on the entity instantiation of \"quartus_compile_ram\" is connected to a signal of width 1. The formal width of the signal in the module is 255.  The extra bits will be left dangling without any fan-out logic." {  } { { "altpcie_hip_pipen1b.v" "quartus_compile_ram" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 2505 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1469691728591 "|pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 108 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469691731976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 10:42:11 2016 " "Processing ended: Thu Jul 28 10:42:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469691731976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469691731976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469691731976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469691731976 ""}
