

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Tue Jan  7 22:12:32 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1572|  12548|  1572|  12548|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  1569|  12545|         3|          1|          1| 1568 ~ 12544 |    yes   |
        +----------+------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      0|       0|    380|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|     142|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     142|    470|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_8ns_5ns_4ns_12_1_1_U93  |network_mac_muladd_8ns_5ns_4ns_12_1_1  | i0 + i1 * i2 |
    |network_mac_muladd_9ns_6ns_5ns_14_1_1_U94  |network_mac_muladd_9ns_6ns_5ns_14_1_1  | i0 + i1 * i2 |
    |network_mul_mul_10ns_5ns_15_1_1_U92        |network_mul_mul_10ns_5ns_15_1_1        |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln17_1_fu_235_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln17_2_fu_308_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln17_3_fu_321_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln17_fu_230_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln6_fu_186_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_275_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln14_1_fu_460_p2     |     +    |      0|  0|  14|          10|           1|
    |out_d_fu_281_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_370_p2          |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_454_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_264_p2           |     +    |      0|  0|  15|           9|           9|
    |tmp2_mid1_fu_422_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_258_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_mid1_fu_408_p2       |     +    |      0|  0|  15|           8|           8|
    |icmp_ln13_fu_270_p2      |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln14_fu_287_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln15_1_fu_350_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_217_p2      |   icmp   |      0|  0|  11|           5|           1|
    |or_ln17_fu_376_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln13_fu_362_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln14_1_fu_466_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln14_fu_436_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln17_1_fu_313_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln17_2_fu_326_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln17_3_fu_334_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln17_4_fu_342_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln17_5_fu_355_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln17_6_fu_382_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln17_7_fu_414_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln17_8_fu_428_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln17_fu_292_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 380|         150|         166|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |indvar_flatten31_reg_115  |   9|          2|   15|         30|
    |indvar_flatten_reg_137    |   9|          2|   10|         20|
    |out_d_0_reg_126           |   9|          2|    5|         10|
    |out_h_0_reg_148           |   9|          2|    5|         10|
    |out_w_0_reg_159           |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  90|         19|   43|         89|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln17_1_reg_623               |  14|   0|   14|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |empty_11_reg_554                 |   5|   0|   12|          7|
    |empty_reg_525                    |   5|   0|    5|          0|
    |icmp_ln13_reg_569                |   1|   0|    1|          0|
    |icmp_ln13_reg_569_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln15_reg_564                |   1|   0|    1|          0|
    |indvar_flatten31_reg_115         |  15|   0|   15|          0|
    |indvar_flatten_reg_137           |  10|   0|   10|          0|
    |lshr_ln17_1_reg_603              |   4|   0|    4|          0|
    |mul_ln6_1_reg_559                |  15|   0|   15|          0|
    |mul_ln6_reg_531                  |  10|   0|   10|          0|
    |out_d_0_reg_126                  |   5|   0|    5|          0|
    |out_h_0_reg_148                  |   5|   0|    5|          0|
    |out_w_0_reg_159                  |   5|   0|    5|          0|
    |select_ln17_6_reg_583            |   5|   0|    5|          0|
    |select_ln17_7_reg_588            |   8|   0|    8|          0|
    |select_ln17_8_reg_593            |   9|   0|    9|          0|
    |zext_ln17_1_reg_543              |   6|   0|    9|          3|
    |zext_ln17_3_cast_reg_549         |   6|   0|   14|          8|
    |zext_ln17_reg_537                |   5|   0|    8|          3|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 142|   0|  163|         21|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 7 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 8 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_9 = trunc i6 %output_height_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 10 'trunc' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %empty_9 to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 11 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %empty to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 12 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.49ns)   --->   "%mul_ln6 = mul i10 %zext_ln6_1, %zext_ln6" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 13 'mul' 'mul_ln6' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 14 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %input_height_read to i8" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 17 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i6 %output_height_read to i9" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 18 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln17_3_cast = zext i6 %output_width_read to i14" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 19 'zext' 'zext_ln17_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_10 = trunc i6 %output_depth_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 20 'trunc' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_11 = zext i5 %input_width_read to i12" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 21 'zext' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln6_2 = zext i5 %empty_10 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 22 'zext' 'zext_ln6_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln6_3 = zext i10 %mul_ln6 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 23 'zext' 'zext_ln6_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i15 %zext_ln6_3, %zext_ln6_2" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 24 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %empty, 0" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 25 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.43>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i15 [ 0, %0 ], [ %add_ln13, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 27 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln13, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 28 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln14_1, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln14, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 30 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 31 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %out_d_0 to i9" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 32 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i5 %out_d_0 to i8" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 33 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.49ns)   --->   "%mul_ln17 = mul i8 %zext_ln17_3, %zext_ln17" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 34 'mul' 'mul_ln17' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (3.78ns)   --->   "%mul_ln17_1 = mul i9 %zext_ln17_2, %zext_ln17_1" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 35 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h_0, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 36 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i4 %lshr_ln to i8" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 37 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln17_6_cast = zext i5 %out_h_0 to i9" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 38 'zext' 'zext_ln17_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%tmp = add i8 %mul_ln17, %zext_ln17_4" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 39 'add' 'tmp' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %mul_ln17_1, %zext_ln17_6_cast" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 40 'add' 'tmp2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.31ns)   --->   "%icmp_ln13 = icmp eq i15 %indvar_flatten31, %mul_ln6_1" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 41 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.94ns)   --->   "%add_ln13 = add i15 %indvar_flatten31, 1" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 42 'add' 'add_ln13' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %1, label %hls_label_0" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 44 'add' 'out_d' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln14 = icmp eq i10 %indvar_flatten, %mul_ln6" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 45 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln17 = select i1 %icmp_ln14, i5 0, i5 %out_h_0" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 46 'select' 'select_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i5 %out_d to i9" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 47 'zext' 'zext_ln17_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i5 %out_d to i8" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 48 'zext' 'zext_ln17_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.49ns)   --->   "%mul_ln17_2 = mul i8 %zext_ln17_10, %zext_ln17" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 49 'mul' 'mul_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln17_1 = select i1 %icmp_ln14, i8 %mul_ln17_2, i8 %mul_ln17" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 50 'select' 'select_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (3.78ns)   --->   "%mul_ln17_3 = mul i9 %zext_ln17_9, %zext_ln17_1" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 51 'mul' 'mul_ln17_3' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln17_2 = select i1 %icmp_ln14, i9 %mul_ln17_3, i9 %mul_ln17_1" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 52 'select' 'select_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_7)   --->   "%select_ln17_3 = select i1 %icmp_ln14, i8 %mul_ln17_2, i8 %tmp" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 53 'select' 'select_ln17_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_8)   --->   "%select_ln17_4 = select i1 %icmp_ln14, i9 %mul_ln17_3, i9 %tmp2" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 54 'select' 'select_ln17_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.36ns)   --->   "%icmp_ln15_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 55 'icmp' 'icmp_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%select_ln17_5 = select i1 %icmp_ln14, i1 %icmp_ln15, i1 %icmp_ln15_1" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 56 'select' 'select_ln17_5' <Predicate = (!icmp_ln13)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.21ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i5 %out_d, i5 %out_d_0" [../layers_c/up_sampling2d.cpp:13]   --->   Operation 57 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%out_h = add i5 %select_ln17, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 58 'add' 'out_h' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_6)   --->   "%or_ln17 = or i1 %select_ln17_5, %icmp_ln14" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 59 'or' 'or_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln17_6 = select i1 %or_ln17, i5 0, i5 %out_w_0" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 60 'select' 'select_ln17_6' <Predicate = (!icmp_ln13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%lshr_ln17_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 61 'partselect' 'lshr_ln17_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%zext_ln17_11 = zext i4 %lshr_ln17_mid1 to i8" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 62 'zext' 'zext_ln17_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%zext_ln17_6_cast_mid = zext i5 %out_h to i9" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 63 'zext' 'zext_ln17_6_cast_mid' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_mid1 = add i8 %select_ln17_1, %zext_ln17_11" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 64 'add' 'tmp_mid1' <Predicate = (!icmp_ln13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln17_7 = select i1 %select_ln17_5, i8 %tmp_mid1, i8 %select_ln17_3" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 65 'select' 'select_ln17_7' <Predicate = (!icmp_ln13)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i9 %select_ln17_2, %zext_ln17_6_cast_mid" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 66 'add' 'tmp2_mid1' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln17_8 = select i1 %select_ln17_5, i9 %tmp2_mid1, i9 %select_ln17_4" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 67 'select' 'select_ln17_8' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.21ns)   --->   "%select_ln14 = select i1 %select_ln17_5, i5 %out_h, i5 %select_ln17" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 68 'select' 'select_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln17_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln17_6, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 69 'partselect' 'lshr_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.78ns)   --->   "%out_w = add i5 %select_ln17_6, 1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 70 'add' 'out_w' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln14_1 = add i10 %indvar_flatten, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 71 'add' 'add_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.68ns)   --->   "%select_ln14_1 = select i1 %icmp_ln14, i10 1, i10 %add_ln14_1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 72 'select' 'select_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i8 %select_ln17_7 to i12" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 73 'zext' 'zext_ln17_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17_4 = mul i12 %zext_ln17_12, %empty_11" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 74 'mul' 'mul_ln17_4' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i9 %select_ln17_8 to i14" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 75 'zext' 'zext_ln17_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_5 = mul i14 %zext_ln17_13, %zext_ln17_3_cast" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 76 'mul' 'mul_ln17_5' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i4 %lshr_ln17_1 to i12" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 77 'zext' 'zext_ln17_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17 = add i12 %zext_ln17_5, %mul_ln17_4" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 78 'add' 'add_ln17' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i12 %add_ln17 to i64" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 79 'zext' 'zext_ln17_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln17_6" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 80 'getelementptr' 'input_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i5 %select_ln17_6 to i14" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 82 'zext' 'zext_ln17_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_1 = add i14 %zext_ln17_7, %mul_ln17_5" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 83 'add' 'add_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 12544, i64 0)"   --->   Operation 84 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 85 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 86 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 87 'load' 'input_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i14 %add_ln17_1 to i64" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 88 'zext' 'zext_ln17_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17_8" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 89 'getelementptr' 'output_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 90 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1)" [../layers_c/up_sampling2d.cpp:19]   --->   Operation 91 'specregionend' 'empty_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 92 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 0010000]
output_height_read   (read             ) [ 0010000]
empty                (trunc            ) [ 0011110]
empty_9              (trunc            ) [ 0000000]
zext_ln6             (zext             ) [ 0000000]
zext_ln6_1           (zext             ) [ 0000000]
mul_ln6              (mul              ) [ 0011110]
output_depth_read    (read             ) [ 0000000]
input_width_read     (read             ) [ 0000000]
input_height_read    (read             ) [ 0000000]
zext_ln17            (zext             ) [ 0001110]
zext_ln17_1          (zext             ) [ 0001110]
zext_ln17_3_cast     (zext             ) [ 0001110]
empty_10             (trunc            ) [ 0000000]
empty_11             (zext             ) [ 0001110]
zext_ln6_2           (zext             ) [ 0000000]
zext_ln6_3           (zext             ) [ 0000000]
mul_ln6_1            (mul              ) [ 0001110]
icmp_ln15            (icmp             ) [ 0001110]
br_ln13              (br               ) [ 0011110]
indvar_flatten31     (phi              ) [ 0001000]
out_d_0              (phi              ) [ 0001000]
indvar_flatten       (phi              ) [ 0001000]
out_h_0              (phi              ) [ 0001000]
out_w_0              (phi              ) [ 0001000]
zext_ln17_2          (zext             ) [ 0000000]
zext_ln17_3          (zext             ) [ 0000000]
mul_ln17             (mul              ) [ 0000000]
mul_ln17_1           (mul              ) [ 0000000]
lshr_ln              (partselect       ) [ 0000000]
zext_ln17_4          (zext             ) [ 0000000]
zext_ln17_6_cast     (zext             ) [ 0000000]
tmp                  (add              ) [ 0000000]
tmp2                 (add              ) [ 0000000]
icmp_ln13            (icmp             ) [ 0001110]
add_ln13             (add              ) [ 0011110]
br_ln13              (br               ) [ 0000000]
out_d                (add              ) [ 0000000]
icmp_ln14            (icmp             ) [ 0000000]
select_ln17          (select           ) [ 0000000]
zext_ln17_9          (zext             ) [ 0000000]
zext_ln17_10         (zext             ) [ 0000000]
mul_ln17_2           (mul              ) [ 0000000]
select_ln17_1        (select           ) [ 0000000]
mul_ln17_3           (mul              ) [ 0000000]
select_ln17_2        (select           ) [ 0000000]
select_ln17_3        (select           ) [ 0000000]
select_ln17_4        (select           ) [ 0000000]
icmp_ln15_1          (icmp             ) [ 0000000]
select_ln17_5        (select           ) [ 0000000]
select_ln13          (select           ) [ 0011110]
out_h                (add              ) [ 0000000]
or_ln17              (or               ) [ 0000000]
select_ln17_6        (select           ) [ 0001100]
lshr_ln17_mid1       (partselect       ) [ 0000000]
zext_ln17_11         (zext             ) [ 0000000]
zext_ln17_6_cast_mid (zext             ) [ 0000000]
tmp_mid1             (add              ) [ 0000000]
select_ln17_7        (select           ) [ 0001100]
tmp2_mid1            (add              ) [ 0000000]
select_ln17_8        (select           ) [ 0001100]
select_ln14          (select           ) [ 0011110]
lshr_ln17_1          (partselect       ) [ 0001100]
out_w                (add              ) [ 0011110]
add_ln14_1           (add              ) [ 0000000]
select_ln14_1        (select           ) [ 0011110]
zext_ln17_12         (zext             ) [ 0000000]
mul_ln17_4           (mul              ) [ 0000000]
zext_ln17_13         (zext             ) [ 0000000]
mul_ln17_5           (mul              ) [ 0000000]
zext_ln17_5          (zext             ) [ 0000000]
add_ln17             (add              ) [ 0000000]
zext_ln17_6          (zext             ) [ 0000000]
input_addr           (getelementptr    ) [ 0001010]
zext_ln17_7          (zext             ) [ 0000000]
add_ln17_1           (add              ) [ 0001010]
empty_12             (speclooptripcount) [ 0000000]
tmp_1                (specregionbegin  ) [ 0000000]
specpipeline_ln16    (specpipeline     ) [ 0000000]
input_load           (load             ) [ 0000000]
zext_ln17_8          (zext             ) [ 0000000]
output_addr          (getelementptr    ) [ 0000000]
store_ln17           (store            ) [ 0000000]
empty_13             (specregionend    ) [ 0000000]
br_ln15              (br               ) [ 0011110]
ret_ln0              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="output_width_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_depth_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_width_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_height_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="output_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln17_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="115" class="1005" name="indvar_flatten31_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="1"/>
<pin id="117" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten31_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="15" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="out_d_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_d_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvar_flatten_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="1"/>
<pin id="139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="10" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="out_h_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="out_h_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="out_w_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="out_w_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_9_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln6_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mul_ln6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln17_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln17_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="1"/>
<pin id="198" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln17_3_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3_cast/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_10_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_11_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln6_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln6_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_3/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln15_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="1"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln17_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln17_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mul_ln17_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="1"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mul_ln17_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="1"/>
<pin id="238" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lshr_ln_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="4" slack="0"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln17_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln17_6_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6_cast/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="0"/>
<pin id="272" dir="0" index="1" bw="15" slack="1"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln13_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="15" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="out_d_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln14_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="2"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln17_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln17_9_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_9/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln17_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_10/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mul_ln17_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="1"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_2/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln17_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_ln17_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="1"/>
<pin id="324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_3/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln17_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="0" index="2" bw="9" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln17_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln17_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="0" index="2" bw="9" slack="0"/>
<pin id="346" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_4/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln15_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="2"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln17_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_5/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="out_h_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln17_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln17_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_6/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="lshr_ln17_mid1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="5" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="0" index="3" bw="4" slack="0"/>
<pin id="395" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln17_mid1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln17_11_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_11/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln17_6_cast_mid_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6_cast_mid/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_mid1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln17_7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_7/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp2_mid1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln17_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="0" index="2" bw="9" slack="0"/>
<pin id="432" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_8/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln14_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lshr_ln17_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="0" index="3" bw="4" slack="0"/>
<pin id="449" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln17_1/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="out_w_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln14_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln14_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln17_12_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_12/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln17_13_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="1"/>
<pin id="479" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_13/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln17_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln17_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln17_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="1"/>
<pin id="489" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_7/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln17_8_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_8/5 "/>
</bind>
</comp>

<comp id="494" class="1007" name="mul_ln6_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6_1/2 "/>
</bind>
</comp>

<comp id="500" class="1007" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="2"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_4/4 add_ln17/4 "/>
</bind>
</comp>

<comp id="508" class="1007" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="2"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_5/4 add_ln17_1/4 "/>
</bind>
</comp>

<comp id="515" class="1005" name="output_width_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="1"/>
<pin id="517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="output_height_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="1"/>
<pin id="522" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="empty_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="1"/>
<pin id="527" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="531" class="1005" name="mul_ln6_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="1"/>
<pin id="533" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6 "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln17_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="543" class="1005" name="zext_ln17_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="1"/>
<pin id="545" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="zext_ln17_3_cast_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="2"/>
<pin id="551" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln17_3_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="empty_11_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="2"/>
<pin id="556" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="559" class="1005" name="mul_ln6_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="1"/>
<pin id="561" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln15_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="569" class="1005" name="icmp_ln13_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln13_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="15" slack="0"/>
<pin id="575" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="578" class="1005" name="select_ln13_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="583" class="1005" name="select_ln17_6_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="1"/>
<pin id="585" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_6 "/>
</bind>
</comp>

<comp id="588" class="1005" name="select_ln17_7_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_7 "/>
</bind>
</comp>

<comp id="593" class="1005" name="select_ln17_8_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="1"/>
<pin id="595" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_8 "/>
</bind>
</comp>

<comp id="598" class="1005" name="select_ln14_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="603" class="1005" name="lshr_ln17_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="1"/>
<pin id="605" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln17_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="out_w_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="613" class="1005" name="select_ln14_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="input_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="1"/>
<pin id="620" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln17_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="1"/>
<pin id="625" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="58" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="64" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="170" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="178" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="82" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="70" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="76" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="202" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="130" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="130" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="222" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="152" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="152" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="230" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="235" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="254" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="119" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="119" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="130" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="141" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="152" pin="4"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="281" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="281" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="287" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="230" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="300" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="287" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="235" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="287" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="308" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="258" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="287" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="321" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="264" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="163" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="287" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="287" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="281" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="130" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="292" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="355" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="287" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="163" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="370" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="390" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="370" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="313" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="400" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="355" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="334" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="326" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="404" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="355" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="342" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="355" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="370" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="292" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="450"><net_src comp="24" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="382" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="26" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="458"><net_src comp="382" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="141" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="34" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="287" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="34" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="498"><net_src comp="214" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="210" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="474" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="480" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="507"><net_src comp="500" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="513"><net_src comp="477" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="487" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="518"><net_src comp="58" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="523"><net_src comp="64" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="528"><net_src comp="170" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="534"><net_src comp="186" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="540"><net_src comp="192" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="546"><net_src comp="196" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="552"><net_src comp="199" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="557"><net_src comp="206" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="562"><net_src comp="494" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="567"><net_src comp="217" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="572"><net_src comp="270" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="275" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="581"><net_src comp="362" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="586"><net_src comp="382" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="591"><net_src comp="414" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="596"><net_src comp="428" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="601"><net_src comp="436" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="606"><net_src comp="444" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="611"><net_src comp="454" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="616"><net_src comp="466" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="621"><net_src comp="88" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="626"><net_src comp="508" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="490" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: up_sampling2d_fix16 : input_height | {2 }
	Port: up_sampling2d_fix16 : input_width | {2 }
	Port: up_sampling2d_fix16 : input_r | {4 5 }
	Port: up_sampling2d_fix16 : output_depth | {2 }
	Port: up_sampling2d_fix16 : output_height | {1 }
	Port: up_sampling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln6 : 1
		zext_ln6_1 : 1
		mul_ln6 : 2
	State 2
		zext_ln6_2 : 1
		mul_ln6_1 : 2
	State 3
		zext_ln17_2 : 1
		zext_ln17_3 : 1
		mul_ln17 : 2
		mul_ln17_1 : 2
		lshr_ln : 1
		zext_ln17_4 : 2
		zext_ln17_6_cast : 1
		tmp : 3
		tmp2 : 3
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		out_d : 1
		icmp_ln14 : 1
		select_ln17 : 2
		zext_ln17_9 : 2
		zext_ln17_10 : 2
		mul_ln17_2 : 3
		select_ln17_1 : 4
		mul_ln17_3 : 3
		select_ln17_2 : 4
		select_ln17_3 : 4
		select_ln17_4 : 4
		icmp_ln15_1 : 1
		select_ln17_5 : 2
		select_ln13 : 2
		out_h : 3
		or_ln17 : 3
		select_ln17_6 : 3
		lshr_ln17_mid1 : 4
		zext_ln17_11 : 5
		zext_ln17_6_cast_mid : 4
		tmp_mid1 : 6
		select_ln17_7 : 7
		tmp2_mid1 : 5
		select_ln17_8 : 6
		select_ln14 : 4
		lshr_ln17_1 : 4
		out_w : 4
		add_ln14_1 : 1
		select_ln14_1 : 2
	State 4
		mul_ln17_4 : 1
		mul_ln17_5 : 1
		add_ln17 : 2
		zext_ln17_6 : 3
		input_addr : 4
		input_load : 5
		add_ln17_1 : 2
	State 5
		output_addr : 1
		store_ln17 : 2
		empty_13 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_258          |    0    |    0    |    15   |
|          |          tmp2_fu_264          |    0    |    0    |    15   |
|          |        add_ln13_fu_275        |    0    |    0    |    21   |
|          |          out_d_fu_281         |    0    |    0    |    15   |
|    add   |          out_h_fu_370         |    0    |    0    |    15   |
|          |        tmp_mid1_fu_408        |    0    |    0    |    15   |
|          |        tmp2_mid1_fu_422       |    0    |    0    |    15   |
|          |          out_w_fu_454         |    0    |    0    |    15   |
|          |       add_ln14_1_fu_460       |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln6_fu_186        |    0    |    0    |    17   |
|          |        mul_ln17_fu_230        |    0    |    0    |    17   |
|    mul   |       mul_ln17_1_fu_235       |    0    |    0    |    26   |
|          |       mul_ln17_2_fu_308       |    0    |    0    |    17   |
|          |       mul_ln17_3_fu_321       |    0    |    0    |    26   |
|          |        mul_ln6_1_fu_494       |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln17_fu_292      |    0    |    0    |    5    |
|          |      select_ln17_1_fu_313     |    0    |    0    |    8    |
|          |      select_ln17_2_fu_326     |    0    |    0    |    9    |
|          |      select_ln17_3_fu_334     |    0    |    0    |    8    |
|          |      select_ln17_4_fu_342     |    0    |    0    |    9    |
|  select  |      select_ln17_5_fu_355     |    0    |    0    |    2    |
|          |       select_ln13_fu_362      |    0    |    0    |    5    |
|          |      select_ln17_6_fu_382     |    0    |    0    |    5    |
|          |      select_ln17_7_fu_414     |    0    |    0    |    8    |
|          |      select_ln17_8_fu_428     |    0    |    0    |    9    |
|          |       select_ln14_fu_436      |    0    |    0    |    5    |
|          |      select_ln14_1_fu_466     |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln15_fu_217       |    0    |    0    |    11   |
|   icmp   |        icmp_ln13_fu_270       |    0    |    0    |    13   |
|          |        icmp_ln14_fu_287       |    0    |    0    |    13   |
|          |       icmp_ln15_1_fu_350      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln17_fu_376        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_500          |    1    |    0    |    0    |
|          |           grp_fu_508          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_58 |    0    |    0    |    0    |
|          | output_height_read_read_fu_64 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_70 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_76  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_82 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_170         |    0    |    0    |    0    |
|   trunc  |         empty_9_fu_174        |    0    |    0    |    0    |
|          |        empty_10_fu_202        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln6_fu_178        |    0    |    0    |    0    |
|          |       zext_ln6_1_fu_182       |    0    |    0    |    0    |
|          |        zext_ln17_fu_192       |    0    |    0    |    0    |
|          |       zext_ln17_1_fu_196      |    0    |    0    |    0    |
|          |    zext_ln17_3_cast_fu_199    |    0    |    0    |    0    |
|          |        empty_11_fu_206        |    0    |    0    |    0    |
|          |       zext_ln6_2_fu_210       |    0    |    0    |    0    |
|          |       zext_ln6_3_fu_214       |    0    |    0    |    0    |
|          |       zext_ln17_2_fu_222      |    0    |    0    |    0    |
|          |       zext_ln17_3_fu_226      |    0    |    0    |    0    |
|   zext   |       zext_ln17_4_fu_250      |    0    |    0    |    0    |
|          |    zext_ln17_6_cast_fu_254    |    0    |    0    |    0    |
|          |       zext_ln17_9_fu_300      |    0    |    0    |    0    |
|          |      zext_ln17_10_fu_304      |    0    |    0    |    0    |
|          |      zext_ln17_11_fu_400      |    0    |    0    |    0    |
|          |  zext_ln17_6_cast_mid_fu_404  |    0    |    0    |    0    |
|          |      zext_ln17_12_fu_474      |    0    |    0    |    0    |
|          |      zext_ln17_13_fu_477      |    0    |    0    |    0    |
|          |       zext_ln17_5_fu_480      |    0    |    0    |    0    |
|          |       zext_ln17_6_fu_483      |    0    |    0    |    0    |
|          |       zext_ln17_7_fu_487      |    0    |    0    |    0    |
|          |       zext_ln17_8_fu_490      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_240        |    0    |    0    |    0    |
|partselect|     lshr_ln17_mid1_fu_390     |    0    |    0    |    0    |
|          |       lshr_ln17_1_fu_444      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |   376   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln13_reg_573     |   15   |
|    add_ln17_1_reg_623    |   14   |
|     empty_11_reg_554     |   12   |
|       empty_reg_525      |    5   |
|     icmp_ln13_reg_569    |    1   |
|     icmp_ln15_reg_564    |    1   |
| indvar_flatten31_reg_115 |   15   |
|  indvar_flatten_reg_137  |   10   |
|    input_addr_reg_618    |   14   |
|    lshr_ln17_1_reg_603   |    4   |
|     mul_ln6_1_reg_559    |   15   |
|      mul_ln6_reg_531     |   10   |
|      out_d_0_reg_126     |    5   |
|      out_h_0_reg_148     |    5   |
|      out_w_0_reg_159     |    5   |
|       out_w_reg_608      |    5   |
|output_height_read_reg_520|    6   |
| output_width_read_reg_515|    6   |
|    select_ln13_reg_578   |    5   |
|   select_ln14_1_reg_613  |   10   |
|    select_ln14_reg_598   |    5   |
|   select_ln17_6_reg_583  |    5   |
|   select_ln17_7_reg_588  |    8   |
|   select_ln17_8_reg_593  |    9   |
|    zext_ln17_1_reg_543   |    9   |
| zext_ln17_3_cast_reg_549 |   14   |
|     zext_ln17_reg_537    |    8   |
+--------------------------+--------+
|           Total          |   221  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_95 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   221  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   221  |   385  |
+-----------+--------+--------+--------+--------+
