<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xc7k325tffg900-2">
	<pins>

		<pin index="0" name="pcie1_rx0_n" loc="AA3" />
		<pin index="1" name="pcie1_rx1_n" loc="Y5" />
		<pin index="2" name="pcie1_rx2_n" loc="W3" />
		<pin index="3" name="pcie1_rx3_n" loc="V5" />

		<pin index="4" name="pcie2_rx0_n" loc="T5" />
		<pin index="5" name="pcie2_rx1_n" loc="R3" />
		<pin index="6" name="pcie2_rx2_n" loc="P5" />
		<pin index="7" name="pcie2_rx3_n" loc="M5" />

		<pin index="8" name="pcie1_rx0_p" loc="AA4" />
		<pin index="9" name="pcie1_rx1_p" loc="Y6" />
		<pin index="10" name="pcie1_rx2_p" loc="W4" />
		<pin index="11" name="pcie1_rx3_p" loc="V6" />

		<pin index="12" name="pcie2_rx0_p" loc="T6" />
		<pin index="13" name="pcie2_rx1_p" loc="R4" />
		<pin index="14" name="pcie2_rx2_p" loc="P6" />
		<pin index="15" name="pcie2_rx3_p" loc="M6" />

		<pin index="16" name="pcie1_tx0_n" loc="Y1" />
		<pin index="17" name="pcie1_tx1_n" loc="V1" />
		<pin index="18" name="pcie1_tx2_n" loc="U3" />
		<pin index="19" name="pcie1_tx3_n" loc="T1" />

		<pin index="20" name="pcie2_tx0_n" loc="P1" />
		<pin index="21" name="pcie2_tx1_n" loc="N3" />
		<pin index="22" name="pcie2_tx2_n" loc="M1" />
		<pin index="23" name="pcie2_tx3_n" loc="L3" />

		<pin index="24" name="pcie1_tx0_p" loc="Y2" />
		<pin index="25" name="pcie1_tx1_p" loc="V2" />
		<pin index="26" name="pcie1_tx2_p" loc="U4" />
		<pin index="27" name="pcie1_tx3_p" loc="T2" />

		<pin index="28" name="pcie2_tx0_p" loc="P2" />
		<pin index="29" name="pcie2_tx1_p" loc="N4" />
		<pin index="30" name="pcie2_tx2_p" loc="M2" />
		<pin index="31" name="pcie2_tx3_p" loc="L4" />

		<pin index="32" name="pcie1_mgt_clk0n" loc="R7" />
		<pin index="33" name="pcie1_mgt_clk0p" loc="R8" />

		<pin index="34" name="pcie1_mgt_clk1n" loc="U7" />
		<pin index="35" name="pcie1_mgt_clk1p" loc="U8" />

		<pin index="36" name="pcie2_mgt_clk0n" loc="L7" />
		<pin index="37" name="pcie2_mgt_clk0p" loc="L8" />

		<pin index="38" name="pcie2_mgt_clk1n" loc="N7" />
		<pin index="39" name="pcie2_mgt_clk1p" loc="N8" />


		<pin index="40" name="FMC1_rx0_n" loc="AA3" />
		<pin index="41" name="FMC1_rx1_n" loc="Y5" />
		<pin index="42" name="FMC1_rx2_n" loc="W3" />
		<pin index="43" name="FMC1_rx3_n" loc="V5" />

		<pin index="44" name="FMC2_rx0_n" loc="T5" />
		<pin index="45" name="FMC2_rx1_n" loc="R3" />
		<pin index="46" name="FMC2_rx2_n" loc="P5" />
		<pin index="47" name="FMC2_rx3_n" loc="M5" />

		<pin index="48" name="FMC1_rx0_p" loc="AA4" />
		<pin index="49" name="FMC1_rx1_p" loc="Y6" />
		<pin index="50" name="FMC1_rx2_p" loc="W4" />
		<pin index="51" name="FMC1_rx3_p" loc="V6" />

		<pin index="52" name="FMC2_rx0_p" loc="T6" />
		<pin index="53" name="FMC2_rx1_p" loc="R4" />
		<pin index="54" name="FMC2_rx2_p" loc="P6" />
		<pin index="55" name="FMC2_rx3_p" loc="M6" />

		<pin index="56" name="FMC1_tx0_n" loc="Y1" />
		<pin index="57" name="FMC1_tx1_n" loc="V1" />
		<pin index="58" name="FMC1_tx2_n" loc="U3" />
		<pin index="59" name="FMC1_tx3_n" loc="T1" />

		<pin index="60" name="FMC2_tx0_n" loc="P1" />
		<pin index="61" name="FMC2_tx1_n" loc="N3" />
		<pin index="62" name="FMC2_tx2_n" loc="M1" />
		<pin index="63" name="FMC2_tx3_n" loc="L3" />

		<pin index="64" name="FMC1_tx0_p" loc="Y2" />
		<pin index="65" name="FMC1_tx1_p" loc="V2" />
		<pin index="66" name="FMC1_tx2_p" loc="U4" />
		<pin index="67" name="FMC1_tx3_p" loc="T2" />

		<pin index="68" name="FMC2_tx0_p" loc="P2" />
		<pin index="69" name="FMC2_tx1_p" loc="N4" />
		<pin index="70" name="FMC2_tx2_p" loc="M2" />
		<pin index="71" name="FMC2_tx3_p" loc="L4" />

		<pin index="72" name="FMC1_mgt_clk0n" loc="R7" />
		<pin index="73" name="FMC1_mgt_clk0p" loc="R8" />

		<pin index="74" name="FMC1_mgt_clk1n" loc="U7" />
		<pin index="75" name="FMC1_mgt_clk1p" loc="U8" />

		<pin index="76" name="FMC2_mgt_clk0n" loc="L7" />
		<pin index="77" name="FMC2_mgt_clk0p" loc="L8" />

		<pin index="78" name="FMC2_mgt_clk1n" loc="N7" />
		<pin index="79" name="FMC2_mgt_clk1p" loc="N8" />

		<pin index="80" name="SYSCLK_P" iostandard="DIFF_SSTL15" loc="AG10" />
		<pin index="81" name="SYSCLK_N" iostandard="DIFF_SSTL15" loc="AH10" diff_term="true" />

		<!-- I2C -->
		<pin index="82" name="FPGA_I2C_SCL" iostandard="LVCMOS25" loc="K19"
			drive="8" slew="SLOW" />
		<pin index="83" name="FPGA_I2C_SDA" iostandard="LVCMOS25" loc="G19"
			drive="8" slew="SLOW" />

		<pin index="84" name="LED_R" iostandard="LVCMOS15" loc="G23" />
		<pin index="85" name="LED_G" iostandard="LVCMOS15" loc="G25" />
		<pin index="86" name="LED_B" iostandard="LVCMOS15" loc="F23" />

		<pin index="87" name="FPGA_FCS" iostandard="LVCMOS25" loc="U19" />
		<pin index="88" name="CPU_RESET" iostandard="LVCMOS15" loc="AC26" />
		<pin index="89" name="pcie_perstn_rst" iostandard="LVCMOS18" loc="D24" />

		<pin index="90" name="USB_TX" iostandard="LVCMOS25" loc="F16"
			drive="8" slew="SLOW" />
		<pin index="91" name="USB_RX" iostandard="LVCMOS25" loc="G12"
			drive="8" slew="SLOW" />
				
		<pin index="92" name ="FLASH_D3" iostandard="LVCMOS25" loc="R21"/> 
		<pin index="93" name ="FLASH_D2" iostandard="LVCMOS25" loc="R20"/> 
		<pin index="94" name ="FLASH_D1" iostandard="LVCMOS25" loc="R25"/> 
		<pin index="95" name ="FLASH_D0" iostandard="LVCMOS25" loc="P24"/> 


	</pins>
</part_info>
