{
   guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port csysreq -pg 1 -y 450 -defaultsOSRD
preplace port done0 -pg 1 -y 250 -defaultsOSRD
preplace port start -pg 1 -y 720 -defaultsOSRD
preplace port done1 -pg 1 -y 510 -defaultsOSRD
preplace port rx_cclk_n -pg 1 -y 440 -defaultsOSRD
preplace port done2 -pg 1 -y 530 -defaultsOSRD
preplace port rx_cclk_p -pg 1 -y 420 -defaultsOSRD
preplace port aclk -pg 1 -y 270 -defaultsOSRD
preplace port error0 -pg 1 -y 110 -defaultsOSRD
preplace port error1 -pg 1 -y 490 -defaultsOSRD
preplace port error2 -pg 1 -y 550 -defaultsOSRD
preplace port reset -pg 1 -y 770 -defaultsOSRD
preplace port aresetn -pg 1 -y 290 -defaultsOSRD
preplace inst elink2 -pg 1 -lvl 3 -y 740 -defaultsOSRD
preplace inst axi_protocol_converter_0 -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst axi_traffic_controller_0 -pg 1 -lvl 1 -y 290 -defaultsOSRD
preplace inst axi_protocol_converter_1 -pg 1 -lvl 4 -y 320 -defaultsOSRD
preplace inst elink_gold_0 -pg 1 -lvl 3 -y 370 -defaultsOSRD
preplace inst axi_traffic_controller_1 -pg 1 -lvl 1 -y 540 -defaultsOSRD
preplace inst axi_protocol_converter_2 -pg 1 -lvl 2 -y 610 -defaultsOSRD
preplace inst axi_traffic_controller_2 -pg 1 -lvl 1 -y 700 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 50 -defaultsOSRD -orient R180
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -y 660 -defaultsOSRD -orient R180
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 180 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -y 760 -defaultsOSRD
preplace netloc start_1 1 0 1 N
preplace netloc axi_protocol_converter_2_M_AXI 1 2 1 730
preplace netloc elink2_EMM_TOMMU 1 2 2 780 580 2230
preplace netloc axi_traffic_controller_0_m_axi_txn_done1 1 1 4 NJ 510 NJ 510 NJ 510 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 3680
preplace netloc axi_traffic_controller_0_m_axi_txn_done 1 1 4 NJ 180 NJ 180 NJ 250 N
preplace netloc csysreq_1 1 0 3 NJ 450 NJ 450 N
preplace netloc axi_traffic_controller_0_M_AXI1 1 1 1 400
preplace netloc axi_bram_ctrl_0_BRAM_PORTA1 1 4 1 3680
preplace netloc rst_aclk_100M_peripheral_aresetn1 1 0 4 110 370 450 370 740 210 2280
preplace netloc elink_gold_0_emaxi 1 3 1 N
preplace netloc axi_protocol_converter_0_M_AXI 1 2 1 N
preplace netloc axi_traffic_controller_2_M_AXI 1 1 2 NJ 540 760
preplace netloc axi_traffic_controller_0_m_axi_error 1 1 4 NJ 100 NJ 100 NJ 100 3690
preplace netloc elink2_M00_AXI 1 3 1 N
preplace netloc axi_traffic_controller_0_M_AXI 1 1 1 N
preplace netloc elink_gold_0_rx_cclk_n 1 3 2 N 440 NJ
preplace netloc axi_traffic_controller_2_m_axi_error 1 1 4 NJ 530 NJ 530 NJ 530 3670
preplace netloc axi_traffic_controller_0_m_axi_error1 1 1 4 NJ 500 NJ 500 NJ 490 N
preplace netloc elink2_TX 1 2 2 780 240 2240
preplace netloc elink_gold_0_tx 1 2 2 770 230 2250
preplace netloc reset_1 1 0 3 NJ 770 NJ 740 N
preplace netloc aclk_1 1 0 4 120 360 440 360 750 200 2270
preplace netloc axi_protocol_converter_1_M_AXI 1 3 2 2260 110 3670
preplace netloc elink_gold_0_rx_cclk_p 1 3 2 N 420 NJ
preplace netloc axi_traffic_controller_2_m_axi_txn_done 1 0 5 130 470 410 520 NJ 520 NJ 520 NJ
levelinfo -pg 1 90 270 600 2100 3540 3710 -top 0 -bot 890
",
}
{
   da_axi4_cnt: "1",
}