Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

'IDE_DESIGNERVIEW_ROOTDIR' set to 'Z:\windows\lvr_fw\lvr_fw\designer'
Info: The design top_lvr_fw.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design top_lvr_fw.adb.

The Execute Script command succeeded ( 00:00:28 )
Warning: Before proceeding, the following tool(s) must be shut down:
         MultiView Navigator:
             ChipPlanner
             I/O Attribute Editor
             
          [OK]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...
Info: PLC006: Deleting quadrant global region Qclock_SCA_RESET_OUT_c produced by previous
      automatic global net assignment.
Info: PLC007: Created quadrant global region Qclock_SCA_RESET_OUT_c for global net
      SCA_RESET_OUT_c.



Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Jul 22 19:26:33 2019

Placer Finished: Mon Jul 22 19:26:41 2019
Total Placer CPU Time:     00:00:08

                        o - o - o - o - o - o


Timing-driven Router 
Design: top_lvr_fw                      Started: Mon Jul 22 19:26:43 2019

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top_lvr_fw                      
Finished: Mon Jul 22 19:26:55 2019
Total CPU Time:     00:00:10            Total Elapsed Time: 00:00:12
Total Memory Usage: 181.3 Mbytes
                        o - o - o - o - o - o

status 257
Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:27 )

The Export-map command succeeded ( 00:00:09 )
Wrote to the file: Z:\windows\lvr_fw\lvr_fw\designer\impl1\top_lvr_fw.stp
CHECKSUM: 0609

The Generate programming file command succeeded ( 00:00:48 )
Wrote to the file: Z:\windows\lvr_fw\lvr_fw\constraint\top_lvr_fw.pdc

The Export command succeeded ( 00:00:01 )
Design saved to file Z:\windows\lvr_fw\lvr_fw\designer\impl1\top_lvr_fw.adb.
Wrote pin report to file:
Z:\windows\lvr_fw\lvr_fw\designer\impl1\top_lvr_fw_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file:
Z:\windows\lvr_fw\lvr_fw\designer\impl1\top_lvr_fw_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

