// Seed: 2636361327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_2.id_17 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd4
) (
    input tri id_0,
    input supply0 _id_1
);
  logic [~  id_1 : id_1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    output tri1 id_7,
    input wor id_8,
    input wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wor id_12,
    input uwire id_13,
    input supply0 id_14,
    output uwire id_15,
    input wor id_16,
    input uwire id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
