# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of prog3.sv failed with 2 errors.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of pcAcc_tb.sv was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of instr_ROM.sv was successful.
vsim -gui work.reg_file work.pcAcc_tb work.PC_LUT work.PC work.instr_ROM work.dat_mem work.alu work.Accumulator
# vsim -gui work.reg_file work.pcAcc_tb work.PC_LUT work.PC work.instr_ROM work.dat_mem work.alu work.Accumulator 
# Start time: 17:09:58 on Jun 05,2024
# Loading sv_std.std
# Loading work.reg_file
# Loading work.pcAcc_tb
# Loading work.Accumulator
# Loading work.PC
# ** Error: (vsim-3033) Instantiation of 'control' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pcAcc_tb File: C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv Line: 52
#         Searched libraries:
#             C:/Users/Max/Documents/GitHub/141architecture/modelsim/work
# Loading work.instr_ROM
# Loading work.alu
# Loading work.PC_LUT
# Loading work.dat_mem
# Error loading design
# End time: 17:09:59 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 8
# Compile of pcAcc_tb.sv failed with 1 errors.
# Compile of pcAcc_tb.sv was successful.
# Compile of control.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator
# vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator 
# Start time: 17:18:07 on Jun 05,2024
# Loading sv_std.std
# Loading work.reg_file
# Loading work.pcAcc_tb
# Loading work.Accumulator
# Loading work.PC
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'rf1'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /pcAcc_tb/rf1 File: C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv Line: 92
# ** Warning: (vsim-3722) C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv(92): [TFMPC] - Missing connection for port 'prog_ctr'.
quit -sim
# End time: 17:19:06 on Jun 05,2024, Elapsed time: 0:00:59
# Errors: 0, Warnings: 6
# Compile of pcAcc_tb.sv was successful.
vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator
# vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator 
# Start time: 17:19:48 on Jun 05,2024
# Loading sv_std.std
# Loading work.reg_file
# Loading work.pcAcc_tb
# Loading work.Accumulator
# Loading work.PC
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
run -all
# ** Warning: (vsim-7) Failed to open readmem file "mach_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Max/Documents/GitHub/141architecture/program_files/instr_ROM.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /pcAcc_tb/rom1
# ** Warning: (vsim-7) Failed to open readmem file "mach_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Max/Documents/GitHub/141architecture/program_files/instr_ROM.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /instr_ROM
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv(112)
#    Time: 0 ps  Iteration: 1  Instance: /pcAcc_tb
# 1
# Break in Module pcAcc_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv line 112
quit -sim
# End time: 17:21:14 on Jun 05,2024, Elapsed time: 0:01:26
# Errors: 0, Warnings: 4
# Compile of instr_ROM.sv was successful.
vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator
# vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator 
# Start time: 17:21:40 on Jun 05,2024
# Loading sv_std.std
# Loading work.reg_file
# Loading work.pcAcc_tb
# Loading work.Accumulator
# Loading work.PC
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
run -all
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv(112)
#    Time: 0 ps  Iteration: 1  Instance: /pcAcc_tb
# 1
# Break in Module pcAcc_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv line 112
quit -sim
# End time: 17:23:00 on Jun 05,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of prog3.sv failed with 2 errors.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# 10 compiles, 1 failed with 2 errors.
vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator
# vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator 
# Start time: 17:23:45 on Jun 05,2024
# Loading sv_std.std
# Loading work.reg_file
# Loading work.pcAcc_tb
# Loading work.Accumulator
# Loading work.PC
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
quit -sim
# End time: 17:24:09 on Jun 05,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 5
# Compile of instr_ROM.sv was successful.
vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator
# vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator 
# Start time: 17:24:27 on Jun 05,2024
# Loading sv_std.std
# Loading work.reg_file
# Loading work.pcAcc_tb
# Loading work.Accumulator
# Loading work.PC
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
run -all
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv(112)
#    Time: 0 ps  Iteration: 1  Instance: /pcAcc_tb
# 1
# Break in Module pcAcc_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv line 112
quit -sim
# End time: 17:26:05 on Jun 05,2024, Elapsed time: 0:01:38
# Errors: 0, Warnings: 2
# Compile of instr_ROM.sv failed with 1 errors.
# Compile of instr_ROM.sv was successful.
vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator
# vsim -gui work.reg_file work.pcAcc_tb work.PC work.instr_ROM work.control work.alu work.Accumulator 
# Start time: 17:26:38 on Jun 05,2024
# Loading sv_std.std
# Loading work.reg_file
# Loading work.pcAcc_tb
# Loading work.Accumulator
# Loading work.PC
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
run -all
# Time=                   0 clk=0 putEn=0 opEn=0 value=xx r0=xx r1=xx r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=xxx
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 5 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Error: ERROR:: PUT AND OP ENABLE BOTH ARE ACTIVE OR INACTIVE
#    Time: 5 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 51
# ** Info: 
#    Time: 5 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 5 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 5 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                   5 clk=1 putEn=1 opEn=0 value=xx r0=xx r1=xx r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=000
# Time=                  10 clk=0 putEn=1 opEn=0 value=xx r0=xx r1=xx r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=000
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 15 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: SETTING R0 ------ value:   0
#    Time: 15 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 31
# ** Info: PUTTING VALUE ------ r0:   x, r1:   x, r2:   x
#    Time: 15 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: VALID VALUES ------ r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 44
# ** Info: 
#    Time: 15 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 15 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 15 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  15 clk=1 putEn=1 opEn=0 value=xx r0=00 r1=xx r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=001
# Time=                  20 clk=0 putEn=1 opEn=0 value=xx r0=00 r1=xx r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=001
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 25 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: SETTING R1 ------ value:   1
#    Time: 25 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 35
# ** Info: PUTTING VALUE ------ r0:   0, r1:   x, r2:   x
#    Time: 25 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: VALID VALUES ------ r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 44
# ** Info: 
#    Time: 25 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 25 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 25 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  25 clk=1 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# Time=                  30 clk=0 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# ** Info: ************************ PC MODULE *************************
#    Time: 35 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  35 clk=1 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# Time=                  40 clk=0 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# ** Info: ************************ PC MODULE *************************
#    Time: 45 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  45 clk=1 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# Time=                  50 clk=0 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# ** Info: ************************ PC MODULE *************************
#    Time: 55 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  55 clk=1 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# Time=                  60 clk=0 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# ** Info: ************************ PC MODULE *************************
#    Time: 65 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  65 clk=1 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# Time=                  70 clk=0 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=001
# ** Info: ************************ PC MODULE *************************
#    Time: 75 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  75 clk=1 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=002
# Time=                  80 clk=0 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=002
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 85 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: RESETTING VALID BITS
#    Time: 85 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 46
# ** Info: 
#    Time: 85 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 85 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 85 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 01 to address 0
# Core Register Contents:
# core[0] = xx
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  85 clk=1 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# Time=                  90 clk=0 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# ** Info: ************************ PC MODULE *************************
#    Time: 95 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 01 to address 0
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                  95 clk=1 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# Time=                 100 clk=0 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# ** Info: ************************ PC MODULE *************************
#    Time: 105 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 01 to address 0
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 105 clk=1 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# Time=                 110 clk=0 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# ** Info: ************************ PC MODULE *************************
#    Time: 115 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 01 to address 0
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 115 clk=1 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# Time=                 120 clk=0 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# ** Info: ************************ PC MODULE *************************
#    Time: 125 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 01 to address 0
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 125 clk=1 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# Time=                 130 clk=0 putEn=0 opEn=1 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=002
# ** Info: ************************ PC MODULE *************************
#    Time: 135 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 01 to address 0
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 135 clk=1 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=003
# Time=                 140 clk=0 putEn=1 opEn=0 value=xx r0=00 r1=01 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=003
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 145 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: SETTING R0 ------ value:   1
#    Time: 145 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 31
# ** Info: PUTTING VALUE ------ r0:   0, r1:   1, r2:   x
#    Time: 145 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: VALID VALUES ------ r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 145 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 44
# ** Info: 
#    Time: 145 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 145 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 145 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 145 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=003
# Time=                 150 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=003
# ** Info: ************************ PC MODULE *************************
#    Time: 155 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 155 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=003
# Time=                 160 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=003
# ** Info: ************************ PC MODULE *************************
#    Time: 165 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 165 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=003
# Time=                 170 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=003
# ** Info: ************************ PC MODULE *************************
#    Time: 175 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 175 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=004
# Time=                 180 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=01 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=004
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 185 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: SETTING R1 ------ value:   2
#    Time: 185 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 35
# ** Info: PUTTING VALUE ------ r0:   1, r1:   1, r2:   x
#    Time: 185 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: VALID VALUES ------ r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 44
# ** Info: 
#    Time: 185 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 185 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 185 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 185 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# Time=                 190 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# ** Info: ************************ PC MODULE *************************
#    Time: 195 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 195 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# Time=                 200 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# ** Info: ************************ PC MODULE *************************
#    Time: 205 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 205 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# Time=                 210 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# ** Info: ************************ PC MODULE *************************
#    Time: 215 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 215 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# Time=                 220 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# ** Info: ************************ PC MODULE *************************
#    Time: 225 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 225 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# Time=                 230 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=004
# ** Info: ************************ PC MODULE *************************
#    Time: 235 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 235 clk=1 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=005
# Time=                 240 clk=0 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=005
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 245 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: RESETTING VALID BITS
#    Time: 245 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 46
# ** Info: 
#    Time: 245 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 245 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 245 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 02 to address 1
# Core Register Contents:
# core[0] = 01
# core[1] = xx
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 245 clk=1 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# Time=                 250 clk=0 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# ** Info: ************************ PC MODULE *************************
#    Time: 255 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 02 to address 1
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 255 clk=1 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# Time=                 260 clk=0 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# ** Info: ************************ PC MODULE *************************
#    Time: 265 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 02 to address 1
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 265 clk=1 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# Time=                 270 clk=0 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# ** Info: ************************ PC MODULE *************************
#    Time: 275 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 02 to address 1
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 275 clk=1 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# Time=                 280 clk=0 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# ** Info: ************************ PC MODULE *************************
#    Time: 285 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 02 to address 1
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 285 clk=1 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# Time=                 290 clk=0 putEn=0 opEn=1 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=005
# ** Info: ************************ PC MODULE *************************
#    Time: 295 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 02 to address 1
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 295 clk=1 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=006
# Time=                 300 clk=0 putEn=1 opEn=0 value=xx r0=01 r1=02 r2=xx r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=006
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 305 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: SETTING R0 ------ value:   2
#    Time: 305 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 31
# ** Info: PUTTING VALUE ------ r0:   1, r1:   2, r2:   x
#    Time: 305 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: VALID VALUES ------ r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 305 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 44
# ** Info: 
#    Time: 305 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 305 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 305 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 305 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=006
# Time=                 310 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=006
# ** Info: ************************ PC MODULE *************************
#    Time: 315 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 315 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=006
# Time=                 320 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=006
# ** Info: ************************ PC MODULE *************************
#    Time: 325 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 325 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=006
# Time=                 330 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=006
# ** Info: ************************ PC MODULE *************************
#    Time: 335 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 335 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=007
# Time=                 340 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=02 r2=xx r0_valid=1 r1_valid=0 r2_valid=0 prog_ctr=007
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 345 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: SETTING R1 ------ value:   0
#    Time: 345 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 35
# ** Info: PUTTING VALUE ------ r0:   2, r1:   2, r2:   x
#    Time: 345 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: VALID VALUES ------ r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 345 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 44
# ** Info: 
#    Time: 345 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 345 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 345 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 345 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# Time=                 350 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# ** Info: ************************ PC MODULE *************************
#    Time: 355 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 355 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# Time=                 360 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# ** Info: ************************ PC MODULE *************************
#    Time: 365 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 365 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# Time=                 370 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# ** Info: ************************ PC MODULE *************************
#    Time: 375 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 375 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# Time=                 380 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# ** Info: ************************ PC MODULE *************************
#    Time: 385 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 385 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# Time=                 390 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=007
# ** Info: ************************ PC MODULE *************************
#    Time: 395 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 395 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=008
# Time=                 400 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=xx r0_valid=1 r1_valid=1 r2_valid=0 prog_ctr=008
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 405 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: SETTING R2 ------ value:   1
#    Time: 405 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 39
# ** Info: PUTTING VALUE ------ r0:   2, r1:   0, r2:   x
#    Time: 405 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: VALID VALUES ------ r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 405 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 44
# ** Info: 
#    Time: 405 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 405 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 405 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 405 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# Time=                 410 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# ** Info: ************************ PC MODULE *************************
#    Time: 415 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 415 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# Time=                 420 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# ** Info: ************************ PC MODULE *************************
#    Time: 425 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 425 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# Time=                 430 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# ** Info: ************************ PC MODULE *************************
#    Time: 435 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 435 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# Time=                 440 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# ** Info: ************************ PC MODULE *************************
#    Time: 445 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 445 clk=1 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# Time=                 450 clk=0 putEn=1 opEn=0 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=008
# ** Info: ************************ PC MODULE *************************
#    Time: 455 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 455 clk=1 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=009
# Time=                 460 clk=0 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=1 r1_valid=1 r2_valid=1 prog_ctr=009
# ** Info: ************************ ACCUMULATOR MODULE *************************
#    Time: 465 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 27
# ** Info: RESETTING VALID BITS
#    Time: 465 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 46
# ** Info: 
#    Time: 465 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 53
# ** Info: 
#    Time: 465 ps  Scope: pcAcc_tb.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 54
# ** Info: ************************ PC MODULE *************************
#    Time: 465 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 03 to address 2
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = xx
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 465 clk=1 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=009
# Time=                 470 clk=0 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=009
# ** Info: ************************ PC MODULE *************************
#    Time: 475 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 03 to address 2
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = 03
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 475 clk=1 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=009
# Time=                 480 clk=0 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=009
# ** Info: ************************ PC MODULE *************************
#    Time: 485 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 03 to address 2
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = 03
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# Time=                 485 clk=1 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=009
# Time=                 490 clk=0 putEn=0 opEn=1 value=xx r0=02 r1=00 r2=01 r0_valid=0 r1_valid=0 r2_valid=0 prog_ctr=009
# ** Info: ************************ PC MODULE *************************
#    Time: 495 ps  Scope: pcAcc_tb.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 15
# Write operation: Writing 03 to address 2
# Core Register Contents:
# core[0] = 01
# core[1] = 02
# core[2] = 03
# core[3] = xx
# core[4] = xx
# core[5] = xx
# core[6] = xx
# core[7] = xx
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv(112)
#    Time: 495 ps  Iteration: 4  Instance: /pcAcc_tb
# 1
# Break in Module pcAcc_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv line 112
# End time: 17:29:55 on Jun 05,2024, Elapsed time: 0:03:17
# Errors: 1, Warnings: 3
