********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Wed Dec  8 03:38:34 2021)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
ERROR: [Designutils 20-127] Failed to write file [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.sim/Test_Parallel_TB/impl/timing/xsim/Test_Parallel_TB_time_impl.v] Cannot retrieve key.

    while executing
"write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.sim/Test_Paral..."
    ("eval" body line 1)
    invoked from within
"eval "write_verilog $wv_args""
    (procedure "xcs_write_design_netlist" line 136)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 64)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset Test_Parallel_TB -mode post-implementation -type timing -run_dir D:/DigitalLogic/1024BitsLargeMultiplication/102..."
