5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd inc1.1.vcd -o inc1.1.cdd -v inc1.1.v
3 0 $root $root NA 0 0
3 0 main main inc1.1.v 1 19
2 1 6 50008 1 0 20004 0 0 1 4 100
2 2 6 10001 0 1 400 0 0 a
2 3 6 10008 1 37 1006 1 2
2 4 7 10001 0 1 400 0 0 a
2 5 7 10003 1 51 2 0 4
2 6 8 30003 1 1 8 0 0 a
2 7 8 30003 0 2a 20000 0 0 1 2 2
2 8 8 30003 1 29 20002 6 7 1 2 2
2 9 9 10001 0 1 400 0 0 a
2 10 9 10003 0 51 2 0 9
1 a 0 3 830004 1 1 102
4 10 0 0
4 8 10 0
4 5 8 8
4 3 5 5
