;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/2/2016 3:12:41 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2E390000  	11833
0x0008	0x2C910000  	11409
0x000C	0x2C910000  	11409
0x0010	0x2C910000  	11409
0x0014	0x2C910000  	11409
0x0018	0x2C910000  	11409
0x001C	0x2C910000  	11409
0x0020	0x2C910000  	11409
0x0024	0x2C910000  	11409
0x0028	0x2C910000  	11409
0x002C	0x2C910000  	11409
0x0030	0x2C910000  	11409
0x0034	0x2C910000  	11409
0x0038	0x2C910000  	11409
0x003C	0x2C910000  	11409
0x0040	0x2C910000  	11409
0x0044	0x2C910000  	11409
0x0048	0x2C910000  	11409
0x004C	0x2C910000  	11409
0x0050	0x2C910000  	11409
0x0054	0x2C910000  	11409
0x0058	0x2C910000  	11409
0x005C	0x2C910000  	11409
0x0060	0x2C910000  	11409
0x0064	0x2C910000  	11409
0x0068	0x2C910000  	11409
0x006C	0x2C910000  	11409
0x0070	0x2C910000  	11409
0x0074	0x2C910000  	11409
0x0078	0x2C910000  	11409
0x007C	0x2C910000  	11409
0x0080	0x2C910000  	11409
0x0084	0x2C910000  	11409
0x0088	0x2C910000  	11409
0x008C	0x2C910000  	11409
0x0090	0x2C910000  	11409
0x0094	0x2C910000  	11409
0x0098	0x2C910000  	11409
0x009C	0x2C910000  	11409
0x00A0	0x2C910000  	11409
0x00A4	0x2C910000  	11409
0x00A8	0x2C910000  	11409
0x00AC	0x2C910000  	11409
0x00B0	0x2C990000  	11417
0x00B4	0x2C910000  	11409
0x00B8	0x2C910000  	11409
0x00BC	0x2C910000  	11409
0x00C0	0x2C910000  	11409
0x00C4	0x2C910000  	11409
0x00C8	0x2C910000  	11409
0x00CC	0x2C910000  	11409
0x00D0	0x2C910000  	11409
0x00D4	0x2C910000  	11409
0x00D8	0x2C910000  	11409
0x00DC	0x2C910000  	11409
0x00E0	0x2C910000  	11409
0x00E4	0x2C910000  	11409
0x00E8	0x2C910000  	11409
0x00EC	0x2C910000  	11409
0x00F0	0x2C910000  	11409
0x00F4	0x2C910000  	11409
0x00F8	0x2C910000  	11409
0x00FC	0x2C910000  	11409
0x0100	0x2C910000  	11409
0x0104	0x2C910000  	11409
0x0108	0x2C910000  	11409
0x010C	0x2C910000  	11409
0x0110	0x2C910000  	11409
0x0114	0x2C910000  	11409
0x0118	0x2C910000  	11409
0x011C	0x2C910000  	11409
0x0120	0x2C910000  	11409
0x0124	0x2C910000  	11409
0x0128	0x2C910000  	11409
0x012C	0x2C910000  	11409
0x0130	0x2C910000  	11409
0x0134	0x2C910000  	11409
0x0138	0x2C910000  	11409
0x013C	0x2C910000  	11409
0x0140	0x2C910000  	11409
0x0144	0x2C910000  	11409
0x0148	0x2C910000  	11409
0x014C	0x2C910000  	11409
; end of ____SysVT
_main:
;ekg_firmware.c, 22 :: 		void main()
0x2E38	0xB08A    SUB	SP, SP, #40
0x2E3A	0xF7FFFF59  BL	11504
0x2E3E	0xF000F9DF  BL	12800
0x2E42	0xF7FFFF4B  BL	11484
0x2E46	0xF000F97F  BL	12616
;ekg_firmware.c, 24 :: 		uint16_t adc_read = 0;
;ekg_firmware.c, 26 :: 		uint32_t i = 0;
;ekg_firmware.c, 30 :: 		temp_adc_read = temp_timer_read = 0;
0x2E4A	0xF04F0100  MOV	R1, #0
0x2E4E	0x4848    LDR	R0, [PC, #288]
0x2E50	0x6001    STR	R1, [R0, #0]
0x2E52	0xF04F0100  MOV	R1, #0
0x2E56	0x4847    LDR	R0, [PC, #284]
0x2E58	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 32 :: 		GPIO_Analog_Input( &GPIOA_BASE, _GPIO_PINMASK_4 );        // PA4 is analog input
0x2E5A	0xF2400110  MOVW	R1, #16
0x2E5E	0x4846    LDR	R0, [PC, #280]
0x2E60	0xF7FFFE3C  BL	_GPIO_Analog_Input+0
;ekg_firmware.c, 33 :: 		GPIO_Digital_Input( &GPIOD_BASE, _GPIO_PINMASK_10 );     // PD10 is input for button
0x2E64	0xF2404100  MOVW	R1, #1024
0x2E68	0x4844    LDR	R0, [PC, #272]
0x2E6A	0xF7FFFE43  BL	_GPIO_Digital_Input+0
;ekg_firmware.c, 35 :: 		UART1_Init(57600);
0x2E6E	0xF24E1000  MOVW	R0, #57600
0x2E72	0xF7FFFE4B  BL	_UART1_Init+0
;ekg_firmware.c, 37 :: 		delay_ms(500);
0x2E76	0xF648577F  MOVW	R7, #36223
0x2E7A	0xF2C0075B  MOVT	R7, #91
0x2E7E	0xBF00    NOP
0x2E80	0xBF00    NOP
L_main0:
0x2E82	0x1E7F    SUBS	R7, R7, #1
0x2E84	0xD1FD    BNE	L_main0
0x2E86	0xBF00    NOP
0x2E88	0xBF00    NOP
0x2E8A	0xBF00    NOP
;ekg_firmware.c, 41 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_4);
0x2E8C	0xF2400010  MOVW	R0, #16
0x2E90	0xF7FFFD44  BL	_ADC_Set_Input_Channel+0
;ekg_firmware.c, 42 :: 		ADC1_Init();
0x2E94	0xF7FFFDD2  BL	_ADC1_Init+0
;ekg_firmware.c, 43 :: 		Delay_ms(100);
0x2E98	0xF644777F  MOVW	R7, #20351
0x2E9C	0xF2C00712  MOVT	R7, #18
L_main2:
0x2EA0	0x1E7F    SUBS	R7, R7, #1
0x2EA2	0xD1FD    BNE	L_main2
0x2EA4	0xBF00    NOP
0x2EA6	0xBF00    NOP
0x2EA8	0xBF00    NOP
0x2EAA	0xBF00    NOP
0x2EAC	0xBF00    NOP
;ekg_firmware.c, 45 :: 		while(1)
L_main4:
;ekg_firmware.c, 47 :: 		if (Button(&GPIOD_IDR, 10, 10, 1))                 // if button on PD10 is pressed, interrupts are activated and the measuring begins
0x2EAE	0x2301    MOVS	R3, #1
0x2EB0	0x220A    MOVS	R2, #10
0x2EB2	0x210A    MOVS	R1, #10
0x2EB4	0x4832    LDR	R0, [PC, #200]
0x2EB6	0xF7FFFDDB  BL	_Button+0
0x2EBA	0xB188    CBZ	R0, L_main6
;ekg_firmware.c, 49 :: 		Uart1_Write_Text("START\r\n");
0x2EBC	0x4831    LDR	R0, [PC, #196]
0x2EBE	0xF7FFFE3F  BL	_UART1_Write_Text+0
;ekg_firmware.c, 50 :: 		InitTimer2();
0x2EC2	0xF7FFFEAB  BL	_InitTimer2+0
;ekg_firmware.c, 51 :: 		EnableInterrupts();
0x2EC6	0xF7FFFED3  BL	_EnableInterrupts+0
;ekg_firmware.c, 52 :: 		delay_ms(500);
0x2ECA	0xF648577F  MOVW	R7, #36223
0x2ECE	0xF2C0075B  MOVT	R7, #91
L_main7:
0x2ED2	0x1E7F    SUBS	R7, R7, #1
0x2ED4	0xD1FD    BNE	L_main7
0x2ED6	0xBF00    NOP
0x2ED8	0xBF00    NOP
0x2EDA	0xBF00    NOP
0x2EDC	0xBF00    NOP
0x2EDE	0xBF00    NOP
;ekg_firmware.c, 53 :: 		}
L_main6:
;ekg_firmware.c, 56 :: 		if (read_flag == true)                           // every 3.9ms, measure data, measure time, and send them to the PC
0x2EE0	0x4829    LDR	R0, [PC, #164]
0x2EE2	0x7800    LDRB	R0, [R0, #0]
0x2EE4	0x2801    CMP	R0, #1
0x2EE6	0xD13A    BNE	L_main9
;ekg_firmware.c, 58 :: 		DisableInterrupts();
0x2EE8	0xF7FFFECA  BL	_DisableInterrupts+0
;ekg_firmware.c, 59 :: 		temp_adc_read = ADC1_Get_Sample(4);
0x2EEC	0x2004    MOVS	R0, #4
0x2EEE	0xF7FFFE35  BL	_ADC1_Get_Sample+0
0x2EF2	0x4920    LDR	R1, [PC, #128]
0x2EF4	0x9109    STR	R1, [SP, #36]
0x2EF6	0x6008    STR	R0, [R1, #0]
;ekg_firmware.c, 60 :: 		temp_timer_read = interrupt_ctr*3.9;
0x2EF8	0x4824    LDR	R0, [PC, #144]
0x2EFA	0x6800    LDR	R0, [R0, #0]
0x2EFC	0xF7FDFCF8  BL	__UnsignedIntegralToFloat+0
0x2F00	0x4A23    LDR	R2, [PC, #140]
0x2F02	0xF7FDF99B  BL	__Mul_FP+0
0x2F06	0x491A    LDR	R1, [PC, #104]
0x2F08	0x6008    STR	R0, [R1, #0]
;ekg_firmware.c, 61 :: 		inttostr(temp_adc_read, final_string);
0x2F0A	0xF10D010E  ADD	R1, SP, #14
0x2F0E	0x9809    LDR	R0, [SP, #36]
0x2F10	0x6800    LDR	R0, [R0, #0]
0x2F12	0xF7FFFE31  BL	_IntToStr+0
;ekg_firmware.c, 62 :: 		sprintf(timer_read_string,"%.2f", temp_timer_read);
0x2F16	0x4816    LDR	R0, [PC, #88]
0x2F18	0x6802    LDR	R2, [R0, #0]
0x2F1A	0x491E    LDR	R1, [PC, #120]
0x2F1C	0xA801    ADD	R0, SP, #4
0x2F1E	0xB404    PUSH	(R2)
0x2F20	0xB402    PUSH	(R1)
0x2F22	0xB401    PUSH	(R0)
0x2F24	0xF7FFFE60  BL	_sprintf+0
0x2F28	0xB003    ADD	SP, SP, #12
;ekg_firmware.c, 63 :: 		strcat(final_string, ",");
0x2F2A	0x491B    LDR	R1, [PC, #108]
0x2F2C	0xF10D000E  ADD	R0, SP, #14
0x2F30	0xF7FFFCE0  BL	_strcat+0
;ekg_firmware.c, 64 :: 		strcat(final_string, timer_read_string);
0x2F34	0xA901    ADD	R1, SP, #4
0x2F36	0xF10D000E  ADD	R0, SP, #14
0x2F3A	0xF7FFFCDB  BL	_strcat+0
;ekg_firmware.c, 65 :: 		ltrim(final_string);
0x2F3E	0xF10D000E  ADD	R0, SP, #14
0x2F42	0xF7FFFCBB  BL	_Ltrim+0
;ekg_firmware.c, 66 :: 		Uart_Write_Text(final_string);
0x2F46	0xF10D000E  ADD	R0, SP, #14
0x2F4A	0xF7FFFC9B  BL	_UART_Write_Text+0
;ekg_firmware.c, 67 :: 		Uart_Write_Text("\r\n");
0x2F4E	0x4813    LDR	R0, [PC, #76]
0x2F50	0xF7FFFC98  BL	_UART_Write_Text+0
;ekg_firmware.c, 68 :: 		read_flag = false;
0x2F54	0x2100    MOVS	R1, #0
0x2F56	0x480C    LDR	R0, [PC, #48]
0x2F58	0x7001    STRB	R1, [R0, #0]
;ekg_firmware.c, 69 :: 		EnableInterrupts();
0x2F5A	0xF7FFFE89  BL	_EnableInterrupts+0
;ekg_firmware.c, 70 :: 		}
L_main9:
;ekg_firmware.c, 72 :: 		if (seconds_counter == 15)           // after 15 seconds of measuring is done, send the END string and finish
0x2F5E	0x4810    LDR	R0, [PC, #64]
0x2F60	0x6800    LDR	R0, [R0, #0]
0x2F62	0x280F    CMP	R0, #15
0x2F64	0xD102    BNE	L_main10
;ekg_firmware.c, 74 :: 		DisableInterrupts();
0x2F66	0xF7FFFE8B  BL	_DisableInterrupts+0
;ekg_firmware.c, 78 :: 		while(1);
L_main11:
0x2F6A	0xE7FE    B	L_main11
;ekg_firmware.c, 79 :: 		}
L_main10:
;ekg_firmware.c, 81 :: 		}
0x2F6C	0xE79F    B	L_main4
;ekg_firmware.c, 84 :: 		}
L_end_main:
L__main_end_loop:
0x2F6E	0xE7FE    B	L__main_end_loop
0x2F70	0x00242000  	_temp_timer_read+0
0x2F74	0x00202000  	_temp_adc_read+0
0x2F78	0x08004001  	GPIOA_BASE+0
0x2F7C	0x14004001  	GPIOD_BASE+0
0x2F80	0x14084001  	GPIOD_IDR+0
0x2F84	0x00002000  	?lstr1_ekg_firmware+0
0x2F88	0x00082000  	ekg_firmware_read_flag+0
0x2F8C	0x000C2000  	ekg_firmware_interrupt_ctr+0
0x2F90	0x999A4079  	#1081711002
0x2F94	0x31430000  	?lstr_2_ekg_firmware+0
0x2F98	0x00092000  	?lstr3_ekg_firmware+0
0x2F9C	0x00102000  	?lstr4_ekg_firmware+0
0x2FA0	0x00142000  	ekg_firmware_seconds_counter+0
; end of _main
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2ADC	0xB081    SUB	SP, SP, #4
0x2ADE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x2AE2	0xF04F0201  MOV	R2, #1
0x2AE6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2AE8	0xF7FFFBBE  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x2AEC	0xF8DDE000  LDR	LR, [SP, #0]
0x2AF0	0xB001    ADD	SP, SP, #4
0x2AF2	0x4770    BX	LR
; end of _GPIO_Analog_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2268	0xB081    SUB	SP, SP, #4
0x226A	0xF8CDE000  STR	LR, [SP, #0]
0x226E	0xB28C    UXTH	R4, R1
0x2270	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x2272	0x4B77    LDR	R3, [PC, #476]
0x2274	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x2278	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x227A	0x4618    MOV	R0, R3
0x227C	0xF7FEFA70  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x2280	0xF1B40FFF  CMP	R4, #255
0x2284	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x2286	0x4B73    LDR	R3, [PC, #460]
0x2288	0x429D    CMP	R5, R3
0x228A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x228C	0xF04F3333  MOV	R3, #858993459
0x2290	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x2292	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x2294	0x2D42    CMP	R5, #66
0x2296	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x2298	0xF04F3344  MOV	R3, #1145324612
0x229C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x229E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x22A0	0xF64F73FF  MOVW	R3, #65535
0x22A4	0x429C    CMP	R4, R3
0x22A6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x22A8	0x4B6A    LDR	R3, [PC, #424]
0x22AA	0x429D    CMP	R5, R3
0x22AC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x22AE	0xF04F3333  MOV	R3, #858993459
0x22B2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x22B4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x22B6	0xF04F3333  MOV	R3, #858993459
0x22BA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x22BC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x22BE	0x2D42    CMP	R5, #66
0x22C0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x22C2	0xF04F3344  MOV	R3, #1145324612
0x22C6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x22C8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x22CA	0xF04F3344  MOV	R3, #1145324612
0x22CE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x22D0	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x22D2	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x22D4	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x22D6	0xF0050301  AND	R3, R5, #1
0x22DA	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x22DC	0x2100    MOVS	R1, #0
0x22DE	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x22E0	0xF0050302  AND	R3, R5, #2
0x22E4	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x22E6	0xF40573C0  AND	R3, R5, #384
0x22EA	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x22EC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x22EE	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x22F0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x22F2	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x22F4	0xF0050304  AND	R3, R5, #4
0x22F8	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x22FA	0xF0050320  AND	R3, R5, #32
0x22FE	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x2300	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x2302	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x2304	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x2306	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x2308	0xF0050308  AND	R3, R5, #8
0x230C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x230E	0xF0050320  AND	R3, R5, #32
0x2312	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x2314	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x2316	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x2318	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x231A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x231C	0x4B4E    LDR	R3, [PC, #312]
0x231E	0xEA050303  AND	R3, R5, R3, LSL #0
0x2322	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x2324	0x2003    MOVS	R0, #3
0x2326	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x2328	0xF4057300  AND	R3, R5, #512
0x232C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x232E	0x2002    MOVS	R0, #2
0x2330	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x2332	0xF4056380  AND	R3, R5, #1024
0x2336	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x2338	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x233A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x233C	0xF005030C  AND	R3, R5, #12
0x2340	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x2342	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x2344	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x2346	0xF00403FF  AND	R3, R4, #255
0x234A	0xB29B    UXTH	R3, R3
0x234C	0x2B00    CMP	R3, #0
0x234E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x2350	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x2352	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x2354	0xFA1FF884  UXTH	R8, R4
0x2358	0x4632    MOV	R2, R6
0x235A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x235C	0x2808    CMP	R0, #8
0x235E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x2360	0xF04F0301  MOV	R3, #1
0x2364	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x2368	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x236C	0x42A3    CMP	R3, R4
0x236E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x2370	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x2372	0xF04F030F  MOV	R3, #15
0x2376	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x2378	0x43DB    MVN	R3, R3
0x237A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x237E	0xFA01F305  LSL	R3, R1, R5
0x2382	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x2386	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x2388	0xF4067381  AND	R3, R6, #258
0x238C	0xF5B37F81  CMP	R3, #258
0x2390	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x2392	0xF2020414  ADDW	R4, R2, #20
0x2396	0xF04F0301  MOV	R3, #1
0x239A	0x4083    LSLS	R3, R0
0x239C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x239E	0xF0060382  AND	R3, R6, #130
0x23A2	0x2B82    CMP	R3, #130
0x23A4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x23A6	0xF2020410  ADDW	R4, R2, #16
0x23AA	0xF04F0301  MOV	R3, #1
0x23AE	0x4083    LSLS	R3, R0
0x23B0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x23B2	0x462F    MOV	R7, R5
0x23B4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x23B6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x23B8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x23BA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x23BC	0xFA1FF088  UXTH	R0, R8
0x23C0	0x460F    MOV	R7, R1
0x23C2	0x4631    MOV	R1, R6
0x23C4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x23C6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x23C8	0x460F    MOV	R7, R1
0x23CA	0x4629    MOV	R1, R5
0x23CC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x23CE	0xF1B00FFF  CMP	R0, #255
0x23D2	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x23D4	0x1D33    ADDS	R3, R6, #4
0x23D6	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x23DA	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x23DC	0x2A08    CMP	R2, #8
0x23DE	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x23E0	0xF2020408  ADDW	R4, R2, #8
0x23E4	0xF04F0301  MOV	R3, #1
0x23E8	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x23EC	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x23F0	0x42A3    CMP	R3, R4
0x23F2	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x23F4	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x23F6	0xF04F030F  MOV	R3, #15
0x23FA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x23FC	0x43DB    MVN	R3, R3
0x23FE	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x2402	0xFA07F305  LSL	R3, R7, R5
0x2406	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x240A	0xF4017381  AND	R3, R1, #258
0x240E	0xF5B37F81  CMP	R3, #258
0x2412	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x2414	0xF2060514  ADDW	R5, R6, #20
0x2418	0xF2020408  ADDW	R4, R2, #8
0x241C	0xF04F0301  MOV	R3, #1
0x2420	0x40A3    LSLS	R3, R4
0x2422	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x2424	0xF0010382  AND	R3, R1, #130
0x2428	0x2B82    CMP	R3, #130
0x242A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x242C	0xF2060510  ADDW	R5, R6, #16
0x2430	0xF2020408  ADDW	R4, R2, #8
0x2434	0xF04F0301  MOV	R3, #1
0x2438	0x40A3    LSLS	R3, R4
0x243A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x243C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x243E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x2440	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x2442	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x2444	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x2448	0xF8DDE000  LDR	LR, [SP, #0]
0x244C	0xB001    ADD	SP, SP, #4
0x244E	0x4770    BX	LR
0x2450	0xFC00FFFF  	#-1024
0x2454	0x00140008  	#524308
0x2458	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0760	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0762	0x4919    LDR	R1, [PC, #100]
0x0764	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0768	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x076A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x076C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x076E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0770	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0772	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0774	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0776	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0778	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x077A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x077C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x077E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0780	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0782	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0784	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0786	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x078A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x078C	0x490F    LDR	R1, [PC, #60]
0x078E	0x4288    CMP	R0, R1
0x0790	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0792	0x490F    LDR	R1, [PC, #60]
0x0794	0x4288    CMP	R0, R1
0x0796	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0798	0x490E    LDR	R1, [PC, #56]
0x079A	0x4288    CMP	R0, R1
0x079C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x079E	0x490E    LDR	R1, [PC, #56]
0x07A0	0x4288    CMP	R0, R1
0x07A2	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x07A4	0x490D    LDR	R1, [PC, #52]
0x07A6	0x4288    CMP	R0, R1
0x07A8	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x07AA	0x490D    LDR	R1, [PC, #52]
0x07AC	0x4288    CMP	R0, R1
0x07AE	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x07B0	0x490C    LDR	R1, [PC, #48]
0x07B2	0x4288    CMP	R0, R1
0x07B4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x07B6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x07B8	0x490B    LDR	R1, [PC, #44]
0x07BA	0x6809    LDR	R1, [R1, #0]
0x07BC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x07C0	0x4909    LDR	R1, [PC, #36]
0x07C2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x07C4	0xB001    ADD	SP, SP, #4
0x07C6	0x4770    BX	LR
0x07C8	0xFC00FFFF  	#-1024
0x07CC	0x08004001  	#1073809408
0x07D0	0x0C004001  	#1073810432
0x07D4	0x10004001  	#1073811456
0x07D8	0x14004001  	#1073812480
0x07DC	0x18004001  	#1073813504
0x07E0	0x1C004001  	#1073814528
0x07E4	0x20004001  	#1073815552
0x07E8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2AF4	0xB081    SUB	SP, SP, #4
0x2AF6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x2AFA	0xF04F0242  MOV	R2, #66
0x2AFE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2B00	0xF7FFFBB2  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x2B04	0xF8DDE000  LDR	LR, [SP, #0]
0x2B08	0xB001    ADD	SP, SP, #4
0x2B0A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_UART1_Init:
;__Lib_UART_123_45.c, 401 :: 		
; baud_rate start address is: 0 (R0)
0x2B0C	0xB081    SUB	SP, SP, #4
0x2B0E	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45.c, 402 :: 		
0x2B12	0x4A09    LDR	R2, [PC, #36]
0x2B14	0xF2400100  MOVW	R1, #0
0x2B18	0xB404    PUSH	(R2)
0x2B1A	0xB402    PUSH	(R1)
0x2B1C	0xF2400300  MOVW	R3, #0
0x2B20	0xF2400200  MOVW	R2, #0
0x2B24	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2B26	0x4805    LDR	R0, [PC, #20]
0x2B28	0xF7FFFC98  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x2B2C	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 403 :: 		
L_end_UART1_Init:
0x2B2E	0xF8DDE000  LDR	LR, [SP, #0]
0x2B32	0xB001    ADD	SP, SP, #4
0x2B34	0x4770    BX	LR
0x2B36	0xBF00    NOP
0x2B38	0x2FA40000  	__GPIO_MODULE_USART1_PA9_10+0
0x2B3C	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x245C	0xB089    SUB	SP, SP, #36
0x245E	0xF8CDE000  STR	LR, [SP, #0]
0x2462	0x4683    MOV	R11, R0
0x2464	0xB298    UXTH	R0, R3
0x2466	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x2468	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x246C	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x246E	0xAC04    ADD	R4, SP, #16
0x2470	0xF8AD1004  STRH	R1, [SP, #4]
0x2474	0xF8AD0008  STRH	R0, [SP, #8]
0x2478	0x4620    MOV	R0, R4
0x247A	0xF7FEFAF3  BL	_RCC_GetClocksFrequency+0
0x247E	0xF8BD0008  LDRH	R0, [SP, #8]
0x2482	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x2486	0x4C64    LDR	R4, [PC, #400]
0x2488	0x45A3    CMP	R11, R4
0x248A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x248C	0x2501    MOVS	R5, #1
0x248E	0xB26D    SXTB	R5, R5
0x2490	0x4C62    LDR	R4, [PC, #392]
0x2492	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x2494	0x4D62    LDR	R5, [PC, #392]
0x2496	0x4C63    LDR	R4, [PC, #396]
0x2498	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x249A	0x4D63    LDR	R5, [PC, #396]
0x249C	0x4C63    LDR	R4, [PC, #396]
0x249E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x24A0	0x4D63    LDR	R5, [PC, #396]
0x24A2	0x4C64    LDR	R4, [PC, #400]
0x24A4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x24A6	0x4D64    LDR	R5, [PC, #400]
0x24A8	0x4C64    LDR	R4, [PC, #400]
0x24AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x24AC	0x9C07    LDR	R4, [SP, #28]
0x24AE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x24B0	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x24B2	0x4C63    LDR	R4, [PC, #396]
0x24B4	0x45A3    CMP	R11, R4
0x24B6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x24B8	0x2501    MOVS	R5, #1
0x24BA	0xB26D    SXTB	R5, R5
0x24BC	0x4C61    LDR	R4, [PC, #388]
0x24BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x24C0	0x4D61    LDR	R5, [PC, #388]
0x24C2	0x4C58    LDR	R4, [PC, #352]
0x24C4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x24C6	0x4D61    LDR	R5, [PC, #388]
0x24C8	0x4C58    LDR	R4, [PC, #352]
0x24CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x24CC	0x4D60    LDR	R5, [PC, #384]
0x24CE	0x4C59    LDR	R4, [PC, #356]
0x24D0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x24D2	0x4D60    LDR	R5, [PC, #384]
0x24D4	0x4C59    LDR	R4, [PC, #356]
0x24D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x24D8	0x9C06    LDR	R4, [SP, #24]
0x24DA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x24DC	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x24DE	0x4C5E    LDR	R4, [PC, #376]
0x24E0	0x45A3    CMP	R11, R4
0x24E2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x24E4	0x2501    MOVS	R5, #1
0x24E6	0xB26D    SXTB	R5, R5
0x24E8	0x4C5C    LDR	R4, [PC, #368]
0x24EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x24EC	0x4D5C    LDR	R5, [PC, #368]
0x24EE	0x4C4D    LDR	R4, [PC, #308]
0x24F0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x24F2	0x4D5C    LDR	R5, [PC, #368]
0x24F4	0x4C4D    LDR	R4, [PC, #308]
0x24F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x24F8	0x4D5B    LDR	R5, [PC, #364]
0x24FA	0x4C4E    LDR	R4, [PC, #312]
0x24FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x24FE	0x4D5B    LDR	R5, [PC, #364]
0x2500	0x4C4E    LDR	R4, [PC, #312]
0x2502	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x2504	0x9C06    LDR	R4, [SP, #24]
0x2506	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x2508	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x250A	0x4C59    LDR	R4, [PC, #356]
0x250C	0x45A3    CMP	R11, R4
0x250E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x2510	0x2501    MOVS	R5, #1
0x2512	0xB26D    SXTB	R5, R5
0x2514	0x4C57    LDR	R4, [PC, #348]
0x2516	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x2518	0x4D57    LDR	R5, [PC, #348]
0x251A	0x4C42    LDR	R4, [PC, #264]
0x251C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x251E	0x4D57    LDR	R5, [PC, #348]
0x2520	0x4C42    LDR	R4, [PC, #264]
0x2522	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x2524	0x4D56    LDR	R5, [PC, #344]
0x2526	0x4C43    LDR	R4, [PC, #268]
0x2528	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x252A	0x4D56    LDR	R5, [PC, #344]
0x252C	0x4C43    LDR	R4, [PC, #268]
0x252E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x2530	0x9C06    LDR	R4, [SP, #24]
0x2532	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x2534	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x2536	0x4C54    LDR	R4, [PC, #336]
0x2538	0x45A3    CMP	R11, R4
0x253A	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x253C	0x2501    MOVS	R5, #1
0x253E	0xB26D    SXTB	R5, R5
0x2540	0x4C52    LDR	R4, [PC, #328]
0x2542	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x2544	0x4D52    LDR	R5, [PC, #328]
0x2546	0x4C37    LDR	R4, [PC, #220]
0x2548	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x254A	0x4D52    LDR	R5, [PC, #328]
0x254C	0x4C37    LDR	R4, [PC, #220]
0x254E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x2550	0x4D51    LDR	R5, [PC, #324]
0x2552	0x4C38    LDR	R4, [PC, #224]
0x2554	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x2556	0x4D51    LDR	R5, [PC, #324]
0x2558	0x4C38    LDR	R4, [PC, #224]
0x255A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x255C	0x9C06    LDR	R4, [SP, #24]
0x255E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x2560	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x2564	0xF8AD0008  STRH	R0, [SP, #8]
0x2568	0x4630    MOV	R0, R6
0x256A	0xF7FEF9D7  BL	_GPIO_Alternate_Function_Enable+0
0x256E	0xF8BD0008  LDRH	R0, [SP, #8]
0x2572	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x2576	0xF10B0510  ADD	R5, R11, #16
0x257A	0x2400    MOVS	R4, #0
0x257C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x257E	0xF10B0510  ADD	R5, R11, #16
0x2582	0x682C    LDR	R4, [R5, #0]
0x2584	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x2586	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x2588	0xF10B050C  ADD	R5, R11, #12
0x258C	0x2400    MOVS	R4, #0
0x258E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x2590	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x2592	0xF4406080  ORR	R0, R0, #1024
0x2596	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x2598	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x259A	0xF10B050C  ADD	R5, R11, #12
0x259E	0x682C    LDR	R4, [R5, #0]
0x25A0	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x25A2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x25A4	0xF10B060C  ADD	R6, R11, #12
0x25A8	0x2501    MOVS	R5, #1
0x25AA	0x6834    LDR	R4, [R6, #0]
0x25AC	0xF365344D  BFI	R4, R5, #13, #1
0x25B0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x25B2	0xF10B060C  ADD	R6, R11, #12
0x25B6	0x2501    MOVS	R5, #1
0x25B8	0x6834    LDR	R4, [R6, #0]
0x25BA	0xF36504C3  BFI	R4, R5, #3, #1
0x25BE	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x25C0	0xF10B060C  ADD	R6, R11, #12
0x25C4	0x2501    MOVS	R5, #1
0x25C6	0x6834    LDR	R4, [R6, #0]
0x25C8	0xF3650482  BFI	R4, R5, #2, #1
0x25CC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x25CE	0xF10B0514  ADD	R5, R11, #20
0x25D2	0x2400    MOVS	R4, #0
0x25D4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x25D6	0x9D03    LDR	R5, [SP, #12]
0x25D8	0x2419    MOVS	R4, #25
0x25DA	0x4365    MULS	R5, R4, R5
0x25DC	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x25E0	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x25E4	0x2464    MOVS	R4, #100
0x25E6	0xFBB7F4F4  UDIV	R4, R7, R4
0x25EA	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x25EC	0x0935    LSRS	R5, R6, #4
0x25EE	0x2464    MOVS	R4, #100
0x25F0	0x436C    MULS	R4, R5, R4
0x25F2	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x25F4	0x0124    LSLS	R4, R4, #4
0x25F6	0xF2040532  ADDW	R5, R4, #50
0x25FA	0x2464    MOVS	R4, #100
0x25FC	0xFBB5F4F4  UDIV	R4, R5, R4
0x2600	0xF004040F  AND	R4, R4, #15
0x2604	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x2608	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x260C	0xB2A4    UXTH	R4, R4
0x260E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x2610	0xF8DDE000  LDR	LR, [SP, #0]
0x2614	0xB009    ADD	SP, SP, #36
0x2616	0x4770    BX	LR
0x2618	0x38004001  	USART1_SR+0
0x261C	0x03384242  	RCC_APB2ENR+0
0x2620	0x02C90000  	_UART1_Write+0
0x2624	0x00302000  	_UART_Wr_Ptr+0
0x2628	0xFFFFFFFF  	_UART1_Read+0
0x262C	0x00342000  	_UART_Rd_Ptr+0
0x2630	0xFFFFFFFF  	_UART1_Data_Ready+0
0x2634	0x00382000  	_UART_Rdy_Ptr+0
0x2638	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x263C	0x003C2000  	_UART_Tx_Idle_Ptr+0
0x2640	0x44004000  	USART2_SR+0
0x2644	0x03C44242  	RCC_APB1ENR+0
0x2648	0x02E50000  	_UART2_Write+0
0x264C	0xFFFFFFFF  	_UART2_Read+0
0x2650	0xFFFFFFFF  	_UART2_Data_Ready+0
0x2654	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x2658	0x48004000  	USART3_SR+0
0x265C	0x03C84242  	RCC_APB1ENR+0
0x2660	0x0A490000  	_UART3_Write+0
0x2664	0xFFFFFFFF  	_UART3_Read+0
0x2668	0xFFFFFFFF  	_UART3_Data_Ready+0
0x266C	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x2670	0x4C004000  	UART4_SR+0
0x2674	0x03CC4242  	RCC_APB1ENR+0
0x2678	0x0A2D0000  	_UART4_Write+0
0x267C	0xFFFFFFFF  	_UART4_Read+0
0x2680	0xFFFFFFFF  	_UART4_Data_Ready+0
0x2684	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x2688	0x50004000  	UART5_SR+0
0x268C	0x03D04242  	RCC_APB1ENR+0
0x2690	0x07450000  	_UART5_Write+0
0x2694	0xFFFFFFFF  	_UART5_Read+0
0x2698	0xFFFFFFFF  	_UART5_Data_Ready+0
0x269C	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 443 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0A64	0xB082    SUB	SP, SP, #8
0x0A66	0xF8CDE000  STR	LR, [SP, #0]
0x0A6A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 446 :: 		
0x0A6C	0x4619    MOV	R1, R3
0x0A6E	0x9101    STR	R1, [SP, #4]
0x0A70	0xF7FFFBBA  BL	_Get_Fosc_kHz+0
0x0A74	0xF24031E8  MOVW	R1, #1000
0x0A78	0xFB00F201  MUL	R2, R0, R1
0x0A7C	0x9901    LDR	R1, [SP, #4]
0x0A7E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 449 :: 		
0x0A80	0x491F    LDR	R1, [PC, #124]
0x0A82	0x7809    LDRB	R1, [R1, #0]
0x0A84	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0A88	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 450 :: 		
0x0A8A	0x491E    LDR	R1, [PC, #120]
0x0A8C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0A8E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0A90	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 452 :: 		
0x0A92	0x1D1A    ADDS	R2, R3, #4
0x0A94	0x6819    LDR	R1, [R3, #0]
0x0A96	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0A98	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 454 :: 		
0x0A9A	0x4919    LDR	R1, [PC, #100]
0x0A9C	0x8809    LDRH	R1, [R1, #0]
0x0A9E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0AA2	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 455 :: 		
0x0AA4	0x4917    LDR	R1, [PC, #92]
0x0AA6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0AA8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0AAA	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 457 :: 		
0x0AAC	0xF2030208  ADDW	R2, R3, #8
0x0AB0	0x1D19    ADDS	R1, R3, #4
0x0AB2	0x6809    LDR	R1, [R1, #0]
0x0AB4	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0AB6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 459 :: 		
0x0AB8	0x4911    LDR	R1, [PC, #68]
0x0ABA	0x8809    LDRH	R1, [R1, #0]
0x0ABC	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0AC0	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 460 :: 		
0x0AC2	0x4910    LDR	R1, [PC, #64]
0x0AC4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0AC6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0AC8	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 462 :: 		
0x0ACA	0xF203020C  ADDW	R2, R3, #12
0x0ACE	0x1D19    ADDS	R1, R3, #4
0x0AD0	0x6809    LDR	R1, [R1, #0]
0x0AD2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0AD4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 464 :: 		
0x0AD6	0x490A    LDR	R1, [PC, #40]
0x0AD8	0x8809    LDRH	R1, [R1, #0]
0x0ADA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x0ADE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 465 :: 		
0x0AE0	0x4909    LDR	R1, [PC, #36]
0x0AE2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0AE4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0AE6	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 467 :: 		
0x0AE8	0xF2030210  ADDW	R2, R3, #16
0x0AEC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0AF0	0x6809    LDR	R1, [R1, #0]
0x0AF2	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0AF6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
L_end_RCC_GetClocksFrequency:
0x0AF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0AFC	0xB002    ADD	SP, SP, #8
0x0AFE	0x4770    BX	LR
0x0B00	0x10044002  	RCC_CFGRbits+0
0x0B04	0x31120000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0B08	0x20EC0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x01E8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01EA	0x4802    LDR	R0, [PC, #8]
0x01EC	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01EE	0xB001    ADD	SP, SP, #4
0x01F0	0x4770    BX	LR
0x01F2	0xBF00    NOP
0x01F4	0x002C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x091C	0xB081    SUB	SP, SP, #4
0x091E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0922	0x2201    MOVS	R2, #1
0x0924	0xB252    SXTB	R2, R2
0x0926	0x493E    LDR	R1, [PC, #248]
0x0928	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x092A	0xF2000168  ADDW	R1, R0, #104
0x092E	0x680B    LDR	R3, [R1, #0]
0x0930	0xF06F6100  MVN	R1, #134217728
0x0934	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0938	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x093A	0xF0036100  AND	R1, R3, #134217728
0x093E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0940	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0942	0xF0024100  AND	R1, R2, #-2147483648
0x0946	0xF1B14F00  CMP	R1, #-2147483648
0x094A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x094C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x094E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0950	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0952	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0954	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0956	0xF4042170  AND	R1, R4, #983040
0x095A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x095C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x095E	0xF64F71FF  MOVW	R1, #65535
0x0962	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0966	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0968	0xF4041140  AND	R1, R4, #3145728
0x096C	0xF5B11F40  CMP	R1, #3145728
0x0970	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0972	0xF06F6170  MVN	R1, #251658240
0x0976	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x097A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x097C	0x492A    LDR	R1, [PC, #168]
0x097E	0x680A    LDR	R2, [R1, #0]
0x0980	0xF06F6170  MVN	R1, #251658240
0x0984	0x400A    ANDS	R2, R1
0x0986	0x4928    LDR	R1, [PC, #160]
0x0988	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x098A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x098C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x098E	0xF4041180  AND	R1, R4, #1048576
0x0992	0xF5B11F80  CMP	R1, #1048576
0x0996	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0998	0xF04F0103  MOV	R1, #3
0x099C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x099E	0x43C9    MVN	R1, R1
0x09A0	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x09A4	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x09A8	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x09AA	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x09AC	0x0D61    LSRS	R1, R4, #21
0x09AE	0x0109    LSLS	R1, R1, #4
0x09B0	0xFA05F101  LSL	R1, R5, R1
0x09B4	0x43C9    MVN	R1, R1
0x09B6	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x09B8	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x09BC	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x09BE	0x0D61    LSRS	R1, R4, #21
0x09C0	0x0109    LSLS	R1, R1, #4
0x09C2	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x09C6	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x09C8	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x09CA	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x09CE	0xF1B14F00  CMP	R1, #-2147483648
0x09D2	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x09D4	0x4913    LDR	R1, [PC, #76]
0x09D6	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x09D8	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x09DA	0x4913    LDR	R1, [PC, #76]
0x09DC	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x09DE	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x09E2	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x09E4	0xEA4F018A  LSL	R1, R10, #2
0x09E8	0xEB090101  ADD	R1, R9, R1, LSL #0
0x09EC	0x6809    LDR	R1, [R1, #0]
0x09EE	0xF1B13FFF  CMP	R1, #-1
0x09F2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x09F4	0xF1090134  ADD	R1, R9, #52
0x09F8	0xEA4F038A  LSL	R3, R10, #2
0x09FC	0x18C9    ADDS	R1, R1, R3
0x09FE	0x6809    LDR	R1, [R1, #0]
0x0A00	0x460A    MOV	R2, R1
0x0A02	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0A06	0x6809    LDR	R1, [R1, #0]
0x0A08	0x4608    MOV	R0, R1
0x0A0A	0x4611    MOV	R1, R2
0x0A0C	0xF7FFFBA0  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0A10	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0A14	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0A16	0xF8DDE000  LDR	LR, [SP, #0]
0x0A1A	0xB001    ADD	SP, SP, #4
0x0A1C	0x4770    BX	LR
0x0A1E	0xBF00    NOP
0x0A20	0x03004242  	RCC_APB2ENRbits+0
0x0A24	0x001C4001  	AFIO_MAPR2+0
0x0A28	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0150	0xB083    SUB	SP, SP, #12
0x0152	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0156	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x015A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x015C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x015E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0162	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0164	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0166	0x4A19    LDR	R2, [PC, #100]
0x0168	0x9202    STR	R2, [SP, #8]
0x016A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x016C	0x4A18    LDR	R2, [PC, #96]
0x016E	0x9202    STR	R2, [SP, #8]
0x0170	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0172	0x4A18    LDR	R2, [PC, #96]
0x0174	0x9202    STR	R2, [SP, #8]
0x0176	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0178	0x4A17    LDR	R2, [PC, #92]
0x017A	0x9202    STR	R2, [SP, #8]
0x017C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x017E	0x4A17    LDR	R2, [PC, #92]
0x0180	0x9202    STR	R2, [SP, #8]
0x0182	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0184	0x4A16    LDR	R2, [PC, #88]
0x0186	0x9202    STR	R2, [SP, #8]
0x0188	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x018A	0x4A16    LDR	R2, [PC, #88]
0x018C	0x9202    STR	R2, [SP, #8]
0x018E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0190	0x2800    CMP	R0, #0
0x0192	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0194	0x2801    CMP	R0, #1
0x0196	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0198	0x2802    CMP	R0, #2
0x019A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x019C	0x2803    CMP	R0, #3
0x019E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01A0	0x2804    CMP	R0, #4
0x01A2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01A4	0x2805    CMP	R0, #5
0x01A6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01A8	0x2806    CMP	R0, #6
0x01AA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01AC	0x2201    MOVS	R2, #1
0x01AE	0xB212    SXTH	R2, R2
0x01B0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01B2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01B6	0x9802    LDR	R0, [SP, #8]
0x01B8	0x460A    MOV	R2, R1
0x01BA	0xF8BD1004  LDRH	R1, [SP, #4]
0x01BE	0xF002F853  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01C2	0xF8DDE000  LDR	LR, [SP, #0]
0x01C6	0xB003    ADD	SP, SP, #12
0x01C8	0x4770    BX	LR
0x01CA	0xBF00    NOP
0x01CC	0x08004001  	#1073809408
0x01D0	0x0C004001  	#1073810432
0x01D4	0x10004001  	#1073811456
0x01D8	0x14004001  	#1073812480
0x01DC	0x18004001  	#1073813504
0x01E0	0x1C004001  	#1073814528
0x01E4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x291C	0xB081    SUB	SP, SP, #4
0x291E	0xF8CDE000  STR	LR, [SP, #0]
0x2922	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x2926	0xF3C90100  UBFX	R1, R9, #0, #1
0x292A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x292C	0xF2400101  MOVW	R1, #1
0x2930	0x483F    LDR	R0, [PC, #252]
0x2932	0xF000F8D3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x2936	0xF3C90140  UBFX	R1, R9, #1, #1
0x293A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x293C	0xF2400102  MOVW	R1, #2
0x2940	0x483B    LDR	R0, [PC, #236]
0x2942	0xF000F8CB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x2946	0xF3C90180  UBFX	R1, R9, #2, #1
0x294A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x294C	0xF2400104  MOVW	R1, #4
0x2950	0x4837    LDR	R0, [PC, #220]
0x2952	0xF000F8C3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x2956	0xF3C901C0  UBFX	R1, R9, #3, #1
0x295A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x295C	0xF2400108  MOVW	R1, #8
0x2960	0x4833    LDR	R0, [PC, #204]
0x2962	0xF000F8BB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x2966	0xF3C91100  UBFX	R1, R9, #4, #1
0x296A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x296C	0xF2400110  MOVW	R1, #16
0x2970	0x482F    LDR	R0, [PC, #188]
0x2972	0xF000F8B3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x2976	0xF3C91140  UBFX	R1, R9, #5, #1
0x297A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x297C	0xF2400120  MOVW	R1, #32
0x2980	0x482B    LDR	R0, [PC, #172]
0x2982	0xF000F8AB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x2986	0xF3C91180  UBFX	R1, R9, #6, #1
0x298A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x298C	0xF2400140  MOVW	R1, #64
0x2990	0x4827    LDR	R0, [PC, #156]
0x2992	0xF000F8A3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x2996	0xF3C911C0  UBFX	R1, R9, #7, #1
0x299A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x299C	0xF2400180  MOVW	R1, #128
0x29A0	0x4823    LDR	R0, [PC, #140]
0x29A2	0xF000F89B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x29A6	0xF3C92100  UBFX	R1, R9, #8, #1
0x29AA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x29AC	0xF2400101  MOVW	R1, #1
0x29B0	0x4820    LDR	R0, [PC, #128]
0x29B2	0xF000F893  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x29B6	0xF3C92140  UBFX	R1, R9, #9, #1
0x29BA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x29BC	0xF2400102  MOVW	R1, #2
0x29C0	0x481C    LDR	R0, [PC, #112]
0x29C2	0xF000F88B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x29C6	0xF3C92180  UBFX	R1, R9, #10, #1
0x29CA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x29CC	0xF2400101  MOVW	R1, #1
0x29D0	0x4819    LDR	R0, [PC, #100]
0x29D2	0xF000F883  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x29D6	0xF3C921C0  UBFX	R1, R9, #11, #1
0x29DA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x29DC	0xF2400102  MOVW	R1, #2
0x29E0	0x4815    LDR	R0, [PC, #84]
0x29E2	0xF000F87B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x29E6	0xF3C93100  UBFX	R1, R9, #12, #1
0x29EA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x29EC	0xF2400104  MOVW	R1, #4
0x29F0	0x4811    LDR	R0, [PC, #68]
0x29F2	0xF000F873  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x29F6	0xF3C93140  UBFX	R1, R9, #13, #1
0x29FA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x29FC	0xF2400108  MOVW	R1, #8
0x2A00	0x480D    LDR	R0, [PC, #52]
0x2A02	0xF000F86B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x2A06	0xF3C93180  UBFX	R1, R9, #14, #1
0x2A0A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x2A0C	0xF2400110  MOVW	R1, #16
0x2A10	0x4809    LDR	R0, [PC, #36]
0x2A12	0xF000F863  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x2A16	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x2A1A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x2A1C	0xF2400120  MOVW	R1, #32
0x2A20	0x4805    LDR	R0, [PC, #20]
0x2A22	0xF000F85B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x2A26	0xF8DDE000  LDR	LR, [SP, #0]
0x2A2A	0xB001    ADD	SP, SP, #4
0x2A2C	0x4770    BX	LR
0x2A2E	0xBF00    NOP
0x2A30	0x08004001  	GPIOA_BASE+0
0x2A34	0x0C004001  	GPIOB_BASE+0
0x2A38	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x2A3C	0xB081    SUB	SP, SP, #4
0x2A3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x2A42	0x4907    LDR	R1, [PC, #28]
0x2A44	0x4807    LDR	R0, [PC, #28]
0x2A46	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x2A48	0x2101    MOVS	R1, #1
0x2A4A	0xB249    SXTB	R1, R1
0x2A4C	0x4806    LDR	R0, [PC, #24]
0x2A4E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x2A50	0x4806    LDR	R0, [PC, #24]
0x2A52	0xF7FFFB75  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x2A56	0xF8DDE000  LDR	LR, [SP, #0]
0x2A5A	0xB001    ADD	SP, SP, #4
0x2A5C	0x4770    BX	LR
0x2A5E	0xBF00    NOP
0x2A60	0x2B5D0000  	_ADC1_Get_Sample+0
0x2A64	0x00282000  	_ADC_Get_Sample_Ptr+0
0x2A68	0x03244242  	RCC_APB2ENRbits+0
0x2A6C	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x2140	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x2142	0x1D03    ADDS	R3, R0, #4
0x2144	0x681A    LDR	R2, [R3, #0]
0x2146	0x4946    LDR	R1, [PC, #280]
0x2148	0xEA020101  AND	R1, R2, R1, LSL #0
0x214C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x214E	0xF2000308  ADDW	R3, R0, #8
0x2152	0x681A    LDR	R2, [R3, #0]
0x2154	0x4943    LDR	R1, [PC, #268]
0x2156	0xEA020101  AND	R1, R2, R1, LSL #0
0x215A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x215C	0x1D03    ADDS	R3, R0, #4
0x215E	0x2200    MOVS	R2, #0
0x2160	0x6819    LDR	R1, [R3, #0]
0x2162	0xF3624110  BFI	R1, R2, #16, #1
0x2166	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x2168	0x1D03    ADDS	R3, R0, #4
0x216A	0x2200    MOVS	R2, #0
0x216C	0x6819    LDR	R1, [R3, #0]
0x216E	0xF3624151  BFI	R1, R2, #17, #1
0x2172	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x2174	0x1D03    ADDS	R3, R0, #4
0x2176	0x2200    MOVS	R2, #0
0x2178	0x6819    LDR	R1, [R3, #0]
0x217A	0xF3624192  BFI	R1, R2, #18, #1
0x217E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x2180	0x1D03    ADDS	R3, R0, #4
0x2182	0x2200    MOVS	R2, #0
0x2184	0x6819    LDR	R1, [R3, #0]
0x2186	0xF36241D3  BFI	R1, R2, #19, #1
0x218A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x218C	0x1D03    ADDS	R3, R0, #4
0x218E	0x2200    MOVS	R2, #0
0x2190	0x6819    LDR	R1, [R3, #0]
0x2192	0xF3622108  BFI	R1, R2, #8, #1
0x2196	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x2198	0xF2000308  ADDW	R3, R0, #8
0x219C	0x2200    MOVS	R2, #0
0x219E	0x6819    LDR	R1, [R3, #0]
0x21A0	0xF3620141  BFI	R1, R2, #1, #1
0x21A4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x21A6	0xF2000308  ADDW	R3, R0, #8
0x21AA	0x2200    MOVS	R2, #0
0x21AC	0x6819    LDR	R1, [R3, #0]
0x21AE	0xF36221CB  BFI	R1, R2, #11, #1
0x21B2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x21B4	0xF2000308  ADDW	R3, R0, #8
0x21B8	0x2201    MOVS	R2, #1
0x21BA	0x6819    LDR	R1, [R3, #0]
0x21BC	0xF3624151  BFI	R1, R2, #17, #1
0x21C0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x21C2	0xF2000308  ADDW	R3, R0, #8
0x21C6	0x2201    MOVS	R2, #1
0x21C8	0x6819    LDR	R1, [R3, #0]
0x21CA	0xF3624192  BFI	R1, R2, #18, #1
0x21CE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x21D0	0xF2000308  ADDW	R3, R0, #8
0x21D4	0x2201    MOVS	R2, #1
0x21D6	0x6819    LDR	R1, [R3, #0]
0x21D8	0xF36241D3  BFI	R1, R2, #19, #1
0x21DC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x21DE	0xF200032C  ADDW	R3, R0, #44
0x21E2	0x2200    MOVS	R2, #0
0x21E4	0x6819    LDR	R1, [R3, #0]
0x21E6	0xF3625114  BFI	R1, R2, #20, #1
0x21EA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x21EC	0xF200032C  ADDW	R3, R0, #44
0x21F0	0x2200    MOVS	R2, #0
0x21F2	0x6819    LDR	R1, [R3, #0]
0x21F4	0xF3625155  BFI	R1, R2, #21, #1
0x21F8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x21FA	0xF200032C  ADDW	R3, R0, #44
0x21FE	0x2200    MOVS	R2, #0
0x2200	0x6819    LDR	R1, [R3, #0]
0x2202	0xF3625196  BFI	R1, R2, #22, #1
0x2206	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x2208	0xF200032C  ADDW	R3, R0, #44
0x220C	0x2200    MOVS	R2, #0
0x220E	0x6819    LDR	R1, [R3, #0]
0x2210	0xF36251D7  BFI	R1, R2, #23, #1
0x2214	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x2216	0xF2000308  ADDW	R3, R0, #8
0x221A	0x2201    MOVS	R2, #1
0x221C	0x6819    LDR	R1, [R3, #0]
0x221E	0xF3620100  BFI	R1, R2, #0, #1
0x2222	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x2224	0xF2000308  ADDW	R3, R0, #8
0x2228	0x2201    MOVS	R2, #1
0x222A	0x6819    LDR	R1, [R3, #0]
0x222C	0xF36201C3  BFI	R1, R2, #3, #1
0x2230	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x2232	0xF2000108  ADDW	R1, R0, #8
0x2236	0x680A    LDR	R2, [R1, #0]
0x2238	0xF3C201C0  UBFX	R1, R2, #3, #1
0x223C	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x223E	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x2240	0xF2000308  ADDW	R3, R0, #8
0x2244	0x2201    MOVS	R2, #1
0x2246	0x6819    LDR	R1, [R3, #0]
0x2248	0xF3620182  BFI	R1, R2, #2, #1
0x224C	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x224E	0xF2000108  ADDW	R1, R0, #8
0x2252	0x680A    LDR	R2, [R1, #0]
0x2254	0xF3C20180  UBFX	R1, R2, #2, #1
0x2258	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x225A	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x225C	0xB001    ADD	SP, SP, #4
0x225E	0x4770    BX	LR
0x2260	0xFEFFFFF0  	#-983297
0x2264	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x2A70	0xB082    SUB	SP, SP, #8
0x2A72	0xF8CDE000  STR	LR, [SP, #0]
0x2A76	0x460D    MOV	R5, R1
0x2A78	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x2A7A	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x2A7E	0x2401    MOVS	R4, #1
0x2A80	0xB224    SXTH	R4, R4
0x2A82	0x40AC    LSLS	R4, R5
0x2A84	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x2A86	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x2A88	0x6804    LDR	R4, [R0, #0]
0x2A8A	0x402C    ANDS	R4, R5
0x2A8C	0x2C00    CMP	R4, #0
0x2A8E	0xF2400400  MOVW	R4, #0
0x2A92	0xD100    BNE	L__Button7
0x2A94	0x2401    MOVS	R4, #1
L__Button7:
0x2A96	0xB2E4    UXTB	R4, R4
0x2A98	0x405C    EORS	R4, R3
0x2A9A	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x2A9C	0x9501    STR	R5, [SP, #4]
0x2A9E	0x460D    MOV	R5, R1
0x2AA0	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x2AA2	0x2D00    CMP	R5, #0
0x2AA4	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x2AA6	0xF7FFFB23  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x2AAA	0xF7FFFB21  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x2AAE	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x2AB0	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x2AB2	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x2AB4	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x2AB6	0x2C00    CMP	R4, #0
0x2AB8	0xF2400400  MOVW	R4, #0
0x2ABC	0xD100    BNE	L__Button8
0x2ABE	0x2401    MOVS	R4, #1
L__Button8:
0x2AC0	0xB2E4    UXTB	R4, R4
0x2AC2	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x2AC4	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x2AC6	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x2AC8	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x2ACA	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x2ACC	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x2ACE	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x2AD0	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x2AD2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AD6	0xB002    ADD	SP, SP, #8
0x2AD8	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
0x20F0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x20F2	0xF2417757  MOVW	R7, #5975
0x20F6	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x20FA	0x1E7F    SUBS	R7, R7, #1
0x20FC	0xD1FD    BNE	L_Delay_500us10
0x20FE	0xBF00    NOP
0x2100	0xBF00    NOP
0x2102	0xBF00    NOP
0x2104	0xBF00    NOP
0x2106	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x2108	0xB001    ADD	SP, SP, #4
0x210A	0x4770    BX	LR
; end of _Delay_500us
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x2B40	0xB081    SUB	SP, SP, #4
0x2B42	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x2B46	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x2B48	0x4803    LDR	R0, [PC, #12]
0x2B4A	0xF7FFFADF  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x2B4E	0xF8DDE000  LDR	LR, [SP, #0]
0x2B52	0xB001    ADD	SP, SP, #4
0x2B54	0x4770    BX	LR
0x2B56	0xBF00    NOP
0x2B58	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x210C	0xB081    SUB	SP, SP, #4
0x210E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x2112	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x2114	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x2116	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x2118	0x4605    MOV	R5, R0
0x211A	0xB2D8    UXTB	R0, R3
0x211C	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x211E	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x2120	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x2122	0x4628    MOV	R0, R5
0x2124	0xF7FEFACE  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x2128	0x1C72    ADDS	R2, R6, #1
0x212A	0xB2D2    UXTB	R2, R2
0x212C	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x212E	0x18A2    ADDS	R2, R4, R2
0x2130	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x2132	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x2134	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x2136	0xF8DDE000  LDR	LR, [SP, #0]
0x213A	0xB001    ADD	SP, SP, #4
0x213C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x06C4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x06C6	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x06CA	0x4601    MOV	R1, R0
0x06CC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x06D0	0x680B    LDR	R3, [R1, #0]
0x06D2	0xF3C312C0  UBFX	R2, R3, #7, #1
0x06D6	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x06D8	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x06DA	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x06DC	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x06DE	0xB001    ADD	SP, SP, #4
0x06E0	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_InitTimer2:
;ekg_firmware.c, 5 :: 		void InitTimer2(){
0x2C1C	0xB081    SUB	SP, SP, #4
0x2C1E	0xF8CDE000  STR	LR, [SP, #0]
;ekg_firmware.c, 6 :: 		RCC_APB1ENR.TIM2EN = 1;
0x2C22	0x2101    MOVS	R1, #1
0x2C24	0xB249    SXTB	R1, R1
0x2C26	0x480D    LDR	R0, [PC, #52]
0x2C28	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 7 :: 		TIM2_CR1.CEN = 0;
0x2C2A	0x2100    MOVS	R1, #0
0x2C2C	0xB249    SXTB	R1, R1
0x2C2E	0x480C    LDR	R0, [PC, #48]
0x2C30	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 8 :: 		TIM2_PSC = 5;
0x2C32	0x2105    MOVS	R1, #5
0x2C34	0x480B    LDR	R0, [PC, #44]
0x2C36	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 9 :: 		TIM2_ARR = 54599;
0x2C38	0xF24D5147  MOVW	R1, #54599
0x2C3C	0x480A    LDR	R0, [PC, #40]
0x2C3E	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 10 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x2C40	0xF240002C  MOVW	R0, #44
0x2C44	0xF7FFFD84  BL	_NVIC_IntEnable+0
;ekg_firmware.c, 11 :: 		TIM2_DIER.UIE = 1;
0x2C48	0x2101    MOVS	R1, #1
0x2C4A	0xB249    SXTB	R1, R1
0x2C4C	0x4807    LDR	R0, [PC, #28]
0x2C4E	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 12 :: 		TIM2_CR1.CEN = 1;
0x2C50	0x4803    LDR	R0, [PC, #12]
0x2C52	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 13 :: 		}
L_end_InitTimer2:
0x2C54	0xF8DDE000  LDR	LR, [SP, #0]
0x2C58	0xB001    ADD	SP, SP, #4
0x2C5A	0x4770    BX	LR
0x2C5C	0x03804242  	RCC_APB1ENR+0
0x2C60	0x00004200  	TIM2_CR1+0
0x2C64	0x00284000  	TIM2_PSC+0
0x2C68	0x002C4000  	TIM2_ARR+0
0x2C6C	0x01804200  	TIM2_DIER+0
; end of _InitTimer2
_NVIC_IntEnable:
;__Lib_System_105_107.c, 155 :: 		
; ivt start address is: 0 (R0)
0x2750	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 167 :: 		
0x2752	0x2804    CMP	R0, #4
0x2754	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 172 :: 		
0x2756	0x4919    LDR	R1, [PC, #100]
0x2758	0x6809    LDR	R1, [R1, #0]
0x275A	0xF4413280  ORR	R2, R1, #65536
0x275E	0x4917    LDR	R1, [PC, #92]
0x2760	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 173 :: 		
0x2762	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 174 :: 		
; ivt start address is: 0 (R0)
0x2764	0x2805    CMP	R0, #5
0x2766	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 179 :: 		
0x2768	0x4914    LDR	R1, [PC, #80]
0x276A	0x6809    LDR	R1, [R1, #0]
0x276C	0xF4413200  ORR	R2, R1, #131072
0x2770	0x4912    LDR	R1, [PC, #72]
0x2772	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 180 :: 		
0x2774	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 181 :: 		
; ivt start address is: 0 (R0)
0x2776	0x2806    CMP	R0, #6
0x2778	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 186 :: 		
0x277A	0x4910    LDR	R1, [PC, #64]
0x277C	0x6809    LDR	R1, [R1, #0]
0x277E	0xF4412280  ORR	R2, R1, #262144
0x2782	0x490E    LDR	R1, [PC, #56]
0x2784	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 187 :: 		
0x2786	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 188 :: 		
; ivt start address is: 0 (R0)
0x2788	0x280F    CMP	R0, #15
0x278A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 193 :: 		
0x278C	0x490C    LDR	R1, [PC, #48]
0x278E	0x6809    LDR	R1, [R1, #0]
0x2790	0xF0410202  ORR	R2, R1, #2
0x2794	0x490A    LDR	R1, [PC, #40]
0x2796	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 194 :: 		
0x2798	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 195 :: 		
; ivt start address is: 0 (R0)
0x279A	0x2810    CMP	R0, #16
0x279C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 200 :: 		
0x279E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x27A2	0x0961    LSRS	R1, R4, #5
0x27A4	0x008A    LSLS	R2, R1, #2
0x27A6	0x4907    LDR	R1, [PC, #28]
0x27A8	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 201 :: 		
0x27AA	0xF004021F  AND	R2, R4, #31
0x27AE	0xF04F0101  MOV	R1, #1
0x27B2	0x4091    LSLS	R1, R2
0x27B4	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 203 :: 		
L_end_NVIC_IntEnable:
0x27B6	0xB001    ADD	SP, SP, #4
0x27B8	0x4770    BX	LR
0x27BA	0xBF00    NOP
0x27BC	0xED24E000  	SCB_SHCRS+0
0x27C0	0xE010E000  	STK_CTRL+0
0x27C4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_105_107.c, 106 :: 		
0x2C70	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 109 :: 		
0x2C72	0xF3EF8C10  MRS	R12, #16
0x2C76	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_105_107.c, 110 :: 		
0x2C78	0xB662    CPSIE	i
;__Lib_System_105_107.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_105_107.c, 113 :: 		
L_end_EnableInterrupts:
0x2C7A	0xB001    ADD	SP, SP, #4
0x2C7C	0x4770    BX	LR
; end of _EnableInterrupts
_DisableInterrupts:
;__Lib_System_105_107.c, 126 :: 		
0x2C80	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 129 :: 		
0x2C82	0xF3EF8C10  MRS	R12, #16
0x2C86	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_105_107.c, 130 :: 		
0x2C88	0xB672    CPSID	i
;__Lib_System_105_107.c, 132 :: 		
; result end address is: 0 (R0)
;__Lib_System_105_107.c, 133 :: 		
L_end_DisableInterrupts:
0x2C8A	0xB001    ADD	SP, SP, #4
0x2C8C	0x4770    BX	LR
; end of _DisableInterrupts
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 136 :: 		
; channel start address is: 0 (R0)
0x2B5C	0xB081    SUB	SP, SP, #4
0x2B5E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 137 :: 		
0x2B62	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x2B64	0x4803    LDR	R0, [PC, #12]
0x2B66	0xF7FFFDA7  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x2B6A	0xF8DDE000  LDR	LR, [SP, #0]
0x2B6E	0xB001    ADD	SP, SP, #4
0x2B70	0x4770    BX	LR
0x2B72	0xBF00    NOP
0x2B74	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x26B8	0xB081    SUB	SP, SP, #4
0x26BA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_16ch.c, 123 :: 		
0x26BE	0xF2000434  ADDW	R4, R0, #52
0x26C2	0x090A    LSRS	R2, R1, #4
0x26C4	0xB292    UXTH	R2, R2
0x26C6	0xB293    UXTH	R3, R2
0x26C8	0x6822    LDR	R2, [R4, #0]
0x26CA	0xF3631204  BFI	R2, R3, #4, #1
0x26CE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 124 :: 		
0x26D0	0xF2000434  ADDW	R4, R0, #52
0x26D4	0x08CA    LSRS	R2, R1, #3
0x26D6	0xB292    UXTH	R2, R2
0x26D8	0xB293    UXTH	R3, R2
0x26DA	0x6822    LDR	R2, [R4, #0]
0x26DC	0xF36302C3  BFI	R2, R3, #3, #1
0x26E0	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 125 :: 		
0x26E2	0xF2000434  ADDW	R4, R0, #52
0x26E6	0x088A    LSRS	R2, R1, #2
0x26E8	0xB292    UXTH	R2, R2
0x26EA	0xB293    UXTH	R3, R2
0x26EC	0x6822    LDR	R2, [R4, #0]
0x26EE	0xF3630282  BFI	R2, R3, #2, #1
0x26F2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 126 :: 		
0x26F4	0xF2000434  ADDW	R4, R0, #52
0x26F8	0x084A    LSRS	R2, R1, #1
0x26FA	0xB292    UXTH	R2, R2
0x26FC	0xB293    UXTH	R3, R2
0x26FE	0x6822    LDR	R2, [R4, #0]
0x2700	0xF3630241  BFI	R2, R3, #1, #1
0x2704	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 127 :: 		
0x2706	0xF2000434  ADDW	R4, R0, #52
0x270A	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x270C	0x6822    LDR	R2, [R4, #0]
0x270E	0xF3630200  BFI	R2, R3, #0, #1
0x2712	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 128 :: 		
0x2714	0xF2000408  ADDW	R4, R0, #8
0x2718	0x2301    MOVS	R3, #1
0x271A	0x6822    LDR	R2, [R4, #0]
0x271C	0xF3630200  BFI	R2, R3, #0, #1
0x2720	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 129 :: 		
0x2722	0xF2000408  ADDW	R4, R0, #8
0x2726	0x2301    MOVS	R3, #1
0x2728	0x6822    LDR	R2, [R4, #0]
0x272A	0xF3635296  BFI	R2, R3, #22, #1
0x272E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 130 :: 		
0x2730	0xF7FDFF86  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20:
; base start address is: 0 (R0)
0x2734	0x6803    LDR	R3, [R0, #0]
0x2736	0xF3C30240  UBFX	R2, R3, #1, #1
0x273A	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21
0x273C	0xE7FA    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_12_32F10x_16ch.c, 132 :: 		
0x273E	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x2742	0x6812    LDR	R2, [R2, #0]
0x2744	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x2746	0xF8DDE000  LDR	LR, [SP, #0]
0x274A	0xB001    ADD	SP, SP, #4
0x274C	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x0640	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0642	0xF240070B  MOVW	R7, #11
0x0646	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x064A	0x1E7F    SUBS	R7, R7, #1
0x064C	0xD1FD    BNE	L_Delay_1us0
0x064E	0xBF00    NOP
0x0650	0xBF00    NOP
0x0652	0xBF00    NOP
0x0654	0xBF00    NOP
0x0656	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0658	0xB001    ADD	SP, SP, #4
0x065A	0x4770    BX	LR
; end of _Delay_1us
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2B78	0xB081    SUB	SP, SP, #4
0x2B7A	0xF8CDE000  STR	LR, [SP, #0]
0x2B7E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x2B80	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x2B82	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x2B84	0x2800    CMP	R0, #0
0x2B86	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x2B88	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x2B8A	0x4240    RSBS	R0, R0, #0
0x2B8C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x2B8E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x2B90	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x2B92	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x2B94	0xB298    UXTH	R0, R3
0x2B96	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x2B98	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x2B9A	0xF7FFFA7F  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x2B9E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x2BA0	0x4634    MOV	R4, R6
0x2BA2	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x2BA4	0x2900    CMP	R1, #0
0x2BA6	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x2BA8	0x1863    ADDS	R3, R4, R1
0x2BAA	0x1E4A    SUBS	R2, R1, #1
0x2BAC	0xB292    UXTH	R2, R2
0x2BAE	0x18A2    ADDS	R2, R4, R2
0x2BB0	0x7812    LDRB	R2, [R2, #0]
0x2BB2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x2BB4	0x1E49    SUBS	R1, R1, #1
0x2BB6	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x2BB8	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x2BBA	0x2220    MOVS	R2, #32
0x2BBC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x2BBE	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x2BC0	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x2BC2	0xB281    UXTH	R1, R0
0x2BC4	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x2BC6	0x1842    ADDS	R2, R0, R1
0x2BC8	0x7812    LDRB	R2, [R2, #0]
0x2BCA	0x2A20    CMP	R2, #32
0x2BCC	0xD102    BNE	L_IntToStr42
0x2BCE	0x1C49    ADDS	R1, R1, #1
0x2BD0	0xB289    UXTH	R1, R1
0x2BD2	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x2BD4	0x1E4A    SUBS	R2, R1, #1
0x2BD6	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x2BD8	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x2BDA	0x222D    MOVS	R2, #45
0x2BDC	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x2BDE	0xF8DDE000  LDR	LR, [SP, #0]
0x2BE2	0xB001    ADD	SP, SP, #4
0x2BE4	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x209C	0xB081    SUB	SP, SP, #4
0x209E	0x460A    MOV	R2, R1
0x20A0	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x20A2	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x20A4	0xB28D    UXTH	R5, R1
0x20A6	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x20A8	0x2805    CMP	R0, #5
0x20AA	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x20AC	0x180B    ADDS	R3, R1, R0
0x20AE	0x2220    MOVS	R2, #32
0x20B0	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x20B2	0x1C40    ADDS	R0, R0, #1
0x20B4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x20B6	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x20B8	0x180B    ADDS	R3, R1, R0
0x20BA	0x2200    MOVS	R2, #0
0x20BC	0x701A    STRB	R2, [R3, #0]
0x20BE	0x1E40    SUBS	R0, R0, #1
0x20C0	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x20C2	0x180C    ADDS	R4, R1, R0
0x20C4	0x230A    MOVS	R3, #10
0x20C6	0xFBB5F2F3  UDIV	R2, R5, R3
0x20CA	0xFB035212  MLS	R2, R3, R2, R5
0x20CE	0xB292    UXTH	R2, R2
0x20D0	0x3230    ADDS	R2, #48
0x20D2	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x20D4	0x220A    MOVS	R2, #10
0x20D6	0xFBB5F2F2  UDIV	R2, R5, R2
0x20DA	0xB292    UXTH	R2, R2
0x20DC	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x20DE	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x20E0	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x20E2	0x1E40    SUBS	R0, R0, #1
0x20E4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x20E6	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x20E8	0xB001    ADD	SP, SP, #4
0x20EA	0x4770    BX	LR
; end of _WordToStr
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x2BE8	0xB082    SUB	SP, SP, #8
0x2BEA	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x2BEE	0xF8DDA008  LDR	R10, [SP, #8]
0x2BF2	0x9803    LDR	R0, [SP, #12]
0x2BF4	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x2BF6	0xA901    ADD	R1, SP, #4
0x2BF8	0xA803    ADD	R0, SP, #12
0x2BFA	0x1D00    ADDS	R0, R0, #4
0x2BFC	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x2BFE	0x460A    MOV	R2, R1
0x2C00	0x9903    LDR	R1, [SP, #12]
0x2C02	0x4650    MOV	R0, R10
0x2C04	0xF7FDFFD4  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x2C08	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x2C0A	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x2C0E	0x2000    MOVS	R0, #0
0x2C10	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x2C12	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x2C14	0xF8DDE000  LDR	LR, [SP, #0]
0x2C18	0xB002    ADD	SP, SP, #8
0x2C1A	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x0BB0	0xB08F    SUB	SP, SP, #60
0x0BB2	0xF8CDE000  STR	LR, [SP, #0]
0x0BB6	0x910B    STR	R1, [SP, #44]
0x0BB8	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x0BBA	0xF2400300  MOVW	R3, #0
0x0BBE	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x0BC2	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x0BC4	0x9C0B    LDR	R4, [SP, #44]
0x0BC6	0x9B0B    LDR	R3, [SP, #44]
0x0BC8	0x1C5B    ADDS	R3, R3, #1
0x0BCA	0x930B    STR	R3, [SP, #44]
0x0BCC	0x7823    LDRB	R3, [R4, #0]
0x0BCE	0xF88D3012  STRB	R3, [SP, #18]
0x0BD2	0x2B00    CMP	R3, #0
0x0BD4	0xF0018253  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x0BD8	0xF89D3012  LDRB	R3, [SP, #18]
0x0BDC	0x2B25    CMP	R3, #37
0x0BDE	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x0BE0	0xF89D3012  LDRB	R3, [SP, #18]
0x0BE4	0x7013    STRB	R3, [R2, #0]
0x0BE6	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x0BE8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x0BEC	0x1C5B    ADDS	R3, R3, #1
0x0BEE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x0BF2	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x0BF4	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x0BF6	0x2300    MOVS	R3, #0
0x0BF8	0xB21B    SXTH	R3, R3
0x0BFA	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x0BFE	0x2300    MOVS	R3, #0
0x0C00	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x0C04	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x0C06	0xF8BD3016  LDRH	R3, [SP, #22]
0x0C0A	0xF0430308  ORR	R3, R3, #8
0x0C0E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x0C12	0x9B0B    LDR	R3, [SP, #44]
0x0C14	0x1C5B    ADDS	R3, R3, #1
0x0C16	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x0C18	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x0C1A	0xF8BD3016  LDRH	R3, [SP, #22]
0x0C1E	0xF0430301  ORR	R3, R3, #1
0x0C22	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x0C26	0x9B0B    LDR	R3, [SP, #44]
0x0C28	0x1C5B    ADDS	R3, R3, #1
0x0C2A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x0C2C	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x0C2E	0xF8BD3016  LDRH	R3, [SP, #22]
0x0C32	0xF0430302  ORR	R3, R3, #2
0x0C36	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x0C3A	0x9B0B    LDR	R3, [SP, #44]
0x0C3C	0x1C5B    ADDS	R3, R3, #1
0x0C3E	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x0C40	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x0C42	0xF8BD3016  LDRH	R3, [SP, #22]
0x0C46	0xF4436300  ORR	R3, R3, #2048
0x0C4A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x0C4E	0x9B0B    LDR	R3, [SP, #44]
0x0C50	0x1C5B    ADDS	R3, R3, #1
0x0C52	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x0C54	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x0C56	0xF8BD3016  LDRH	R3, [SP, #22]
0x0C5A	0xF0430304  ORR	R3, R3, #4
0x0C5E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x0C62	0x9B0B    LDR	R3, [SP, #44]
0x0C64	0x1C5B    ADDS	R3, R3, #1
0x0C66	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x0C68	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x0C6A	0x9B0B    LDR	R3, [SP, #44]
0x0C6C	0x781B    LDRB	R3, [R3, #0]
0x0C6E	0x2B2D    CMP	R3, #45
0x0C70	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x0C72	0x9B0B    LDR	R3, [SP, #44]
0x0C74	0x781B    LDRB	R3, [R3, #0]
0x0C76	0x2B20    CMP	R3, #32
0x0C78	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x0C7A	0x9B0B    LDR	R3, [SP, #44]
0x0C7C	0x781B    LDRB	R3, [R3, #0]
0x0C7E	0x2B2B    CMP	R3, #43
0x0C80	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x0C82	0x9B0B    LDR	R3, [SP, #44]
0x0C84	0x781B    LDRB	R3, [R3, #0]
0x0C86	0x2B23    CMP	R3, #35
0x0C88	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x0C8A	0x9B0B    LDR	R3, [SP, #44]
0x0C8C	0x781B    LDRB	R3, [R3, #0]
0x0C8E	0x2B30    CMP	R3, #48
0x0C90	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x0C92	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x0C94	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x0C96	0xF8BD3016  LDRH	R3, [SP, #22]
0x0C9A	0xF0030302  AND	R3, R3, #2
0x0C9E	0xB29B    UXTH	R3, R3
0x0CA0	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x0CA2	0xF8BD4016  LDRH	R4, [SP, #22]
0x0CA6	0xF64F73FE  MOVW	R3, #65534
0x0CAA	0xEA040303  AND	R3, R4, R3, LSL #0
0x0CAE	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x0CB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x0CB6	0xF0030308  AND	R3, R3, #8
0x0CBA	0xB29B    UXTH	R3, R3
0x0CBC	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x0CBE	0xF8BD4016  LDRH	R4, [SP, #22]
0x0CC2	0xF64F73FB  MOVW	R3, #65531
0x0CC6	0xEA040303  AND	R3, R4, R3, LSL #0
0x0CCA	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x0CCE	0x9B0B    LDR	R3, [SP, #44]
0x0CD0	0x781B    LDRB	R3, [R3, #0]
0x0CD2	0xB2D8    UXTB	R0, R3
0x0CD4	0xF7FFFD06  BL	_isdigit+0
0x0CD8	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x0CDA	0x2300    MOVS	R3, #0
0x0CDC	0xB21B    SXTH	R3, R3
0x0CDE	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x0CE2	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x0CE4	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x0CE6	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0CEA	0x230A    MOVS	R3, #10
0x0CEC	0xB21B    SXTH	R3, R3
0x0CEE	0x435C    MULS	R4, R3, R4
0x0CF0	0xB224    SXTH	R4, R4
0x0CF2	0x9B0B    LDR	R3, [SP, #44]
0x0CF4	0x781B    LDRB	R3, [R3, #0]
0x0CF6	0x18E3    ADDS	R3, R4, R3
0x0CF8	0xB21B    SXTH	R3, R3
0x0CFA	0x3B30    SUBS	R3, #48
0x0CFC	0xF8AD3014  STRH	R3, [SP, #20]
0x0D00	0x9B0B    LDR	R3, [SP, #44]
0x0D02	0x1C5B    ADDS	R3, R3, #1
0x0D04	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x0D06	0x781B    LDRB	R3, [R3, #0]
0x0D08	0xB2D8    UXTB	R0, R3
0x0D0A	0xF7FFFCEB  BL	_isdigit+0
0x0D0E	0x2800    CMP	R0, #0
0x0D10	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x0D12	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x0D14	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x0D16	0x9B0B    LDR	R3, [SP, #44]
0x0D18	0x781B    LDRB	R3, [R3, #0]
0x0D1A	0x2B2A    CMP	R3, #42
0x0D1C	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x0D1E	0x9B0C    LDR	R3, [SP, #48]
0x0D20	0x681D    LDR	R5, [R3, #0]
0x0D22	0x1D2C    ADDS	R4, R5, #4
0x0D24	0x9B0C    LDR	R3, [SP, #48]
0x0D26	0x601C    STR	R4, [R3, #0]
0x0D28	0xF9B53000  LDRSH	R3, [R5, #0]
0x0D2C	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x0D30	0x9B0B    LDR	R3, [SP, #44]
0x0D32	0x1C5B    ADDS	R3, R3, #1
0x0D34	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x0D36	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x0D38	0x9B0B    LDR	R3, [SP, #44]
0x0D3A	0x781B    LDRB	R3, [R3, #0]
0x0D3C	0x2B2E    CMP	R3, #46
0x0D3E	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x0D40	0x9B0B    LDR	R3, [SP, #44]
0x0D42	0x1C5B    ADDS	R3, R3, #1
0x0D44	0x930B    STR	R3, [SP, #44]
0x0D46	0x781B    LDRB	R3, [R3, #0]
0x0D48	0x2B2A    CMP	R3, #42
0x0D4A	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x0D4C	0x9B0C    LDR	R3, [SP, #48]
0x0D4E	0x681D    LDR	R5, [R3, #0]
0x0D50	0x1D2C    ADDS	R4, R5, #4
0x0D52	0x9B0C    LDR	R3, [SP, #48]
0x0D54	0x601C    STR	R4, [R3, #0]
0x0D56	0xF9B53000  LDRSH	R3, [R5, #0]
0x0D5A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x0D5E	0x9B0B    LDR	R3, [SP, #44]
0x0D60	0x1C5B    ADDS	R3, R3, #1
0x0D62	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x0D64	0x46BC    MOV	R12, R7
0x0D66	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x0D68	0x2300    MOVS	R3, #0
0x0D6A	0xB21B    SXTH	R3, R3
0x0D6C	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x0D70	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x0D72	0x9B0B    LDR	R3, [SP, #44]
0x0D74	0x781B    LDRB	R3, [R3, #0]
0x0D76	0xB2D8    UXTB	R0, R3
0x0D78	0xF7FFFCB4  BL	_isdigit+0
0x0D7C	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x0D7E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0D82	0x230A    MOVS	R3, #10
0x0D84	0xB21B    SXTH	R3, R3
0x0D86	0x435C    MULS	R4, R3, R4
0x0D88	0xB224    SXTH	R4, R4
0x0D8A	0x9B0B    LDR	R3, [SP, #44]
0x0D8C	0x781B    LDRB	R3, [R3, #0]
0x0D8E	0x18E3    ADDS	R3, R4, R3
0x0D90	0xB21B    SXTH	R3, R3
0x0D92	0x3B30    SUBS	R3, #48
0x0D94	0xF8AD3010  STRH	R3, [SP, #16]
0x0D98	0x9B0B    LDR	R3, [SP, #44]
0x0D9A	0x1C5B    ADDS	R3, R3, #1
0x0D9C	0x930B    STR	R3, [SP, #44]
0x0D9E	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x0DA0	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x0DA2	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x0DA4	0x2300    MOVS	R3, #0
0x0DA6	0xB21B    SXTH	R3, R3
0x0DA8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x0DAC	0xF8BD3016  LDRH	R3, [SP, #22]
0x0DB0	0xF4435380  ORR	R3, R3, #4096
0x0DB4	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x0DB8	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x0DBA	0x9C0B    LDR	R4, [SP, #44]
0x0DBC	0x9B0B    LDR	R3, [SP, #44]
0x0DBE	0x1C5B    ADDS	R3, R3, #1
0x0DC0	0x930B    STR	R3, [SP, #44]
0x0DC2	0x7823    LDRB	R3, [R4, #0]
0x0DC4	0xF88D3012  STRB	R3, [SP, #18]
0x0DC8	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x0DCA	0xF9BD0028  LDRSH	R0, [SP, #40]
0x0DCE	0xF001B958  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x0DD2	0xF8BD3016  LDRH	R3, [SP, #22]
0x0DD6	0xF0430310  ORR	R3, R3, #16
0x0DDA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x0DDE	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x0DE0	0xF8BD3016  LDRH	R3, [SP, #22]
0x0DE4	0xF4436380  ORR	R3, R3, #1024
0x0DE8	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x0DEC	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x0DEE	0xF8BD3016  LDRH	R3, [SP, #22]
0x0DF2	0xF0430320  ORR	R3, R3, #32
0x0DF6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x0DFA	0xF8BD3016  LDRH	R3, [SP, #22]
0x0DFE	0xF4437380  ORR	R3, R3, #256
0x0E02	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x0E06	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x0E08	0xF8BD3016  LDRH	R3, [SP, #22]
0x0E0C	0xF4437300  ORR	R3, R3, #512
0x0E10	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x0E14	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x0E16	0xF8BD3016  LDRH	R3, [SP, #22]
0x0E1A	0xF0430340  ORR	R3, R3, #64
0x0E1E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x0E22	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x0E24	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x0E26	0xF8BD3016  LDRH	R3, [SP, #22]
0x0E2A	0xF0430320  ORR	R3, R3, #32
0x0E2E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x0E32	0xF8BD3016  LDRH	R3, [SP, #22]
0x0E36	0xF0430380  ORR	R3, R3, #128
0x0E3A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x0E3E	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x0E40	0x9B0C    LDR	R3, [SP, #48]
0x0E42	0x681D    LDR	R5, [R3, #0]
0x0E44	0x1D2C    ADDS	R4, R5, #4
0x0E46	0x9B0C    LDR	R3, [SP, #48]
0x0E48	0x601C    STR	R4, [R3, #0]
0x0E4A	0x682B    LDR	R3, [R5, #0]
0x0E4C	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x0E4E	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x0E50	0x4BFA    LDR	R3, [PC, #1000]
0x0E52	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x0E54	0x2300    MOVS	R3, #0
0x0E56	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x0E5A	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x0E5C	0xF8BD4024  LDRH	R4, [SP, #36]
0x0E60	0x9B08    LDR	R3, [SP, #32]
0x0E62	0x191B    ADDS	R3, R3, R4
0x0E64	0x781B    LDRB	R3, [R3, #0]
0x0E66	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x0E68	0xF8BD3024  LDRH	R3, [SP, #36]
0x0E6C	0x1C5B    ADDS	R3, R3, #1
0x0E6E	0xF8AD3024  STRH	R3, [SP, #36]
0x0E72	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x0E74	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x0E76	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0E7A	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x0E7C	0xF8BD4024  LDRH	R4, [SP, #36]
0x0E80	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0E84	0x42A3    CMP	R3, R4
0x0E86	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x0E88	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0E8C	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x0E90	0xF8BD4024  LDRH	R4, [SP, #36]
0x0E94	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0E98	0x42A3    CMP	R3, R4
0x0E9A	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x0E9C	0xF8BD4024  LDRH	R4, [SP, #36]
0x0EA0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0EA4	0x1B1B    SUB	R3, R3, R4
0x0EA6	0xF8AD3014  STRH	R3, [SP, #20]
0x0EAA	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x0EAC	0x2300    MOVS	R3, #0
0x0EAE	0xB21B    SXTH	R3, R3
0x0EB0	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x0EB4	0xF8BD3016  LDRH	R3, [SP, #22]
0x0EB8	0xF0030308  AND	R3, R3, #8
0x0EBC	0xB29B    UXTH	R3, R3
0x0EBE	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x0EC0	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x0EC2	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0EC6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0ECA	0x1E5B    SUBS	R3, R3, #1
0x0ECC	0xF8AD3014  STRH	R3, [SP, #20]
0x0ED0	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x0ED2	0x2320    MOVS	R3, #32
0x0ED4	0x7033    STRB	R3, [R6, #0]
0x0ED6	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x0ED8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x0EDC	0x1C5B    ADDS	R3, R3, #1
0x0EDE	0xF8AD3028  STRH	R3, [SP, #40]
0x0EE2	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x0EE4	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x0EE6	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x0EE8	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x0EEA	0xF8BD4024  LDRH	R4, [SP, #36]
0x0EEE	0xF8BD3024  LDRH	R3, [SP, #36]
0x0EF2	0x1E5B    SUBS	R3, R3, #1
0x0EF4	0xF8AD3024  STRH	R3, [SP, #36]
0x0EF8	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x0EFA	0x9B08    LDR	R3, [SP, #32]
0x0EFC	0x781B    LDRB	R3, [R3, #0]
0x0EFE	0x7033    STRB	R3, [R6, #0]
0x0F00	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x0F02	0x9B08    LDR	R3, [SP, #32]
0x0F04	0x1C5B    ADDS	R3, R3, #1
0x0F06	0x9308    STR	R3, [SP, #32]
0x0F08	0xF9BD3028  LDRSH	R3, [SP, #40]
0x0F0C	0x1C5B    ADDS	R3, R3, #1
0x0F0E	0xF8AD3028  STRH	R3, [SP, #40]
0x0F12	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x0F14	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x0F16	0xF8BD3016  LDRH	R3, [SP, #22]
0x0F1A	0xF0030308  AND	R3, R3, #8
0x0F1E	0xB29B    UXTH	R3, R3
0x0F20	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x0F22	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x0F24	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0F28	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0F2C	0x1E5B    SUBS	R3, R3, #1
0x0F2E	0xF8AD3014  STRH	R3, [SP, #20]
0x0F32	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x0F34	0x2320    MOVS	R3, #32
0x0F36	0x7013    STRB	R3, [R2, #0]
0x0F38	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x0F3A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x0F3E	0x1C5B    ADDS	R3, R3, #1
0x0F40	0xF8AD3028  STRH	R3, [SP, #40]
0x0F44	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x0F46	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x0F48	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x0F4A	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x0F4C	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x0F4E	0x9B0C    LDR	R3, [SP, #48]
0x0F50	0x681D    LDR	R5, [R3, #0]
0x0F52	0x1D2C    ADDS	R4, R5, #4
0x0F54	0x9B0C    LDR	R3, [SP, #48]
0x0F56	0x601C    STR	R4, [R3, #0]
0x0F58	0xF9B53000  LDRSH	R3, [R5, #0]
0x0F5C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x0F60	0xF10D0312  ADD	R3, SP, #18
0x0F64	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x0F66	0x2301    MOVS	R3, #1
0x0F68	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x0F6C	0x4667    MOV	R7, R12
0x0F6E	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x0F70	0xF8BD3016  LDRH	R3, [SP, #22]
0x0F74	0xF04303C0  ORR	R3, R3, #192
0x0F78	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x0F7C	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x0F7E	0xF89D3012  LDRB	R3, [SP, #18]
0x0F82	0x2B00    CMP	R3, #0
0x0F84	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x0F88	0xF89D3012  LDRB	R3, [SP, #18]
0x0F8C	0x2B6C    CMP	R3, #108
0x0F8E	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x0F92	0xF89D3012  LDRB	R3, [SP, #18]
0x0F96	0x2B4C    CMP	R3, #76
0x0F98	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x0F9C	0xF89D3012  LDRB	R3, [SP, #18]
0x0FA0	0x2B66    CMP	R3, #102
0x0FA2	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x0FA6	0xF89D3012  LDRB	R3, [SP, #18]
0x0FAA	0x2B45    CMP	R3, #69
0x0FAC	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x0FB0	0xF89D3012  LDRB	R3, [SP, #18]
0x0FB4	0x2B65    CMP	R3, #101
0x0FB6	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x0FBA	0xF89D3012  LDRB	R3, [SP, #18]
0x0FBE	0x2B67    CMP	R3, #103
0x0FC0	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x0FC4	0xF89D3012  LDRB	R3, [SP, #18]
0x0FC8	0x2B6F    CMP	R3, #111
0x0FCA	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x0FCE	0xF89D3012  LDRB	R3, [SP, #18]
0x0FD2	0x2B64    CMP	R3, #100
0x0FD4	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x0FD8	0xF89D3012  LDRB	R3, [SP, #18]
0x0FDC	0x2B69    CMP	R3, #105
0x0FDE	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x0FE2	0xF89D3012  LDRB	R3, [SP, #18]
0x0FE6	0x2B70    CMP	R3, #112
0x0FE8	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x0FEC	0xF89D3012  LDRB	R3, [SP, #18]
0x0FF0	0x2B58    CMP	R3, #88
0x0FF2	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x0FF6	0xF89D3012  LDRB	R3, [SP, #18]
0x0FFA	0x2B78    CMP	R3, #120
0x0FFC	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x1000	0xF89D3012  LDRB	R3, [SP, #18]
0x1004	0x2B73    CMP	R3, #115
0x1006	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x100A	0xF89D3012  LDRB	R3, [SP, #18]
0x100E	0x2B63    CMP	R3, #99
0x1010	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x1012	0xF89D3012  LDRB	R3, [SP, #18]
0x1016	0x2B75    CMP	R3, #117
0x1018	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x101A	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x101C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1020	0xF40363E0  AND	R3, R3, #1792
0x1024	0xB29B    UXTH	R3, R3
0x1026	0x2B00    CMP	R3, #0
0x1028	0xF000857C  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x102C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1030	0xF4035380  AND	R3, R3, #4096
0x1034	0xB29B    UXTH	R3, R3
0x1036	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x1038	0x2306    MOVS	R3, #6
0x103A	0xB21B    SXTH	R3, R3
0x103C	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x1040	0x9B0C    LDR	R3, [SP, #48]
0x1042	0x681D    LDR	R5, [R3, #0]
0x1044	0x1D2C    ADDS	R4, R5, #4
0x1046	0x9B0C    LDR	R3, [SP, #48]
0x1048	0x601C    STR	R4, [R3, #0]
0x104A	0x682A    LDR	R2, [R5, #0]
0x104C	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x104E	0xF04F0000  MOV	R0, #0
0x1052	0xF7FFFB03  BL	__Compare_FP+0
0x1056	0xF2400000  MOVW	R0, #0
0x105A	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x105C	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x105E	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x1060	0x9B06    LDR	R3, [SP, #24]
0x1062	0xF0834300  EOR	R3, R3, #-2147483648
0x1066	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x1068	0xF8BD3016  LDRH	R3, [SP, #22]
0x106C	0xF0430303  ORR	R3, R3, #3
0x1070	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x1074	0x2300    MOVS	R3, #0
0x1076	0xB21B    SXTH	R3, R3
0x1078	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x107C	0x9A06    LDR	R2, [SP, #24]
0x107E	0xF04F0000  MOV	R0, #0
0x1082	0xF7FFFAEB  BL	__Compare_FP+0
0x1086	0xF2400000  MOVW	R0, #0
0x108A	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x108C	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x108E	0x2800    CMP	R0, #0
0x1090	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x1092	0xAC07    ADD	R4, SP, #28
0x1094	0xAB06    ADD	R3, SP, #24
0x1096	0x681B    LDR	R3, [R3, #0]
0x1098	0x0DDB    LSRS	R3, R3, #23
0x109A	0xF00303FF  AND	R3, R3, #255
0x109E	0x3B7E    SUBS	R3, #126
0x10A0	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x10A2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10A6	0x1E5C    SUBS	R4, R3, #1
0x10A8	0xB224    SXTH	R4, R4
0x10AA	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x10AE	0x2303    MOVS	R3, #3
0x10B0	0xB21B    SXTH	R3, R3
0x10B2	0x435C    MULS	R4, R3, R4
0x10B4	0xB224    SXTH	R4, R4
0x10B6	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x10BA	0x230A    MOVS	R3, #10
0x10BC	0xB21B    SXTH	R3, R3
0x10BE	0xFB94F3F3  SDIV	R3, R4, R3
0x10C2	0xB21B    SXTH	R3, R3
0x10C4	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x10C8	0x2B00    CMP	R3, #0
0x10CA	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x10CC	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10D0	0x1E5B    SUBS	R3, R3, #1
0x10D2	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x10D6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10DA	0x425B    RSBS	R3, R3, #0
0x10DC	0xB258    SXTB	R0, R3
0x10DE	0xF7FFF90F  BL	__Lib_Sprintf_scale+0
0x10E2	0x9A06    LDR	R2, [SP, #24]
0x10E4	0xF7FFF8AA  BL	__Mul_FP+0
0x10E8	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x10EA	0x9A08    LDR	R2, [SP, #32]
0x10EC	0xF04F507E  MOV	R0, #1065353216
0x10F0	0xF7FFFAB4  BL	__Compare_FP+0
0x10F4	0xF2400000  MOVW	R0, #0
0x10F8	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x10FA	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x10FC	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x10FE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1102	0x1E5B    SUBS	R3, R3, #1
0x1104	0xF8AD301C  STRH	R3, [SP, #28]
0x1108	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x110A	0x9A08    LDR	R2, [SP, #32]
0x110C	0x484C    LDR	R0, [PC, #304]
0x110E	0xF7FFFAA5  BL	__Compare_FP+0
0x1112	0xF2400000  MOVW	R0, #0
0x1116	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x1118	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x111A	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x111C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1120	0x1C5B    ADDS	R3, R3, #1
0x1122	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x1126	0xF9BD301C  LDRSH	R3, [SP, #28]
0x112A	0x2B00    CMP	R3, #0
0x112C	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x112E	0x2301    MOVS	R3, #1
0x1130	0xF88D3012  STRB	R3, [SP, #18]
0x1134	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x1136	0xF9BD301C  LDRSH	R3, [SP, #28]
0x113A	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x113E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1142	0xF4037380  AND	R3, R3, #256
0x1146	0xB29B    UXTH	R3, R3
0x1148	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x114A	0xF8BD3016  LDRH	R3, [SP, #22]
0x114E	0xF4037300  AND	R3, R3, #512
0x1152	0xB29B    UXTH	R3, R3
0x1154	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x1156	0xF9BD401C  LDRSH	R4, [SP, #28]
0x115A	0xF06F0303  MVN	R3, #3
0x115E	0x429C    CMP	R4, R3
0x1160	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x1162	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1166	0xF9BD301C  LDRSH	R3, [SP, #28]
0x116A	0x42A3    CMP	R3, R4
0x116C	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x116E	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x1170	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x1172	0xE27C    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x1174	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1178	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x117A	0xF8BD3016  LDRH	R3, [SP, #22]
0x117E	0xF4037300  AND	R3, R3, #512
0x1182	0xB29B    UXTH	R3, R3
0x1184	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x1186	0xF9BD3010  LDRSH	R3, [SP, #16]
0x118A	0x1E5B    SUBS	R3, R3, #1
0x118C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x1190	0xF8BD3010  LDRH	R3, [SP, #16]
0x1194	0x2B08    CMP	R3, #8
0x1196	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x1198	0x2308    MOVS	R3, #8
0x119A	0xF88D3012  STRB	R3, [SP, #18]
0x119E	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x11A0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x11A4	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x11A8	0x9A06    LDR	R2, [SP, #24]
0x11AA	0xF04F0000  MOV	R0, #0
0x11AE	0xF7FFFA55  BL	__Compare_FP+0
0x11B2	0xF2400000  MOVW	R0, #0
0x11B6	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x11B8	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x11BA	0x2800    CMP	R0, #0
0x11BC	0xD063    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x11BE	0xF9BD001C  LDRSH	R0, [SP, #28]
0x11C2	0xF7FFF89D  BL	__Lib_Sprintf_scale+0
0x11C6	0x900D    STR	R0, [SP, #52]
0x11C8	0x9A0D    LDR	R2, [SP, #52]
0x11CA	0x9806    LDR	R0, [SP, #24]
0x11CC	0xF7FFFC9E  BL	__Div_FP+0
0x11D0	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x11D2	0xF89D3012  LDRB	R3, [SP, #18]
0x11D6	0x425B    RSBS	R3, R3, #0
0x11D8	0xB258    SXTB	R0, R3
0x11DA	0xF7FFF891  BL	__Lib_Sprintf_scale+0
0x11DE	0x900D    STR	R0, [SP, #52]
0x11E0	0x9A0D    LDR	R2, [SP, #52]
0x11E2	0x9806    LDR	R0, [SP, #24]
0x11E4	0xF7FFFC92  BL	__Div_FP+0
0x11E8	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x11EA	0xF7FFFA87  BL	__FloatToUnsignedIntegral+0
0x11EE	0xF7FFFB7F  BL	__UnsignedIntegralToFloat+0
0x11F2	0x900D    STR	R0, [SP, #52]
0x11F4	0x900D    STR	R0, [SP, #52]
0x11F6	0x9A0D    LDR	R2, [SP, #52]
0x11F8	0x9806    LDR	R0, [SP, #24]
0x11FA	0xF7FFFAF7  BL	__Sub_FP+0
0x11FE	0xF04F527C  MOV	R2, #1056964608
0x1202	0xF7FFFA2B  BL	__Compare_FP+0
0x1206	0xF2400000  MOVW	R0, #0
0x120A	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x120C	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x120E	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x1210	0x9806    LDR	R0, [SP, #24]
0x1212	0xF04F527C  MOV	R2, #1056964608
0x1216	0xF7FFF931  BL	__Add_FP+0
0x121A	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x121C	0x9806    LDR	R0, [SP, #24]
0x121E	0xF7FFFA6D  BL	__FloatToUnsignedIntegral+0
0x1222	0xF89D3012  LDRB	R3, [SP, #18]
0x1226	0x1C5B    ADDS	R3, R3, #1
0x1228	0xB21B    SXTH	R3, R3
0x122A	0x009C    LSLS	R4, R3, #2
0x122C	0x4B05    LDR	R3, [PC, #20]
0x122E	0x191B    ADDS	R3, R3, R4
0x1230	0x681B    LDR	R3, [R3, #0]
0x1232	0x4298    CMP	R0, R3
0x1234	0xD312    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x1236	0x9A06    LDR	R2, [SP, #24]
0x1238	0xF000B806  B	#12
0x123C	0x00182000  	?lstr1___Lib_Sprintf+0
0x1240	0x00004120  	#1092616192
0x1244	0x30A80000  	__Lib_Sprintf_dpowers+0
0x1248	0x48F8    LDR	R0, [PC, #992]
0x124A	0xF7FEFFF7  BL	__Mul_FP+0
0x124E	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x1250	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1254	0x1C5B    ADDS	R3, R3, #1
0x1256	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x125A	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x125C	0x9806    LDR	R0, [SP, #24]
0x125E	0xF7FFFA4D  BL	__FloatToUnsignedIntegral+0
0x1262	0xF89D3012  LDRB	R3, [SP, #18]
0x1266	0x009C    LSLS	R4, R3, #2
0x1268	0x4BF1    LDR	R3, [PC, #964]
0x126A	0x191B    ADDS	R3, R3, R4
0x126C	0x681B    LDR	R3, [R3, #0]
0x126E	0x4298    CMP	R0, R3
0x1270	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x1272	0x9A06    LDR	R2, [SP, #24]
0x1274	0x48EF    LDR	R0, [PC, #956]
0x1276	0xF7FEFFE1  BL	__Mul_FP+0
0x127A	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x127C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1280	0x1E5B    SUBS	R3, R3, #1
0x1282	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x1286	0xF8BD3016  LDRH	R3, [SP, #22]
0x128A	0xF4037300  AND	R3, R3, #512
0x128E	0xB29B    UXTH	R3, R3
0x1290	0x2B00    CMP	R3, #0
0x1292	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x1294	0xF8BD3016  LDRH	R3, [SP, #22]
0x1298	0xF4036300  AND	R3, R3, #2048
0x129C	0xB29B    UXTH	R3, R3
0x129E	0x2B00    CMP	R3, #0
0x12A0	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x12A2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x12A6	0x2B0A    CMP	R3, #10
0x12A8	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x12AA	0x230A    MOVS	R3, #10
0x12AC	0xB21B    SXTH	R3, R3
0x12AE	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x12B2	0x9806    LDR	R0, [SP, #24]
0x12B4	0xF7FFFA22  BL	__FloatToUnsignedIntegral+0
0x12B8	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x12BA	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x12BC	0x9B08    LDR	R3, [SP, #32]
0x12BE	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x12C0	0x9D08    LDR	R5, [SP, #32]
0x12C2	0x240A    MOVS	R4, #10
0x12C4	0xFBB5F3F4  UDIV	R3, R5, R4
0x12C8	0xFB045313  MLS	R3, R4, R3, R5
0x12CC	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x12CE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x12D2	0x1E5B    SUBS	R3, R3, #1
0x12D4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x12D8	0x9C08    LDR	R4, [SP, #32]
0x12DA	0x230A    MOVS	R3, #10
0x12DC	0xFBB4F3F3  UDIV	R3, R4, R3
0x12E0	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x12E2	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x12E4	0xF89D4012  LDRB	R4, [SP, #18]
0x12E8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x12EC	0x42A3    CMP	R3, R4
0x12EE	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x12F0	0xF9BD4010  LDRSH	R4, [SP, #16]
0x12F4	0xF89D3012  LDRB	R3, [SP, #18]
0x12F8	0x1B1B    SUB	R3, R3, R4
0x12FA	0x9101    STR	R1, [SP, #4]
0x12FC	0xB258    SXTB	R0, R3
0x12FE	0xF7FEFFFF  BL	__Lib_Sprintf_scale+0
0x1302	0x900D    STR	R0, [SP, #52]
0x1304	0x9A0D    LDR	R2, [SP, #52]
0x1306	0x9806    LDR	R0, [SP, #24]
0x1308	0xF7FFFC00  BL	__Div_FP+0
0x130C	0x9901    LDR	R1, [SP, #4]
0x130E	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x1310	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1314	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x1318	0x460E    MOV	R6, R1
0x131A	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x131C	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x131E	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x1320	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x1322	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1326	0x1D5C    ADDS	R4, R3, #5
0x1328	0xB224    SXTH	R4, R4
0x132A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x132E	0x1B1B    SUB	R3, R3, R4
0x1330	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x1334	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1338	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x133A	0xF8BD3016  LDRH	R3, [SP, #22]
0x133E	0xF4036300  AND	R3, R3, #2048
0x1342	0xB29B    UXTH	R3, R3
0x1344	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x1346	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x1348	0xF9BD3014  LDRSH	R3, [SP, #20]
0x134C	0x1E5B    SUBS	R3, R3, #1
0x134E	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x1352	0xF8BD3016  LDRH	R3, [SP, #22]
0x1356	0xF0030303  AND	R3, R3, #3
0x135A	0xB29B    UXTH	R3, R3
0x135C	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x135E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1362	0x1E5B    SUBS	R3, R3, #1
0x1364	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x1368	0xF8BD3016  LDRH	R3, [SP, #22]
0x136C	0xF0030304  AND	R3, R3, #4
0x1370	0xB29B    UXTH	R3, R3
0x1372	0x2B00    CMP	R3, #0
0x1374	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x1376	0xF8BD3016  LDRH	R3, [SP, #22]
0x137A	0xF0030302  AND	R3, R3, #2
0x137E	0xB29B    UXTH	R3, R3
0x1380	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x1382	0xF8BD3016  LDRH	R3, [SP, #22]
0x1386	0xF0030301  AND	R3, R3, #1
0x138A	0xB29B    UXTH	R3, R3
0x138C	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x138E	0x232D    MOVS	R3, #45
0x1390	0xF88D3008  STRB	R3, [SP, #8]
0x1394	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x1396	0x232B    MOVS	R3, #43
0x1398	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x139C	0xF89D3008  LDRB	R3, [SP, #8]
0x13A0	0x7033    STRB	R3, [R6, #0]
0x13A2	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x13A4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x13A8	0x1C5B    ADDS	R3, R3, #1
0x13AA	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x13AE	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x13B0	0xF8BD3016  LDRH	R3, [SP, #22]
0x13B4	0xF0030301  AND	R3, R3, #1
0x13B8	0xB29B    UXTH	R3, R3
0x13BA	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x13BC	0x2320    MOVS	R3, #32
0x13BE	0x7033    STRB	R3, [R6, #0]
0x13C0	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x13C2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x13C6	0x1C5B    ADDS	R3, R3, #1
0x13C8	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x13CC	0x4607    MOV	R7, R0
0x13CE	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x13D0	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x13D2	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x13D4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x13D8	0x2B00    CMP	R3, #0
0x13DA	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x13DC	0x2330    MOVS	R3, #48
0x13DE	0xF88B3000  STRB	R3, [R11, #0]
0x13E2	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x13E6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x13EA	0x1C5B    ADDS	R3, R3, #1
0x13EC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x13F0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x13F4	0x1E5B    SUBS	R3, R3, #1
0x13F6	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x13FA	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x13FC	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x13FE	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x1400	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x1402	0xF8BD3016  LDRH	R3, [SP, #22]
0x1406	0xF0030308  AND	R3, R3, #8
0x140A	0xB29B    UXTH	R3, R3
0x140C	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x140E	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x1410	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1414	0x2B00    CMP	R3, #0
0x1416	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x1418	0x2320    MOVS	R3, #32
0x141A	0x7013    STRB	R3, [R2, #0]
0x141C	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x141E	0x461E    MOV	R6, R3
0x1420	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1424	0x1C5B    ADDS	R3, R3, #1
0x1426	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x142A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x142E	0x1E5B    SUBS	R3, R3, #1
0x1430	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x1434	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x1436	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x1438	0x4611    MOV	R1, R2
0x143A	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x143C	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x143E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1442	0xF0030302  AND	R3, R3, #2
0x1446	0xB29B    UXTH	R3, R3
0x1448	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x144A	0xF8BD3016  LDRH	R3, [SP, #22]
0x144E	0xF0030301  AND	R3, R3, #1
0x1452	0xB29B    UXTH	R3, R3
0x1454	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x1456	0x232D    MOVS	R3, #45
0x1458	0xF88D3009  STRB	R3, [SP, #9]
0x145C	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x145E	0x232B    MOVS	R3, #43
0x1460	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x1464	0xF89D3009  LDRB	R3, [SP, #9]
0x1468	0x700B    STRB	R3, [R1, #0]
0x146A	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x146E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1472	0x1C5B    ADDS	R3, R3, #1
0x1474	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x1478	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x147A	0xF8BD3016  LDRH	R3, [SP, #22]
0x147E	0xF0030301  AND	R3, R3, #1
0x1482	0xB29B    UXTH	R3, R3
0x1484	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x1486	0x2320    MOVS	R3, #32
0x1488	0x700B    STRB	R3, [R1, #0]
0x148A	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x148C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1490	0x1C5B    ADDS	R3, R3, #1
0x1492	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1496	0x4683    MOV	R11, R0
0x1498	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x149A	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x149C	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x149E	0x9806    LDR	R0, [SP, #24]
0x14A0	0xF7FFF92C  BL	__FloatToUnsignedIntegral+0
0x14A4	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x14A6	0xF89D3012  LDRB	R3, [SP, #18]
0x14AA	0x009C    LSLS	R4, R3, #2
0x14AC	0x4B60    LDR	R3, [PC, #384]
0x14AE	0x191B    ADDS	R3, R3, R4
0x14B0	0x681C    LDR	R4, [R3, #0]
0x14B2	0x9B08    LDR	R3, [SP, #32]
0x14B4	0xFBB3F3F4  UDIV	R3, R3, R4
0x14B8	0x3330    ADDS	R3, #48
0x14BA	0x702B    STRB	R3, [R5, #0]
0x14BC	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x14BE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x14C2	0x1C5B    ADDS	R3, R3, #1
0x14C4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x14C8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x14CC	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x14CE	0xF8BD3016  LDRH	R3, [SP, #22]
0x14D2	0xF4036300  AND	R3, R3, #2048
0x14D6	0xB29B    UXTH	R3, R3
0x14D8	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x14DA	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x14DC	0x232E    MOVS	R3, #46
0x14DE	0x7003    STRB	R3, [R0, #0]
0x14E0	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x14E4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x14E8	0x1C5B    ADDS	R3, R3, #1
0x14EA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x14EE	0xF89D4012  LDRB	R4, [SP, #18]
0x14F2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x14F6	0x1B1B    SUB	R3, R3, R4
0x14F8	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x14FC	0xF89D3012  LDRB	R3, [SP, #18]
0x1500	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x1502	0xF89D3012  LDRB	R3, [SP, #18]
0x1506	0x1E5B    SUBS	R3, R3, #1
0x1508	0xB2DB    UXTB	R3, R3
0x150A	0xF88D3012  STRB	R3, [SP, #18]
0x150E	0x009C    LSLS	R4, R3, #2
0x1510	0x4B47    LDR	R3, [PC, #284]
0x1512	0x191B    ADDS	R3, R3, R4
0x1514	0x681C    LDR	R4, [R3, #0]
0x1516	0x9B08    LDR	R3, [SP, #32]
0x1518	0xFBB3F5F4  UDIV	R5, R3, R4
0x151C	0x240A    MOVS	R4, #10
0x151E	0xFBB5F3F4  UDIV	R3, R5, R4
0x1522	0xFB045313  MLS	R3, R4, R3, R5
0x1526	0x3330    ADDS	R3, #48
0x1528	0xF8893000  STRB	R3, [R9, #0]
0x152C	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1530	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1534	0x1C5B    ADDS	R3, R3, #1
0x1536	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x153A	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x153C	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x153E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1542	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x1544	0x2330    MOVS	R3, #48
0x1546	0xF8893000  STRB	R3, [R9, #0]
0x154A	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x154E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1552	0x1C5B    ADDS	R3, R3, #1
0x1554	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x1558	0xF9BD3010  LDRSH	R3, [SP, #16]
0x155C	0x1E5B    SUBS	R3, R3, #1
0x155E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x1562	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1564	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x1566	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x1568	0xF8BD3016  LDRH	R3, [SP, #22]
0x156C	0xF0030320  AND	R3, R3, #32
0x1570	0xB29B    UXTH	R3, R3
0x1572	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x1574	0x2345    MOVS	R3, #69
0x1576	0x7003    STRB	R3, [R0, #0]
0x1578	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x157A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x157E	0x1C5B    ADDS	R3, R3, #1
0x1580	0xF8AD3028  STRH	R3, [SP, #40]
0x1584	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x1586	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x1588	0x2365    MOVS	R3, #101
0x158A	0x7003    STRB	R3, [R0, #0]
0x158C	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x158E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1592	0x1C5B    ADDS	R3, R3, #1
0x1594	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x1598	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x159A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x159E	0x2B00    CMP	R3, #0
0x15A0	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x15A2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x15A6	0x425B    RSBS	R3, R3, #0
0x15A8	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x15AC	0x232D    MOVS	R3, #45
0x15AE	0x7003    STRB	R3, [R0, #0]
0x15B0	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x15B4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x15B8	0x1C5B    ADDS	R3, R3, #1
0x15BA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x15BE	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x15C0	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x15C2	0x232B    MOVS	R3, #43
0x15C4	0x7003    STRB	R3, [R0, #0]
0x15C6	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x15C8	0x4698    MOV	R8, R3
0x15CA	0xF9BD3028  LDRSH	R3, [SP, #40]
0x15CE	0x1C5B    ADDS	R3, R3, #1
0x15D0	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x15D4	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x15D6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x15DA	0x230A    MOVS	R3, #10
0x15DC	0xB21B    SXTH	R3, R3
0x15DE	0xFB94F3F3  SDIV	R3, R4, R3
0x15E2	0xB21B    SXTH	R3, R3
0x15E4	0x3330    ADDS	R3, #48
0x15E6	0x7003    STRB	R3, [R0, #0]
0x15E8	0x1C46    ADDS	R6, R0, #1
0x15EA	0x4630    MOV	R0, R6
0x15EC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x15F0	0x1C5B    ADDS	R3, R3, #1
0x15F2	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x15F6	0xF9BD501C  LDRSH	R5, [SP, #28]
0x15FA	0x240A    MOVS	R4, #10
0x15FC	0xB224    SXTH	R4, R4
0x15FE	0xFB95F3F4  SDIV	R3, R5, R4
0x1602	0xFB045313  MLS	R3, R4, R3, R5
0x1606	0xB21B    SXTH	R3, R3
0x1608	0x3330    ADDS	R3, #48
0x160A	0x7033    STRB	R3, [R6, #0]
0x160C	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x160E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1612	0x1C5B    ADDS	R3, R3, #1
0x1614	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x1618	0xF8BD3016  LDRH	R3, [SP, #22]
0x161C	0xF0030308  AND	R3, R3, #8
0x1620	0xB29B    UXTH	R3, R3
0x1622	0xB1FB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x1624	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1628	0xF000B806  B	#12
0x162C	0xCCCD3DCC  	#1036831949
0x1630	0x30A80000  	__Lib_Sprintf_dpowers+0
0x1634	0x00004120  	#1092616192
0x1638	0x2B00    CMP	R3, #0
0x163A	0xDD15    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x163C	0x4620    MOV	R0, R4
0x163E	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x1640	0x2320    MOVS	R3, #32
0x1642	0x7003    STRB	R3, [R0, #0]
0x1644	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x1646	0xF9BD3028  LDRSH	R3, [SP, #40]
0x164A	0x1C5B    ADDS	R3, R3, #1
0x164C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x1650	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1654	0x1E5B    SUBS	R3, R3, #1
0x1656	0xB21B    SXTH	R3, R3
0x1658	0xF8AD3014  STRH	R3, [SP, #20]
0x165C	0x2B00    CMP	R3, #0
0x165E	0xD1EF    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x1660	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x1662	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x1664	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1666	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x1668	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x166A	0xF7FFBAAB  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x166E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1672	0xF4037300  AND	R3, R3, #512
0x1676	0xB29B    UXTH	R3, R3
0x1678	0x2B00    CMP	R3, #0
0x167A	0xD05D    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x167C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1680	0x2B00    CMP	R3, #0
0x1682	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x1684	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1688	0x1E5C    SUBS	R4, R3, #1
0x168A	0xB224    SXTH	R4, R4
0x168C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1690	0x1B1B    SUB	R3, R3, R4
0x1692	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x1696	0x9806    LDR	R0, [SP, #24]
0x1698	0xF7FFF830  BL	__FloatToUnsignedIntegral+0
0x169C	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x169E	0x2301    MOVS	R3, #1
0x16A0	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x16A4	0xF89D3012  LDRB	R3, [SP, #18]
0x16A8	0x2B0A    CMP	R3, #10
0x16AA	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x16AC	0xF89D3012  LDRB	R3, [SP, #18]
0x16B0	0x009C    LSLS	R4, R3, #2
0x16B2	0x4BF8    LDR	R3, [PC, #992]
0x16B4	0x191B    ADDS	R3, R3, R4
0x16B6	0x681C    LDR	R4, [R3, #0]
0x16B8	0x9B08    LDR	R3, [SP, #32]
0x16BA	0x42A3    CMP	R3, R4
0x16BC	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x16BE	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x16C0	0xF89D3012  LDRB	R3, [SP, #18]
0x16C4	0x1C5B    ADDS	R3, R3, #1
0x16C6	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x16CA	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x16CC	0xF89D4012  LDRB	R4, [SP, #18]
0x16D0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x16D4	0x1B1B    SUB	R3, R3, R4
0x16D6	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x16DA	0x9808    LDR	R0, [SP, #32]
0x16DC	0xF7FFF908  BL	__UnsignedIntegralToFloat+0
0x16E0	0x900D    STR	R0, [SP, #52]
0x16E2	0x900D    STR	R0, [SP, #52]
0x16E4	0x9A0D    LDR	R2, [SP, #52]
0x16E6	0x9806    LDR	R0, [SP, #24]
0x16E8	0xF7FFF880  BL	__Sub_FP+0
0x16EC	0x900E    STR	R0, [SP, #56]
0x16EE	0xF9BD0010  LDRSH	R0, [SP, #16]
0x16F2	0xF7FEFE05  BL	__Lib_Sprintf_scale+0
0x16F6	0x9A0E    LDR	R2, [SP, #56]
0x16F8	0xF7FEFDA0  BL	__Mul_FP+0
0x16FC	0xF04F527C  MOV	R2, #1056964608
0x1700	0xF7FEFEBC  BL	__Add_FP+0
0x1704	0xF7FEFFFA  BL	__FloatToUnsignedIntegral+0
0x1708	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x170A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x170E	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x1710	0x9D08    LDR	R5, [SP, #32]
0x1712	0x240A    MOVS	R4, #10
0x1714	0xFBB5F3F4  UDIV	R3, R5, R4
0x1718	0xFB045313  MLS	R3, R4, R3, R5
0x171C	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x171E	0x9C08    LDR	R4, [SP, #32]
0x1720	0x230A    MOVS	R3, #10
0x1722	0xFBB4F3F3  UDIV	R3, R4, R3
0x1726	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x1728	0xF9BD3010  LDRSH	R3, [SP, #16]
0x172C	0x1E5B    SUBS	R3, R3, #1
0x172E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x1732	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x1734	0x46E1    MOV	R9, R12
0x1736	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x1738	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x173A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x173E	0x2B0C    CMP	R3, #12
0x1740	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x1742	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1746	0xF7FEFF19  BL	__Lib_Sprintf_fround+0
0x174A	0x9A06    LDR	R2, [SP, #24]
0x174C	0xF7FEFE96  BL	__Add_FP+0
0x1750	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x1752	0x9A06    LDR	R2, [SP, #24]
0x1754	0xF04F0000  MOV	R0, #0
0x1758	0xF7FEFF80  BL	__Compare_FP+0
0x175C	0xF2400000  MOVW	R0, #0
0x1760	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x1762	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x1764	0x2800    CMP	R0, #0
0x1766	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x1768	0x9806    LDR	R0, [SP, #24]
0x176A	0xF7FEFFC7  BL	__FloatToUnsignedIntegral+0
0x176E	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x1770	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1774	0x2B01    CMP	R3, #1
0x1776	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x1778	0xF9BD001C  LDRSH	R0, [SP, #28]
0x177C	0xF7FEFDC0  BL	__Lib_Sprintf_scale+0
0x1780	0x900D    STR	R0, [SP, #52]
0x1782	0x9A0D    LDR	R2, [SP, #52]
0x1784	0x9806    LDR	R0, [SP, #24]
0x1786	0xF7FFF9C1  BL	__Div_FP+0
0x178A	0x4AC3    LDR	R2, [PC, #780]
0x178C	0xF7FEFF66  BL	__Compare_FP+0
0x1790	0xF2400000  MOVW	R0, #0
0x1794	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x1796	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x1798	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x179A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x179E	0x3B09    SUBS	R3, #9
0x17A0	0xF8AD301C  STRH	R3, [SP, #28]
0x17A4	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x17A6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x17AA	0x3B08    SUBS	R3, #8
0x17AC	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x17B0	0xF9BD001C  LDRSH	R0, [SP, #28]
0x17B4	0xF7FEFDA4  BL	__Lib_Sprintf_scale+0
0x17B8	0x900D    STR	R0, [SP, #52]
0x17BA	0x9A0D    LDR	R2, [SP, #52]
0x17BC	0x9806    LDR	R0, [SP, #24]
0x17BE	0xF7FFF9A5  BL	__Div_FP+0
0x17C2	0xF7FEFF9B  BL	__FloatToUnsignedIntegral+0
0x17C6	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x17C8	0xF04F0300  MOV	R3, #0
0x17CC	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x17CE	0xE011    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x17D0	0x9806    LDR	R0, [SP, #24]
0x17D2	0xF7FEFF93  BL	__FloatToUnsignedIntegral+0
0x17D6	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x17D8	0x9808    LDR	R0, [SP, #32]
0x17DA	0xF7FFF889  BL	__UnsignedIntegralToFloat+0
0x17DE	0x900D    STR	R0, [SP, #52]
0x17E0	0x900D    STR	R0, [SP, #52]
0x17E2	0x9A0D    LDR	R2, [SP, #52]
0x17E4	0x9806    LDR	R0, [SP, #24]
0x17E6	0xF7FFF801  BL	__Sub_FP+0
0x17EA	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x17EC	0x2300    MOVS	R3, #0
0x17EE	0xB21B    SXTH	R3, R3
0x17F0	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x17F4	0x2301    MOVS	R3, #1
0x17F6	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x17FA	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x17FC	0xF89D3012  LDRB	R3, [SP, #18]
0x1800	0x2B0A    CMP	R3, #10
0x1802	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x1804	0xF89D3012  LDRB	R3, [SP, #18]
0x1808	0x009C    LSLS	R4, R3, #2
0x180A	0x4BA2    LDR	R3, [PC, #648]
0x180C	0x191B    ADDS	R3, R3, R4
0x180E	0x681C    LDR	R4, [R3, #0]
0x1810	0x9B08    LDR	R3, [SP, #32]
0x1812	0x42A3    CMP	R3, R4
0x1814	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x1816	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x1818	0xF89D3012  LDRB	R3, [SP, #18]
0x181C	0x1C5B    ADDS	R3, R3, #1
0x181E	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x1822	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x1824	0xF89D4012  LDRB	R4, [SP, #18]
0x1828	0xF9BD3010  LDRSH	R3, [SP, #16]
0x182C	0x191C    ADDS	R4, R3, R4
0x182E	0xB224    SXTH	R4, R4
0x1830	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1834	0x18E4    ADDS	R4, R4, R3
0x1836	0xB224    SXTH	R4, R4
0x1838	0xF9BD3014  LDRSH	R3, [SP, #20]
0x183C	0x1B1B    SUB	R3, R3, R4
0x183E	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x1842	0xF8BD3016  LDRH	R3, [SP, #22]
0x1846	0xF4036300  AND	R3, R3, #2048
0x184A	0xB29B    UXTH	R3, R3
0x184C	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x184E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1852	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x1854	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x1856	0xF9BD3014  LDRSH	R3, [SP, #20]
0x185A	0x1E5B    SUBS	R3, R3, #1
0x185C	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x1860	0xF8BD3016  LDRH	R3, [SP, #22]
0x1864	0xF0030303  AND	R3, R3, #3
0x1868	0xB29B    UXTH	R3, R3
0x186A	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x186C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1870	0x1E5B    SUBS	R3, R3, #1
0x1872	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x1876	0xF8BD3016  LDRH	R3, [SP, #22]
0x187A	0xF0030304  AND	R3, R3, #4
0x187E	0xB29B    UXTH	R3, R3
0x1880	0x2B00    CMP	R3, #0
0x1882	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x1884	0xF8BD3016  LDRH	R3, [SP, #22]
0x1888	0xF0030302  AND	R3, R3, #2
0x188C	0xB29B    UXTH	R3, R3
0x188E	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x1890	0xF8BD3016  LDRH	R3, [SP, #22]
0x1894	0xF0030301  AND	R3, R3, #1
0x1898	0xB29B    UXTH	R3, R3
0x189A	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x189C	0x232D    MOVS	R3, #45
0x189E	0xF88D300A  STRB	R3, [SP, #10]
0x18A2	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x18A4	0x232B    MOVS	R3, #43
0x18A6	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x18AA	0xF89D300A  LDRB	R3, [SP, #10]
0x18AE	0x703B    STRB	R3, [R7, #0]
0x18B0	0x1C7F    ADDS	R7, R7, #1
0x18B2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x18B6	0x1C5B    ADDS	R3, R3, #1
0x18B8	0xF8AD3028  STRH	R3, [SP, #40]
0x18BC	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x18BE	0xF8BD3016  LDRH	R3, [SP, #22]
0x18C2	0xF0030301  AND	R3, R3, #1
0x18C6	0xB29B    UXTH	R3, R3
0x18C8	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x18CA	0x2320    MOVS	R3, #32
0x18CC	0x703B    STRB	R3, [R7, #0]
0x18CE	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x18D0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x18D4	0x1C5B    ADDS	R3, R3, #1
0x18D6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x18DA	0x4637    MOV	R7, R6
0x18DC	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x18DE	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x18E0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18E4	0x2B00    CMP	R3, #0
0x18E6	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x18E8	0x2330    MOVS	R3, #48
0x18EA	0x7013    STRB	R3, [R2, #0]
0x18EC	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x18EE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x18F2	0x1C5B    ADDS	R3, R3, #1
0x18F4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x18F8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18FC	0x1E5B    SUBS	R3, R3, #1
0x18FE	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x1902	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x1904	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1906	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x1908	0xF8BD3016  LDRH	R3, [SP, #22]
0x190C	0xF0030308  AND	R3, R3, #8
0x1910	0xB29B    UXTH	R3, R3
0x1912	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x1914	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x1916	0xF9BD3014  LDRSH	R3, [SP, #20]
0x191A	0x2B00    CMP	R3, #0
0x191C	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x191E	0x2320    MOVS	R3, #32
0x1920	0x7003    STRB	R3, [R0, #0]
0x1922	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x1924	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1928	0x1C5B    ADDS	R3, R3, #1
0x192A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x192E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1932	0x1E5B    SUBS	R3, R3, #1
0x1934	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x1938	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x193A	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x193C	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x193E	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x1940	0xF8BD3016  LDRH	R3, [SP, #22]
0x1944	0xF0030302  AND	R3, R3, #2
0x1948	0xB29B    UXTH	R3, R3
0x194A	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x194C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1950	0xF0030301  AND	R3, R3, #1
0x1954	0xB29B    UXTH	R3, R3
0x1956	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x1958	0x232D    MOVS	R3, #45
0x195A	0xF88D300B  STRB	R3, [SP, #11]
0x195E	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x1960	0x232B    MOVS	R3, #43
0x1962	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x1966	0xF89D300B  LDRB	R3, [SP, #11]
0x196A	0x7003    STRB	R3, [R0, #0]
0x196C	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x196E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1972	0x1C5B    ADDS	R3, R3, #1
0x1974	0xF8AD3028  STRH	R3, [SP, #40]
0x1978	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x197A	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x197C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1980	0xF0030301  AND	R3, R3, #1
0x1984	0xB29B    UXTH	R3, R3
0x1986	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x1988	0x2320    MOVS	R3, #32
0x198A	0x7003    STRB	R3, [R0, #0]
0x198C	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x198E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1992	0x1C5B    ADDS	R3, R3, #1
0x1994	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x1998	0x460E    MOV	R6, R1
0x199A	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x199C	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x199E	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x19A0	0xF89D4012  LDRB	R4, [SP, #18]
0x19A4	0xF89D3012  LDRB	R3, [SP, #18]
0x19A8	0x1E5B    SUBS	R3, R3, #1
0x19AA	0xF88D3012  STRB	R3, [SP, #18]
0x19AE	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x19B0	0xF89D3012  LDRB	R3, [SP, #18]
0x19B4	0x009C    LSLS	R4, R3, #2
0x19B6	0x4B37    LDR	R3, [PC, #220]
0x19B8	0x191B    ADDS	R3, R3, R4
0x19BA	0x681C    LDR	R4, [R3, #0]
0x19BC	0x9B08    LDR	R3, [SP, #32]
0x19BE	0xFBB3F5F4  UDIV	R5, R3, R4
0x19C2	0x240A    MOVS	R4, #10
0x19C4	0xFBB5F3F4  UDIV	R3, R5, R4
0x19C8	0xFB045313  MLS	R3, R4, R3, R5
0x19CC	0x3330    ADDS	R3, #48
0x19CE	0x7013    STRB	R3, [R2, #0]
0x19D0	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x19D2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x19D6	0x1C5B    ADDS	R3, R3, #1
0x19D8	0xF8AD3028  STRH	R3, [SP, #40]
0x19DC	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x19DE	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x19E0	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x19E2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x19E6	0x2B00    CMP	R3, #0
0x19E8	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x19EA	0x2330    MOVS	R3, #48
0x19EC	0x7003    STRB	R3, [R0, #0]
0x19EE	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x19F0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x19F4	0x1C5B    ADDS	R3, R3, #1
0x19F6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x19FA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x19FE	0x1E5B    SUBS	R3, R3, #1
0x1A00	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x1A04	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x1A06	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x1A08	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A0C	0x2B08    CMP	R3, #8
0x1A0E	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x1A10	0x2308    MOVS	R3, #8
0x1A12	0xF88D3012  STRB	R3, [SP, #18]
0x1A16	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x1A18	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A1C	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x1A20	0xF89D4012  LDRB	R4, [SP, #18]
0x1A24	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A28	0x1B1B    SUB	R3, R3, R4
0x1A2A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x1A2E	0xF89D3012  LDRB	R3, [SP, #18]
0x1A32	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x1A34	0xF8BD3016  LDRH	R3, [SP, #22]
0x1A38	0xF4036300  AND	R3, R3, #2048
0x1A3C	0xB29B    UXTH	R3, R3
0x1A3E	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x1A40	0x4681    MOV	R9, R0
0x1A42	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x1A44	0x232E    MOVS	R3, #46
0x1A46	0x7003    STRB	R3, [R0, #0]
0x1A48	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x1A4A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1A4E	0x1C5B    ADDS	R3, R3, #1
0x1A50	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x1A54	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x1A56	0xF89D0012  LDRB	R0, [SP, #18]
0x1A5A	0xF7FEFC51  BL	__Lib_Sprintf_scale+0
0x1A5E	0x9A06    LDR	R2, [SP, #24]
0x1A60	0xF7FEFBEC  BL	__Mul_FP+0
0x1A64	0xF7FEFBC8  BL	__FloatToSignedIntegral+0
0x1A68	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x1A6A	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x1A6C	0xF89D3012  LDRB	R3, [SP, #18]
0x1A70	0xB30B    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x1A72	0xF89D3012  LDRB	R3, [SP, #18]
0x1A76	0x1E5B    SUBS	R3, R3, #1
0x1A78	0xB2DB    UXTB	R3, R3
0x1A7A	0xF88D3012  STRB	R3, [SP, #18]
0x1A7E	0x009C    LSLS	R4, R3, #2
0x1A80	0x4B04    LDR	R3, [PC, #16]
0x1A82	0x191B    ADDS	R3, R3, R4
0x1A84	0x681C    LDR	R4, [R3, #0]
0x1A86	0x9B08    LDR	R3, [SP, #32]
0x1A88	0xFBB3F5F4  UDIV	R5, R3, R4
0x1A8C	0x240A    MOVS	R4, #10
0x1A8E	0xFBB5F3F4  UDIV	R3, R5, R4
0x1A92	0xE003    B	#6
0x1A94	0x30A80000  	__Lib_Sprintf_dpowers+0
0x1A98	0x705F4089  	#1082749023
0x1A9C	0xFB045313  MLS	R3, R4, R3, R5
0x1AA0	0x3330    ADDS	R3, #48
0x1AA2	0x703B    STRB	R3, [R7, #0]
0x1AA4	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x1AA8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1AAC	0x1C5B    ADDS	R3, R3, #1
0x1AAE	0xF8AD3028  STRH	R3, [SP, #40]
0x1AB2	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x1AB4	0xE7DA    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x1AB6	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x1AB8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1ABC	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x1ABE	0x2330    MOVS	R3, #48
0x1AC0	0x7013    STRB	R3, [R2, #0]
0x1AC2	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x1AC4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1AC8	0x1C5B    ADDS	R3, R3, #1
0x1ACA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x1ACE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AD2	0x1E5B    SUBS	R3, R3, #1
0x1AD4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x1AD8	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x1ADA	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x1ADC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AE0	0xF0030308  AND	R3, R3, #8
0x1AE4	0xB29B    UXTH	R3, R3
0x1AE6	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x1AE8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1AEC	0x2B00    CMP	R3, #0
0x1AEE	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x1AF0	0x4610    MOV	R0, R2
0x1AF2	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x1AF4	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x1AF6	0x2320    MOVS	R3, #32
0x1AF8	0x7003    STRB	R3, [R0, #0]
0x1AFA	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x1AFC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1B00	0x1C5B    ADDS	R3, R3, #1
0x1B02	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x1B06	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1B0A	0x1E5B    SUBS	R3, R3, #1
0x1B0C	0xB21B    SXTH	R3, R3
0x1B0E	0xF8AD3014  STRH	R3, [SP, #20]
0x1B12	0x2B00    CMP	R3, #0
0x1B14	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x1B16	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x1B18	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x1B1A	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x1B1C	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x1B1E	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1B20	0xF7FFB850  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x1B24	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B28	0xF00303C0  AND	R3, R3, #192
0x1B2C	0xB29B    UXTH	R3, R3
0x1B2E	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x1B30	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B34	0xF0030310  AND	R3, R3, #16
0x1B38	0xB29B    UXTH	R3, R3
0x1B3A	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x1B3C	0x9B0C    LDR	R3, [SP, #48]
0x1B3E	0x681D    LDR	R5, [R3, #0]
0x1B40	0x1D2C    ADDS	R4, R5, #4
0x1B42	0x9B0C    LDR	R3, [SP, #48]
0x1B44	0x601C    STR	R4, [R3, #0]
0x1B46	0x682B    LDR	R3, [R5, #0]
0x1B48	0x9308    STR	R3, [SP, #32]
0x1B4A	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x1B4C	0x9B0C    LDR	R3, [SP, #48]
0x1B4E	0x681D    LDR	R5, [R3, #0]
0x1B50	0x1D2C    ADDS	R4, R5, #4
0x1B52	0x9B0C    LDR	R3, [SP, #48]
0x1B54	0x601C    STR	R4, [R3, #0]
0x1B56	0xF9B53000  LDRSH	R3, [R5, #0]
0x1B5A	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x1B5C	0x9B08    LDR	R3, [SP, #32]
0x1B5E	0x2B00    CMP	R3, #0
0x1B60	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x1B62	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B66	0xF0430303  ORR	R3, R3, #3
0x1B6A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x1B6E	0x9B08    LDR	R3, [SP, #32]
0x1B70	0x425B    RSBS	R3, R3, #0
0x1B72	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x1B74	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x1B76	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B7A	0xF0030310  AND	R3, R3, #16
0x1B7E	0xB29B    UXTH	R3, R3
0x1B80	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x1B82	0x9B0C    LDR	R3, [SP, #48]
0x1B84	0x681D    LDR	R5, [R3, #0]
0x1B86	0x1D2C    ADDS	R4, R5, #4
0x1B88	0x9B0C    LDR	R3, [SP, #48]
0x1B8A	0x601C    STR	R4, [R3, #0]
0x1B8C	0x682B    LDR	R3, [R5, #0]
0x1B8E	0x9308    STR	R3, [SP, #32]
0x1B90	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x1B92	0x9B0C    LDR	R3, [SP, #48]
0x1B94	0x681D    LDR	R5, [R3, #0]
0x1B96	0x1D2C    ADDS	R4, R5, #4
0x1B98	0x9B0C    LDR	R3, [SP, #48]
0x1B9A	0x601C    STR	R4, [R3, #0]
0x1B9C	0x882B    LDRH	R3, [R5, #0]
0x1B9E	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x1BA0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1BA4	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x1BA6	0x9B08    LDR	R3, [SP, #32]
0x1BA8	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x1BAA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1BAE	0x1C5B    ADDS	R3, R3, #1
0x1BB0	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x1BB4	0xF8BD3016  LDRH	R3, [SP, #22]
0x1BB8	0xF00303C0  AND	R3, R3, #192
0x1BBC	0xB2DD    UXTB	R5, R3
0x1BBE	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x1BC0	0x2301    MOVS	R3, #1
0x1BC2	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x1BC6	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x1BC8	0xF89D3012  LDRB	R3, [SP, #18]
0x1BCC	0x2B0A    CMP	R3, #10
0x1BCE	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x1BD0	0xF89D3012  LDRB	R3, [SP, #18]
0x1BD4	0x009C    LSLS	R4, R3, #2
0x1BD6	0x4BF8    LDR	R3, [PC, #992]
0x1BD8	0x191B    ADDS	R3, R3, R4
0x1BDA	0x681C    LDR	R4, [R3, #0]
0x1BDC	0x9B08    LDR	R3, [SP, #32]
0x1BDE	0x42A3    CMP	R3, R4
0x1BE0	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x1BE2	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x1BE4	0xF89D3012  LDRB	R3, [SP, #18]
0x1BE8	0x1C5B    ADDS	R3, R3, #1
0x1BEA	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x1BEE	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x1BF0	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x1BF2	0x2301    MOVS	R3, #1
0x1BF4	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x1BF8	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x1BFA	0xF89D3012  LDRB	R3, [SP, #18]
0x1BFE	0x2B08    CMP	R3, #8
0x1C00	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x1C02	0xF89D3012  LDRB	R3, [SP, #18]
0x1C06	0x009C    LSLS	R4, R3, #2
0x1C08	0x4BEC    LDR	R3, [PC, #944]
0x1C0A	0x191B    ADDS	R3, R3, R4
0x1C0C	0x681C    LDR	R4, [R3, #0]
0x1C0E	0x9B08    LDR	R3, [SP, #32]
0x1C10	0x42A3    CMP	R3, R4
0x1C12	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x1C14	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x1C16	0xF89D3012  LDRB	R3, [SP, #18]
0x1C1A	0x1C5B    ADDS	R3, R3, #1
0x1C1C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x1C20	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x1C22	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x1C24	0x2301    MOVS	R3, #1
0x1C26	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x1C2A	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x1C2C	0xF89D3012  LDRB	R3, [SP, #18]
0x1C30	0x2B0C    CMP	R3, #12
0x1C32	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x1C34	0xF89D3012  LDRB	R3, [SP, #18]
0x1C38	0x009C    LSLS	R4, R3, #2
0x1C3A	0x4BE1    LDR	R3, [PC, #900]
0x1C3C	0x191B    ADDS	R3, R3, R4
0x1C3E	0x681C    LDR	R4, [R3, #0]
0x1C40	0x9B08    LDR	R3, [SP, #32]
0x1C42	0x42A3    CMP	R3, R4
0x1C44	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x1C46	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x1C48	0xF89D3012  LDRB	R3, [SP, #18]
0x1C4C	0x1C5B    ADDS	R3, R3, #1
0x1C4E	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x1C52	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x1C54	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x1C56	0x2D00    CMP	R5, #0
0x1C58	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x1C5A	0x2DC0    CMP	R5, #192
0x1C5C	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x1C5E	0x2D80    CMP	R5, #128
0x1C60	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x1C62	0x2D40    CMP	R5, #64
0x1C64	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x1C66	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x1C68	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1C6C	0xF89D3012  LDRB	R3, [SP, #18]
0x1C70	0x42A3    CMP	R3, R4
0x1C72	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x1C74	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C78	0xF88D3012  STRB	R3, [SP, #18]
0x1C7C	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x1C7E	0xF89D4012  LDRB	R4, [SP, #18]
0x1C82	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C86	0x42A3    CMP	R3, R4
0x1C88	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x1C8A	0xF89D3012  LDRB	R3, [SP, #18]
0x1C8E	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x1C92	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1C96	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x1C98	0xF8BD3016  LDRH	R3, [SP, #22]
0x1C9C	0xF0030303  AND	R3, R3, #3
0x1CA0	0xB29B    UXTH	R3, R3
0x1CA2	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x1CA4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1CA8	0x1E5B    SUBS	R3, R3, #1
0x1CAA	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x1CAE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1CB2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1CB6	0x42A3    CMP	R3, R4
0x1CB8	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x1CBA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1CBE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1CC2	0x1B1B    SUB	R3, R3, R4
0x1CC4	0xF8AD3014  STRH	R3, [SP, #20]
0x1CC8	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x1CCA	0x2300    MOVS	R3, #0
0x1CCC	0xB21B    SXTH	R3, R3
0x1CCE	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x1CD2	0xF8BD4016  LDRH	R4, [SP, #22]
0x1CD6	0xF64003C4  MOVW	R3, #2244
0x1CDA	0xEA040303  AND	R3, R4, R3, LSL #0
0x1CDE	0xB29B    UXTH	R3, R3
0x1CE0	0xF5B36F04  CMP	R3, #2112
0x1CE4	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x1CE6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1CEA	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x1CEC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1CF0	0x1E5B    SUBS	R3, R3, #1
0x1CF2	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x1CF6	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x1CF8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1CFC	0xF403630C  AND	R3, R3, #2240
0x1D00	0xB29B    UXTH	R3, R3
0x1D02	0xF5B36F08  CMP	R3, #2176
0x1D06	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x1D08	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D0C	0x2B02    CMP	R3, #2
0x1D0E	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x1D10	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D14	0x1E9B    SUBS	R3, R3, #2
0x1D16	0xF8AD3014  STRH	R3, [SP, #20]
0x1D1A	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x1D1C	0x2300    MOVS	R3, #0
0x1D1E	0xB21B    SXTH	R3, R3
0x1D20	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x1D24	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D28	0xF0030304  AND	R3, R3, #4
0x1D2C	0xB29B    UXTH	R3, R3
0x1D2E	0x2B00    CMP	R3, #0
0x1D30	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x1D34	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D38	0xF0030302  AND	R3, R3, #2
0x1D3C	0xB29B    UXTH	R3, R3
0x1D3E	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x1D40	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D44	0xF0030301  AND	R3, R3, #1
0x1D48	0xB29B    UXTH	R3, R3
0x1D4A	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x1D4C	0x232D    MOVS	R3, #45
0x1D4E	0xF88D300C  STRB	R3, [SP, #12]
0x1D52	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x1D54	0x232B    MOVS	R3, #43
0x1D56	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x1D5A	0xF89D300C  LDRB	R3, [SP, #12]
0x1D5E	0x703B    STRB	R3, [R7, #0]
0x1D60	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x1D62	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D66	0x1C5B    ADDS	R3, R3, #1
0x1D68	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1D6C	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x1D6E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D72	0xF0030301  AND	R3, R3, #1
0x1D76	0xB29B    UXTH	R3, R3
0x1D78	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x1D7A	0x2320    MOVS	R3, #32
0x1D7C	0x703B    STRB	R3, [R7, #0]
0x1D7E	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x1D80	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D84	0x1C5B    ADDS	R3, R3, #1
0x1D86	0xF8AD3028  STRH	R3, [SP, #40]
0x1D8A	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x1D8C	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x1D8E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D92	0xF403630C  AND	R3, R3, #2240
0x1D96	0xB29B    UXTH	R3, R3
0x1D98	0xF5B36F08  CMP	R3, #2176
0x1D9C	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x1D9E	0x2330    MOVS	R3, #48
0x1DA0	0x703B    STRB	R3, [R7, #0]
0x1DA2	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x1DA4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1DA8	0x1C5B    ADDS	R3, R3, #1
0x1DAA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x1DAE	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DB2	0xF0030320  AND	R3, R3, #32
0x1DB6	0xB29B    UXTH	R3, R3
0x1DB8	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x1DBA	0x2358    MOVS	R3, #88
0x1DBC	0xF88D300D  STRB	R3, [SP, #13]
0x1DC0	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x1DC2	0x2378    MOVS	R3, #120
0x1DC4	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x1DC8	0xF89D300D  LDRB	R3, [SP, #13]
0x1DCC	0x7003    STRB	R3, [R0, #0]
0x1DCE	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1DD0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1DD4	0x1C5B    ADDS	R3, R3, #1
0x1DD6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x1DDA	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x1DDC	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x1DDE	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x1DE0	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x1DE2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DE6	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x1DE8	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x1DEA	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x1DEC	0x2330    MOVS	R3, #48
0x1DEE	0x7003    STRB	R3, [R0, #0]
0x1DF0	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x1DF2	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x1DF4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1DF8	0x1C5B    ADDS	R3, R3, #1
0x1DFA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x1DFE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1E02	0x1E5B    SUBS	R3, R3, #1
0x1E04	0xB21B    SXTH	R3, R3
0x1E06	0xF8AD3014  STRH	R3, [SP, #20]
0x1E0A	0x2B00    CMP	R3, #0
0x1E0C	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x1E0E	0x465C    MOV	R4, R11
0x1E10	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x1E12	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x1E14	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x1E16	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1E1A	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x1E1C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E20	0xF0030308  AND	R3, R3, #8
0x1E24	0xB29B    UXTH	R3, R3
0x1E26	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x1E28	0x4638    MOV	R0, R7
0x1E2A	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x1E2C	0x2320    MOVS	R3, #32
0x1E2E	0x7003    STRB	R3, [R0, #0]
0x1E30	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x1E32	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E36	0x1C5B    ADDS	R3, R3, #1
0x1E38	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x1E3C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1E40	0x1E5B    SUBS	R3, R3, #1
0x1E42	0xB21B    SXTH	R3, R3
0x1E44	0xF8AD3014  STRH	R3, [SP, #20]
0x1E48	0x2B00    CMP	R3, #0
0x1E4A	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x1E4C	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x1E4E	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x1E50	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x1E52	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x1E54	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E58	0xF0030302  AND	R3, R3, #2
0x1E5C	0xB29B    UXTH	R3, R3
0x1E5E	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x1E60	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E64	0xF0030301  AND	R3, R3, #1
0x1E68	0xB29B    UXTH	R3, R3
0x1E6A	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x1E6C	0x232D    MOVS	R3, #45
0x1E6E	0xF88D300E  STRB	R3, [SP, #14]
0x1E72	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x1E74	0x232B    MOVS	R3, #43
0x1E76	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x1E7A	0xF89D300E  LDRB	R3, [SP, #14]
0x1E7E	0x703B    STRB	R3, [R7, #0]
0x1E80	0x1C7F    ADDS	R7, R7, #1
0x1E82	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E86	0x1C5B    ADDS	R3, R3, #1
0x1E88	0xF8AD3028  STRH	R3, [SP, #40]
0x1E8C	0x4638    MOV	R0, R7
0x1E8E	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x1E90	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E94	0xF0030301  AND	R3, R3, #1
0x1E98	0xB29B    UXTH	R3, R3
0x1E9A	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x1E9C	0x2320    MOVS	R3, #32
0x1E9E	0x703B    STRB	R3, [R7, #0]
0x1EA0	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x1EA2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1EA6	0x1C5B    ADDS	R3, R3, #1
0x1EA8	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1EAC	0x4607    MOV	R7, R0
0x1EAE	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x1EB0	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x1EB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x1EB6	0xF403630C  AND	R3, R3, #2240
0x1EBA	0xB29B    UXTH	R3, R3
0x1EBC	0xF5B36F04  CMP	R3, #2112
0x1EC0	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x1EC2	0x2330    MOVS	R3, #48
0x1EC4	0x7003    STRB	R3, [R0, #0]
0x1EC6	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1EC8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1ECC	0x1C5B    ADDS	R3, R3, #1
0x1ECE	0xF8AD3028  STRH	R3, [SP, #40]
0x1ED2	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x1ED4	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x1ED6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1EDA	0xF403630C  AND	R3, R3, #2240
0x1EDE	0xB29B    UXTH	R3, R3
0x1EE0	0xF5B36F08  CMP	R3, #2176
0x1EE4	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x1EE6	0x2330    MOVS	R3, #48
0x1EE8	0x7003    STRB	R3, [R0, #0]
0x1EEA	0x1C40    ADDS	R0, R0, #1
0x1EEC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1EF0	0x1C5B    ADDS	R3, R3, #1
0x1EF2	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x1EF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1EFA	0xF0030320  AND	R3, R3, #32
0x1EFE	0xB29B    UXTH	R3, R3
0x1F00	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x1F02	0x2358    MOVS	R3, #88
0x1F04	0xF88D300F  STRB	R3, [SP, #15]
0x1F08	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x1F0A	0x2378    MOVS	R3, #120
0x1F0C	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x1F10	0xF89D300F  LDRB	R3, [SP, #15]
0x1F14	0x7003    STRB	R3, [R0, #0]
0x1F16	0x1C40    ADDS	R0, R0, #1
0x1F18	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F1C	0x1C5B    ADDS	R3, R3, #1
0x1F1E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1F22	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x1F24	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x1F26	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x1F28	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x1F2A	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x1F2C	0xF89D4012  LDRB	R4, [SP, #18]
0x1F30	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F34	0x42A3    CMP	R3, R4
0x1F36	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x1F38	0x2330    MOVS	R3, #48
0x1F3A	0x700B    STRB	R3, [R1, #0]
0x1F3C	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x1F3E	0x461C    MOV	R4, R3
0x1F40	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F44	0x1C5B    ADDS	R3, R3, #1
0x1F46	0xF8AD3028  STRH	R3, [SP, #40]
0x1F4A	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x1F4C	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x1F4E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1F52	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F56	0x1E5B    SUBS	R3, R3, #1
0x1F58	0xF8AD3010  STRH	R3, [SP, #16]
0x1F5C	0x2C00    CMP	R4, #0
0x1F5E	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x1F62	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F66	0xF00303C0  AND	R3, R3, #192
0x1F6A	0xB2DE    UXTB	R6, R3
0x1F6C	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x1F6E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F72	0x009C    LSLS	R4, R3, #2
0x1F74	0x4B10    LDR	R3, [PC, #64]
0x1F76	0x191B    ADDS	R3, R3, R4
0x1F78	0x681C    LDR	R4, [R3, #0]
0x1F7A	0x9B08    LDR	R3, [SP, #32]
0x1F7C	0xFBB3F5F4  UDIV	R5, R3, R4
0x1F80	0x240A    MOVS	R4, #10
0x1F82	0xFBB5F3F4  UDIV	R3, R5, R4
0x1F86	0xFB045313  MLS	R3, R4, R3, R5
0x1F8A	0x3330    ADDS	R3, #48
0x1F8C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x1F90	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x1F92	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F96	0xF0030320  AND	R3, R3, #32
0x1F9A	0xB29B    UXTH	R3, R3
0x1F9C	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x1F9E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1FA2	0x009C    LSLS	R4, R3, #2
0x1FA4	0x4B05    LDR	R3, [PC, #20]
0x1FA6	0x191B    ADDS	R3, R3, R4
0x1FA8	0x681C    LDR	R4, [R3, #0]
0x1FAA	0x9B08    LDR	R3, [SP, #32]
0x1FAC	0xFBB3F3F4  UDIV	R3, R3, R4
0x1FB0	0xF003040F  AND	R4, R3, #15
0x1FB4	0xF000B806  B	#12
0x1FB8	0x30A80000  	__Lib_Sprintf_dpowers+0
0x1FBC	0x30D00000  	__Lib_Sprintf_hexpowers+0
0x1FC0	0x30780000  	__Lib_Sprintf_octpowers+0
0x1FC4	0x4B31    LDR	R3, [PC, #196]
0x1FC6	0x191B    ADDS	R3, R3, R4
0x1FC8	0x781B    LDRB	R3, [R3, #0]
0x1FCA	0xF88D3012  STRB	R3, [SP, #18]
0x1FCE	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x1FD0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1FD4	0x009C    LSLS	R4, R3, #2
0x1FD6	0x4B2E    LDR	R3, [PC, #184]
0x1FD8	0x191B    ADDS	R3, R3, R4
0x1FDA	0x681C    LDR	R4, [R3, #0]
0x1FDC	0x9B08    LDR	R3, [SP, #32]
0x1FDE	0xFBB3F3F4  UDIV	R3, R3, R4
0x1FE2	0xF003040F  AND	R4, R3, #15
0x1FE6	0x4B2B    LDR	R3, [PC, #172]
0x1FE8	0x191B    ADDS	R3, R3, R4
0x1FEA	0x781B    LDRB	R3, [R3, #0]
0x1FEC	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x1FF0	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x1FF2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1FF6	0x009C    LSLS	R4, R3, #2
0x1FF8	0x4B27    LDR	R3, [PC, #156]
0x1FFA	0x191B    ADDS	R3, R3, R4
0x1FFC	0x681C    LDR	R4, [R3, #0]
0x1FFE	0x9B08    LDR	R3, [SP, #32]
0x2000	0xFBB3F3F4  UDIV	R3, R3, R4
0x2004	0xF0030307  AND	R3, R3, #7
0x2008	0x3330    ADDS	R3, #48
0x200A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x200E	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x2010	0x2E00    CMP	R6, #0
0x2012	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x2014	0x2EC0    CMP	R6, #192
0x2016	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x2018	0x2E80    CMP	R6, #128
0x201A	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x201C	0x2E40    CMP	R6, #64
0x201E	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x2020	0xF89D3012  LDRB	R3, [SP, #18]
0x2024	0x700B    STRB	R3, [R1, #0]
0x2026	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x2028	0xF9BD3028  LDRSH	R3, [SP, #40]
0x202C	0x1C5B    ADDS	R3, R3, #1
0x202E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x2032	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x2034	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x2036	0xF8BD3016  LDRH	R3, [SP, #22]
0x203A	0xF0030308  AND	R3, R3, #8
0x203E	0xB29B    UXTH	R3, R3
0x2040	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x2042	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2046	0x2B00    CMP	R3, #0
0x2048	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x204A	0x4608    MOV	R0, R1
0x204C	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x204E	0x2320    MOVS	R3, #32
0x2050	0x7003    STRB	R3, [R0, #0]
0x2052	0x1C43    ADDS	R3, R0, #1
0x2054	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x2056	0xF9BD3028  LDRSH	R3, [SP, #40]
0x205A	0x1C5B    ADDS	R3, R3, #1
0x205C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x2060	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2064	0x1E5B    SUBS	R3, R3, #1
0x2066	0xB21B    SXTH	R3, R3
0x2068	0xF8AD3014  STRH	R3, [SP, #20]
0x206C	0x2B00    CMP	R3, #0
0x206E	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x2070	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x2072	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x2074	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2076	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x2078	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x207A	0xF7FEBDA3  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x207E	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x2082	0xF8DDE000  LDR	LR, [SP, #0]
0x2086	0xB00F    ADD	SP, SP, #60
0x2088	0x4770    BX	LR
0x208A	0xBF00    NOP
0x208C	0x31010000  	__Lib_Sprintf_hexb+0
0x2090	0x30D00000  	__Lib_Sprintf_hexpowers+0
0x2094	0x30F00000  	__Lib_Sprintf_hexs+0
0x2098	0x30780000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x06E4	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x06E6	0x2839    CMP	R0, #57
0x06E8	0xD803    BHI	L_isdigit9
0x06EA	0x2830    CMP	R0, #48
0x06EC	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x06EE	0x2101    MOVS	R1, #1
0x06F0	0xE000    B	L_isdigit8
L_isdigit9:
0x06F2	0x2100    MOVS	R1, #0
L_isdigit8:
0x06F4	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x06F6	0xB001    ADD	SP, SP, #4
0x06F8	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x065C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x065E	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x0660	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x0662	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x0664	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x0666	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x066A	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x066E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0670	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x0672	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x0674	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x0676	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x0678	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x067A	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x067C	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x067E	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0680	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x0682	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x0686	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x068A	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x068C	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x068E	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x0692	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x0696	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x0698	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x069A	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x069E	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x06A2	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x06A4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x06A6	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x06A8	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x06AA	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x06AC	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x06AE	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x06B0	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x06B2	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x06B4	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x06B6	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x06B8	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x06BA	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x06BC	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x06C0	0xB001    ADD	SP, SP, #4
0x06C2	0x4770    BX	LR
; end of __Compare_FP
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x0300	0xB081    SUB	SP, SP, #4
0x0302	0xF8CDE000  STR	LR, [SP, #0]
0x0306	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x030A	0xF1B80F00  CMP	R8, #0
0x030E	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x0310	0xF1C80100  RSB	R1, R8, #0
0x0314	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x0318	0xB249    SXTB	R1, R1
0x031A	0x296E    CMP	R1, #110
0x031C	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x031E	0x2164    MOVS	R1, #100
0x0320	0xB249    SXTB	R1, R1
0x0322	0xFB98F1F1  SDIV	R1, R8, R1
0x0326	0xB249    SXTB	R1, R1
0x0328	0x3112    ADDS	R1, #18
0x032A	0xB209    SXTH	R1, R1
0x032C	0x008A    LSLS	R2, R1, #2
0x032E	0x4951    LDR	R1, [PC, #324]
0x0330	0x1889    ADDS	R1, R1, R2
0x0332	0x680B    LDR	R3, [R1, #0]
0x0334	0x2164    MOVS	R1, #100
0x0336	0xB249    SXTB	R1, R1
0x0338	0xFB98F2F1  SDIV	R2, R8, R1
0x033C	0xFB018212  MLS	R2, R1, R2, R8
0x0340	0xB252    SXTB	R2, R2
0x0342	0x210A    MOVS	R1, #10
0x0344	0xB249    SXTB	R1, R1
0x0346	0xFB92F1F1  SDIV	R1, R2, R1
0x034A	0xB249    SXTB	R1, R1
0x034C	0x3109    ADDS	R1, #9
0x034E	0xB209    SXTH	R1, R1
0x0350	0x008A    LSLS	R2, R1, #2
0x0352	0x4948    LDR	R1, [PC, #288]
0x0354	0x1889    ADDS	R1, R1, R2
0x0356	0x6808    LDR	R0, [R1, #0]
0x0358	0x461A    MOV	R2, R3
0x035A	0xF7FFFF6F  BL	__Mul_FP+0
0x035E	0x220A    MOVS	R2, #10
0x0360	0xB252    SXTB	R2, R2
0x0362	0xFB98F1F2  SDIV	R1, R8, R2
0x0366	0xFB028111  MLS	R1, R2, R1, R8
0x036A	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x036C	0x008A    LSLS	R2, R1, #2
0x036E	0x4941    LDR	R1, [PC, #260]
0x0370	0x1889    ADDS	R1, R1, R2
0x0372	0x680A    LDR	R2, [R1, #0]
0x0374	0xF7FFFF62  BL	__Mul_FP+0
0x0378	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x037A	0xF1B80F0A  CMP	R8, #10
0x037E	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x0380	0x210A    MOVS	R1, #10
0x0382	0xB249    SXTB	R1, R1
0x0384	0xFB98F1F1  SDIV	R1, R8, R1
0x0388	0xB249    SXTB	R1, R1
0x038A	0x3109    ADDS	R1, #9
0x038C	0xB209    SXTH	R1, R1
0x038E	0x008A    LSLS	R2, R1, #2
0x0390	0x4938    LDR	R1, [PC, #224]
0x0392	0x1889    ADDS	R1, R1, R2
0x0394	0x680B    LDR	R3, [R1, #0]
0x0396	0x220A    MOVS	R2, #10
0x0398	0xB252    SXTB	R2, R2
0x039A	0xFB98F1F2  SDIV	R1, R8, R2
0x039E	0xFB028111  MLS	R1, R2, R1, R8
0x03A2	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x03A4	0x008A    LSLS	R2, R1, #2
0x03A6	0x4933    LDR	R1, [PC, #204]
0x03A8	0x1889    ADDS	R1, R1, R2
0x03AA	0x6808    LDR	R0, [R1, #0]
0x03AC	0x461A    MOV	R2, R3
0x03AE	0xF7FFFF45  BL	__Mul_FP+0
0x03B2	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x03B4	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x03B8	0x492E    LDR	R1, [PC, #184]
0x03BA	0x1889    ADDS	R1, R1, R2
0x03BC	0x6809    LDR	R1, [R1, #0]
0x03BE	0x4608    MOV	R0, R1
0x03C0	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x03C2	0xF1B80F6E  CMP	R8, #110
0x03C6	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x03C8	0x2164    MOVS	R1, #100
0x03CA	0xB249    SXTB	R1, R1
0x03CC	0xFB98F1F1  SDIV	R1, R8, R1
0x03D0	0xB249    SXTB	R1, R1
0x03D2	0x3112    ADDS	R1, #18
0x03D4	0xB209    SXTH	R1, R1
0x03D6	0x008A    LSLS	R2, R1, #2
0x03D8	0x4927    LDR	R1, [PC, #156]
0x03DA	0x1889    ADDS	R1, R1, R2
0x03DC	0x680B    LDR	R3, [R1, #0]
0x03DE	0x2164    MOVS	R1, #100
0x03E0	0xB249    SXTB	R1, R1
0x03E2	0xFB98F2F1  SDIV	R2, R8, R1
0x03E6	0xFB018212  MLS	R2, R1, R2, R8
0x03EA	0xB252    SXTB	R2, R2
0x03EC	0x210A    MOVS	R1, #10
0x03EE	0xB249    SXTB	R1, R1
0x03F0	0xFB92F1F1  SDIV	R1, R2, R1
0x03F4	0xB249    SXTB	R1, R1
0x03F6	0x3109    ADDS	R1, #9
0x03F8	0xB209    SXTH	R1, R1
0x03FA	0x008A    LSLS	R2, R1, #2
0x03FC	0x491E    LDR	R1, [PC, #120]
0x03FE	0x1889    ADDS	R1, R1, R2
0x0400	0x6808    LDR	R0, [R1, #0]
0x0402	0x461A    MOV	R2, R3
0x0404	0xF7FFFF1A  BL	__Mul_FP+0
0x0408	0x220A    MOVS	R2, #10
0x040A	0xB252    SXTB	R2, R2
0x040C	0xFB98F1F2  SDIV	R1, R8, R2
0x0410	0xFB028111  MLS	R1, R2, R1, R8
0x0414	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0416	0x008A    LSLS	R2, R1, #2
0x0418	0x4917    LDR	R1, [PC, #92]
0x041A	0x1889    ADDS	R1, R1, R2
0x041C	0x680A    LDR	R2, [R1, #0]
0x041E	0xF7FFFF0D  BL	__Mul_FP+0
0x0422	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x0424	0xF1B80F0A  CMP	R8, #10
0x0428	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x042A	0x210A    MOVS	R1, #10
0x042C	0xB249    SXTB	R1, R1
0x042E	0xFB98F1F1  SDIV	R1, R8, R1
0x0432	0xB249    SXTB	R1, R1
0x0434	0x3109    ADDS	R1, #9
0x0436	0xB209    SXTH	R1, R1
0x0438	0x008A    LSLS	R2, R1, #2
0x043A	0x490F    LDR	R1, [PC, #60]
0x043C	0x1889    ADDS	R1, R1, R2
0x043E	0x680B    LDR	R3, [R1, #0]
0x0440	0x220A    MOVS	R2, #10
0x0442	0xB252    SXTB	R2, R2
0x0444	0xFB98F1F2  SDIV	R1, R8, R2
0x0448	0xFB028111  MLS	R1, R2, R1, R8
0x044C	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x044E	0x008A    LSLS	R2, R1, #2
0x0450	0x4909    LDR	R1, [PC, #36]
0x0452	0x1889    ADDS	R1, R1, R2
0x0454	0x6808    LDR	R0, [R1, #0]
0x0456	0x461A    MOV	R2, R3
0x0458	0xF7FFFEF0  BL	__Mul_FP+0
0x045C	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x045E	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x0462	0x4905    LDR	R1, [PC, #20]
0x0464	0x1889    ADDS	R1, R1, R2
0x0466	0x6809    LDR	R1, [R1, #0]
0x0468	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x046A	0xF8DDE000  LDR	LR, [SP, #0]
0x046E	0xB001    ADD	SP, SP, #4
0x0470	0x4770    BX	LR
0x0472	0xBF00    NOP
0x0474	0x30440000  	__Lib_Sprintf__npowers_+0
0x0478	0x30100000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x023C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x023E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x0240	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x0244	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x0246	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x024A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x024E	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x0252	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x0256	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x0258	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x025A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x025E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x0262	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0264	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x0266	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x0268	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x026C	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0270	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0272	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0274	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x0278	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x027C	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x027E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0280	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x0282	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0284	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0288	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x028A	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x028C	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x028E	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0290	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x0292	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0294	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x0296	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0298	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x029A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x029C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x02A0	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x02A2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x02A4	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x02A6	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x02AA	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x02AE	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x02B2	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x02B4	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x02B6	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x02B8	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x02BA	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x02BE	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x02C2	0xB001    ADD	SP, SP, #4
0x02C4	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x0B0C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x0B0E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x0B10	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x0B14	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x0B16	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x0B1A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x0B1E	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x0B20	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x0B22	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x0B24	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x0B26	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x0B2A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x0B2E	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x0B30	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x0B32	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x0B34	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x0B38	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x0B3C	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x0B40	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x0B42	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x0B46	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x0B4A	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x0B4C	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x0B4E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x0B50	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x0B52	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x0B54	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x0B56	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x0B58	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x0B5A	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x0B5C	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x0B5E	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x0B62	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x0B64	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x0B66	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x0B68	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x0B6A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x0B6C	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x0B6E	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x0B70	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x0B72	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x0B74	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x0B78	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x0B7A	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x0B7C	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x0B80	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x0B82	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x0B84	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x0B86	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x0B88	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x0B8A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x0B8C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x0B90	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x0B92	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x0B94	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x0B96	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x0B98	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x0B9C	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x0B9E	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x0BA0	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x0BA2	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x0BA4	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x0BA8	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x0BAC	0xB001    ADD	SP, SP, #4
0x0BAE	0x4770    BX	LR
; end of __Div_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x06FC	0xB081    SUB	SP, SP, #4
0x06FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x0702	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x0704	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x0706	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0708	0xF7FFFD76  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x070C	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x070E	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x0712	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x0716	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0718	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x071A	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x071E	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x0720	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x0724	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x0726	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x072A	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x072E	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x0730	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x0732	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x0734	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x0736	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x073A	0xF8DDE000  LDR	LR, [SP, #0]
0x073E	0xB001    ADD	SP, SP, #4
0x0740	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x01F8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x01FA	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x01FC	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0200	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x0204	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x0206	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0208	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x020C	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x020E	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x0212	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x0214	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0218	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x021C	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x021E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0220	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x0222	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x0224	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x0226	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0228	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x022A	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x022E	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0230	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x0232	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x0236	0xB001    ADD	SP, SP, #4
0x0238	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x08F0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x08F2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x08F4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x08F6	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x08F8	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x08FA	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x08FE	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0900	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0902	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0904	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0906	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0908	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x090A	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x090C	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x090E	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0910	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0914	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0918	0xB001    ADD	SP, SP, #4
0x091A	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x07EC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x07EE	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x07F2	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x07F6	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x07FA	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x07FE	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x0800	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x0802	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x0804	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x0806	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x080A	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x080C	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x0810	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x0812	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x0814	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x0818	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x081A	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x081C	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x081E	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x0822	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x0826	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x0828	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x082A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x082C	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x082E	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x0832	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x0834	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x0836	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x083A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x083C	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x083E	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x0842	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x0844	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x0846	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x0848	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x084A	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x084C	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x084E	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x0850	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x0852	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x0854	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x0856	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x0858	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x085A	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x085C	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x0860	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x0862	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x0866	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x0868	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x086C	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x0870	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x0872	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x0874	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x0878	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x087A	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x087C	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x087E	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x0882	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x0886	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x088A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x088C	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x088E	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x0892	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x0894	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x0898	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x089C	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x089E	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x08A0	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x08A2	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x08A6	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x08AA	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x08AC	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x08B0	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x08B2	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x08B4	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x08B8	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x08BA	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x08BC	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x08BE	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x08C2	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x08C6	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x08CA	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x08CE	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x08D2	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x08D4	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x08D6	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x08DA	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x08DE	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x08E0	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x08E4	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x08E6	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x08EA	0xB001    ADD	SP, SP, #4
0x08EC	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x047C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x047E	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x0482	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x0486	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x048A	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x048C	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x048E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x0490	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x0492	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x0496	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x0498	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x049C	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x049E	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x04A0	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x04A4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x04A6	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x04A8	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x04AA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x04AE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x04B2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x04B4	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x04B6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x04B8	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x04BA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x04BE	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x04C0	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x04C2	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x04C6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x04C8	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x04CA	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x04CE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x04D0	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x04D2	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x04D4	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x04D6	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x04D8	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x04DA	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x04DC	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x04DE	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x04E0	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x04E2	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x04E4	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x04E6	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x04E8	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x04EC	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x04EE	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x04F2	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x04F4	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x04F8	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x04FC	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x04FE	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x0500	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x0504	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x0506	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x0508	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x050A	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x050E	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x0512	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x0516	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x0518	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x051A	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x051E	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x0520	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x0524	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x0528	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x052A	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x052C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x052E	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x0532	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x0536	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x0538	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x053C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x053E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x0540	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x0544	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x0546	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x0548	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x054A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x054E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x0552	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x0556	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x055A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x055E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x0560	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x0562	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x0566	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x056A	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x056C	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x0570	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x0572	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x0576	0xB001    ADD	SP, SP, #4
0x0578	0x4770    BX	LR
; end of __Add_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x057C	0xB081    SUB	SP, SP, #4
0x057E	0xF8CDE000  STR	LR, [SP, #0]
0x0582	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x0586	0xF1B80F6E  CMP	R8, #110
0x058A	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x058C	0x2164    MOVS	R1, #100
0x058E	0xFBB8F1F1  UDIV	R1, R8, R1
0x0592	0xB2C9    UXTB	R1, R1
0x0594	0x3112    ADDS	R1, #18
0x0596	0xB209    SXTH	R1, R1
0x0598	0x008A    LSLS	R2, R1, #2
0x059A	0x4928    LDR	R1, [PC, #160]
0x059C	0x1889    ADDS	R1, R1, R2
0x059E	0x680A    LDR	R2, [R1, #0]
0x05A0	0xF04F507C  MOV	R0, #1056964608
0x05A4	0xF7FFFE4A  BL	__Mul_FP+0
0x05A8	0x2164    MOVS	R1, #100
0x05AA	0xFBB8F2F1  UDIV	R2, R8, R1
0x05AE	0xFB018212  MLS	R2, R1, R2, R8
0x05B2	0xB2D2    UXTB	R2, R2
0x05B4	0x210A    MOVS	R1, #10
0x05B6	0xFBB2F1F1  UDIV	R1, R2, R1
0x05BA	0xB2C9    UXTB	R1, R1
0x05BC	0x3109    ADDS	R1, #9
0x05BE	0xB209    SXTH	R1, R1
0x05C0	0x008A    LSLS	R2, R1, #2
0x05C2	0x491E    LDR	R1, [PC, #120]
0x05C4	0x1889    ADDS	R1, R1, R2
0x05C6	0x680A    LDR	R2, [R1, #0]
0x05C8	0xF7FFFE38  BL	__Mul_FP+0
0x05CC	0x220A    MOVS	R2, #10
0x05CE	0xFBB8F1F2  UDIV	R1, R8, R2
0x05D2	0xFB028111  MLS	R1, R2, R1, R8
0x05D6	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x05D8	0x008A    LSLS	R2, R1, #2
0x05DA	0x4918    LDR	R1, [PC, #96]
0x05DC	0x1889    ADDS	R1, R1, R2
0x05DE	0x680A    LDR	R2, [R1, #0]
0x05E0	0xF7FFFE2C  BL	__Mul_FP+0
0x05E4	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x05E6	0xF1B80F0A  CMP	R8, #10
0x05EA	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x05EC	0x210A    MOVS	R1, #10
0x05EE	0xFBB8F1F1  UDIV	R1, R8, R1
0x05F2	0xB2C9    UXTB	R1, R1
0x05F4	0x3109    ADDS	R1, #9
0x05F6	0xB209    SXTH	R1, R1
0x05F8	0x008A    LSLS	R2, R1, #2
0x05FA	0x4910    LDR	R1, [PC, #64]
0x05FC	0x1889    ADDS	R1, R1, R2
0x05FE	0x680A    LDR	R2, [R1, #0]
0x0600	0xF04F507C  MOV	R0, #1056964608
0x0604	0xF7FFFE1A  BL	__Mul_FP+0
0x0608	0x220A    MOVS	R2, #10
0x060A	0xFBB8F1F2  UDIV	R1, R8, R2
0x060E	0xFB028111  MLS	R1, R2, R1, R8
0x0612	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x0614	0x008A    LSLS	R2, R1, #2
0x0616	0x4909    LDR	R1, [PC, #36]
0x0618	0x1889    ADDS	R1, R1, R2
0x061A	0x680A    LDR	R2, [R1, #0]
0x061C	0xF7FFFE0E  BL	__Mul_FP+0
0x0620	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x0622	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x0626	0x4905    LDR	R1, [PC, #20]
0x0628	0x1889    ADDS	R1, R1, R2
0x062A	0x680A    LDR	R2, [R1, #0]
0x062C	0xF04F507C  MOV	R0, #1056964608
0x0630	0xF7FFFE04  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x0634	0xF8DDE000  LDR	LR, [SP, #0]
0x0638	0xB001    ADD	SP, SP, #4
0x063A	0x4770    BX	LR
0x063C	0x30440000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x28F4	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x28F6	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x28F8	0x781A    LDRB	R2, [R3, #0]
0x28FA	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x28FC	0x1C5B    ADDS	R3, R3, #1
0x28FE	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x2900	0x461C    MOV	R4, R3
0x2902	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x2904	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x2906	0x460B    MOV	R3, R1
0x2908	0x1C4A    ADDS	R2, R1, #1
0x290A	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x290C	0x781A    LDRB	R2, [R3, #0]
0x290E	0x7022    STRB	R2, [R4, #0]
0x2910	0x7822    LDRB	R2, [R4, #0]
0x2912	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x2914	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x2916	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x2918	0xB001    ADD	SP, SP, #4
0x291A	0x4770    BX	LR
; end of _strcat
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0x28BC	0xB081    SUB	SP, SP, #4
0x28BE	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0x28C0	0xF2400500  MOVW	R5, #0
0x28C4	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0x28C6	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0x28C8	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x28CA	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0x28CC	0xE7FF    B	L_Ltrim111
L__Ltrim175:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x28CE	0x7801    LDRB	R1, [R0, #0]
0x28D0	0x2920    CMP	R1, #32
0x28D2	0xD101    BNE	L__Ltrim174
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x28D4	0xB905    CBNZ	R5, L__Ltrim173
; trimmed end address is: 20 (R5)
0x28D6	0xE004    B	L_Ltrim116
L__Ltrim174:
L__Ltrim173:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0x28D8	0x2501    MOVS	R5, #1
0x28DA	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0x28DC	0x7801    LDRB	R1, [R0, #0]
0x28DE	0x7021    STRB	R1, [R4, #0]
0x28E0	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x28E2	0x4602    MOV	R2, R0
0x28E4	0x1C40    ADDS	R0, R0, #1
0x28E6	0x7811    LDRB	R1, [R2, #0]
0x28E8	0x2900    CMP	R1, #0
0x28EA	0xD1F0    BNE	L__Ltrim175
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0x28EC	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0x28EE	0xB001    ADD	SP, SP, #4
0x28F0	0x4770    BX	LR
; end of _Ltrim
_UART_Write_Text:
;__Lib_UART_123_45.c, 435 :: 		
; uart_text start address is: 0 (R0)
0x2884	0xB083    SUB	SP, SP, #12
0x2886	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 436 :: 		
; counter start address is: 8 (R2)
0x288A	0x2200    MOVS	R2, #0
;__Lib_UART_123_45.c, 438 :: 		
0x288C	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x288E	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x2890	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45.c, 439 :: 		
L_UART_Write_Text25:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x2892	0xB171    CBZ	R1, L_UART_Write_Text26
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45.c, 440 :: 		
; uart_text start address is: 0 (R0)
0x2894	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x2896	0xF88D2008  STRB	R2, [SP, #8]
0x289A	0xB2C8    UXTB	R0, R1
0x289C	0xF7FFFF00  BL	_UART_Write+0
0x28A0	0xF89D2008  LDRB	R2, [SP, #8]
0x28A4	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45.c, 441 :: 		
0x28A6	0x1C51    ADDS	R1, R2, #1
0x28A8	0xB2C9    UXTB	R1, R1
0x28AA	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45.c, 442 :: 		
0x28AC	0x1841    ADDS	R1, R0, R1
0x28AE	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45.c, 443 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x28B0	0xE7EF    B	L_UART_Write_Text25
L_UART_Write_Text26:
;__Lib_UART_123_45.c, 444 :: 		
L_end_UART_Write_Text:
0x28B2	0xF8DDE000  LDR	LR, [SP, #0]
0x28B6	0xB003    ADD	SP, SP, #12
0x28B8	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART_123_45.c, 431 :: 		
; _data start address is: 0 (R0)
0x26A0	0xB081    SUB	SP, SP, #4
0x26A2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 432 :: 		
; _data end address is: 0 (R0)
0x26A6	0x4C03    LDR	R4, [PC, #12]
0x26A8	0x6824    LDR	R4, [R4, #0]
0x26AA	0x47A0    BLX	R4
;__Lib_UART_123_45.c, 433 :: 		
L_end_UART_Write:
0x26AC	0xF8DDE000  LDR	LR, [SP, #0]
0x26B0	0xB001    ADD	SP, SP, #4
0x26B2	0x4770    BX	LR
0x26B4	0x00302000  	_UART_Wr_Ptr+0
; end of _UART_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x02C8	0xB081    SUB	SP, SP, #4
0x02CA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x02CE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02D0	0x4803    LDR	R0, [PC, #12]
0x02D2	0xF000F9F7  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x02D6	0xF8DDE000  LDR	LR, [SP, #0]
0x02DA	0xB001    ADD	SP, SP, #4
0x02DC	0x4770    BX	LR
0x02DE	0xBF00    NOP
0x02E0	0x38004001  	USART1_SR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x02E4	0xB081    SUB	SP, SP, #4
0x02E6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x02EA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02EC	0x4803    LDR	R0, [PC, #12]
0x02EE	0xF000F9E9  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x02F2	0xF8DDE000  LDR	LR, [SP, #0]
0x02F6	0xB001    ADD	SP, SP, #4
0x02F8	0x4770    BX	LR
0x02FA	0xBF00    NOP
0x02FC	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x0A48	0xB081    SUB	SP, SP, #4
0x0A4A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x0A4E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A50	0x4803    LDR	R0, [PC, #12]
0x0A52	0xF7FFFE37  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x0A56	0xF8DDE000  LDR	LR, [SP, #0]
0x0A5A	0xB001    ADD	SP, SP, #4
0x0A5C	0x4770    BX	LR
0x0A5E	0xBF00    NOP
0x0A60	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x0A2C	0xB081    SUB	SP, SP, #4
0x0A2E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x0A32	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A34	0x4803    LDR	R0, [PC, #12]
0x0A36	0xF7FFFE45  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x0A3A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A3E	0xB001    ADD	SP, SP, #4
0x0A40	0x4770    BX	LR
0x0A42	0xBF00    NOP
0x0A44	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x0744	0xB081    SUB	SP, SP, #4
0x0746	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x074A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x074C	0x4803    LDR	R0, [PC, #12]
0x074E	0xF7FFFFB9  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x0752	0xF8DDE000  LDR	LR, [SP, #0]
0x0756	0xB001    ADD	SP, SP, #4
0x0758	0x4770    BX	LR
0x075A	0xBF00    NOP
0x075C	0x50004000  	UART5_SR+0
; end of _UART5_Write
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x2870	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x2872	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x2876	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x287A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x287E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x2880	0xB001    ADD	SP, SP, #4
0x2882	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x27C8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x27CA	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x27CE	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x27D2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x27D6	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x27D8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x27DC	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x27DE	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x27E0	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x27E2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x27E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x27EA	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x27EC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x27F0	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x27F2	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x27F4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x27F8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x27FC	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x27FE	0xB001    ADD	SP, SP, #4
0x2800	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x2CF0	0xB081    SUB	SP, SP, #4
0x2CF2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2CF6	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2CF8	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2CFA	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2CFC	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x2CFE	0xF64B3080  MOVW	R0, #48000
0x2D02	0x4281    CMP	R1, R0
0x2D04	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x2D06	0x4846    LDR	R0, [PC, #280]
0x2D08	0x6800    LDR	R0, [R0, #0]
0x2D0A	0xF0400102  ORR	R1, R0, #2
0x2D0E	0x4844    LDR	R0, [PC, #272]
0x2D10	0x6001    STR	R1, [R0, #0]
0x2D12	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D14	0xF64550C0  MOVW	R0, #24000
0x2D18	0x4281    CMP	R1, R0
0x2D1A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x2D1C	0x4840    LDR	R0, [PC, #256]
0x2D1E	0x6800    LDR	R0, [R0, #0]
0x2D20	0xF0400101  ORR	R1, R0, #1
0x2D24	0x483E    LDR	R0, [PC, #248]
0x2D26	0x6001    STR	R1, [R0, #0]
0x2D28	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x2D2A	0x483D    LDR	R0, [PC, #244]
0x2D2C	0x6801    LDR	R1, [R0, #0]
0x2D2E	0xF06F0007  MVN	R0, #7
0x2D32	0x4001    ANDS	R1, R0
0x2D34	0x483A    LDR	R0, [PC, #232]
0x2D36	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x2D38	0xF7FFFD64  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x2D3C	0x4839    LDR	R0, [PC, #228]
0x2D3E	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x2D40	0x4839    LDR	R0, [PC, #228]
0x2D42	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x2D44	0x4839    LDR	R0, [PC, #228]
0x2D46	0xEA020100  AND	R1, R2, R0, LSL #0
0x2D4A	0x4839    LDR	R0, [PC, #228]
0x2D4C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x2D4E	0xF0020001  AND	R0, R2, #1
0x2D52	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2D54	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2D56	0x4836    LDR	R0, [PC, #216]
0x2D58	0x6800    LDR	R0, [R0, #0]
0x2D5A	0xF0000002  AND	R0, R0, #2
0x2D5E	0x2800    CMP	R0, #0
0x2D60	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x2D62	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2D64	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x2D66	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2D68	0xF4023080  AND	R0, R2, #65536
0x2D6C	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2D6E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2D70	0x482F    LDR	R0, [PC, #188]
0x2D72	0x6800    LDR	R0, [R0, #0]
0x2D74	0xF4003000  AND	R0, R0, #131072
0x2D78	0x2800    CMP	R0, #0
0x2D7A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x2D7C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2D7E	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x2D80	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2D82	0xF0025080  AND	R0, R2, #268435456
0x2D86	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x2D88	0x4829    LDR	R0, [PC, #164]
0x2D8A	0x6800    LDR	R0, [R0, #0]
0x2D8C	0xF0405180  ORR	R1, R0, #268435456
0x2D90	0x4827    LDR	R0, [PC, #156]
0x2D92	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2D94	0x4826    LDR	R0, [PC, #152]
0x2D96	0x6800    LDR	R0, [R0, #0]
0x2D98	0xF0005000  AND	R0, R0, #536870912
0x2D9C	0x2800    CMP	R0, #0
0x2D9E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x2DA0	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2DA2	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2DA4	0xF0026080  AND	R0, R2, #67108864
0x2DA8	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x2DAA	0x4821    LDR	R0, [PC, #132]
0x2DAC	0x6800    LDR	R0, [R0, #0]
0x2DAE	0xF0406180  ORR	R1, R0, #67108864
0x2DB2	0x481F    LDR	R0, [PC, #124]
0x2DB4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2DB6	0x4611    MOV	R1, R2
0x2DB8	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2DBA	0x481D    LDR	R0, [PC, #116]
0x2DBC	0x6800    LDR	R0, [R0, #0]
0x2DBE	0xF0006000  AND	R0, R0, #134217728
0x2DC2	0x2800    CMP	R0, #0
0x2DC4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x2DC6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2DC8	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x2DCA	0x4611    MOV	R1, R2
0x2DCC	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2DCE	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2DD2	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x2DD4	0x4816    LDR	R0, [PC, #88]
0x2DD6	0x6800    LDR	R0, [R0, #0]
0x2DD8	0xF0407180  ORR	R1, R0, #16777216
0x2DDC	0x4814    LDR	R0, [PC, #80]
0x2DDE	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2DE0	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x2DE2	0x4813    LDR	R0, [PC, #76]
0x2DE4	0x6800    LDR	R0, [R0, #0]
0x2DE6	0xF0007000  AND	R0, R0, #33554432
0x2DEA	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x2DEC	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x2DEE	0x460A    MOV	R2, R1
0x2DF0	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x2DF2	0x480C    LDR	R0, [PC, #48]
0x2DF4	0x6800    LDR	R0, [R0, #0]
0x2DF6	0xF000010C  AND	R1, R0, #12
0x2DFA	0x0090    LSLS	R0, R2, #2
0x2DFC	0xF000000C  AND	R0, R0, #12
0x2E00	0x4281    CMP	R1, R0
0x2E02	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2E04	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x2E06	0xF8DDE000  LDR	LR, [SP, #0]
0x2E0A	0xB001    ADD	SP, SP, #4
0x2E0C	0x4770    BX	LR
0x2E0E	0xBF00    NOP
0x2E10	0x00810501  	#83951745
0x2E14	0x8402001D  	#1934338
0x2E18	0x06440001  	#67140
0x2E1C	0x19400001  	#72000
0x2E20	0x20004002  	FLASH_ACR+0
0x2E24	0x10044002  	RCC_CFGR+0
0x2E28	0x102C4002  	RCC_CFGR2+0
0x2E2C	0xFFFF000F  	#1048575
0x2E30	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x2804	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x2806	0x4815    LDR	R0, [PC, #84]
0x2808	0x6800    LDR	R0, [R0, #0]
0x280A	0xF0400101  ORR	R1, R0, #1
0x280E	0x4813    LDR	R0, [PC, #76]
0x2810	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x2812	0x4913    LDR	R1, [PC, #76]
0x2814	0x4813    LDR	R0, [PC, #76]
0x2816	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x2818	0x4810    LDR	R0, [PC, #64]
0x281A	0x6801    LDR	R1, [R0, #0]
0x281C	0x4812    LDR	R0, [PC, #72]
0x281E	0x4001    ANDS	R1, R0
0x2820	0x480E    LDR	R0, [PC, #56]
0x2822	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x2824	0x480D    LDR	R0, [PC, #52]
0x2826	0x6801    LDR	R1, [R0, #0]
0x2828	0xF46F2080  MVN	R0, #262144
0x282C	0x4001    ANDS	R1, R0
0x282E	0x480B    LDR	R0, [PC, #44]
0x2830	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x2832	0x480C    LDR	R0, [PC, #48]
0x2834	0x6801    LDR	R1, [R0, #0]
0x2836	0xF46F00FE  MVN	R0, #8323072
0x283A	0x4001    ANDS	R1, R0
0x283C	0x4809    LDR	R0, [PC, #36]
0x283E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x2840	0x4806    LDR	R0, [PC, #24]
0x2842	0x6801    LDR	R1, [R0, #0]
0x2844	0xF06F50A0  MVN	R0, #335544320
0x2848	0x4001    ANDS	R1, R0
0x284A	0x4804    LDR	R0, [PC, #16]
0x284C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x284E	0xF04F0100  MOV	R1, #0
0x2852	0x4806    LDR	R0, [PC, #24]
0x2854	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x2856	0xB001    ADD	SP, SP, #4
0x2858	0x4770    BX	LR
0x285A	0xBF00    NOP
0x285C	0x10004002  	RCC_CR+0
0x2860	0x0000F0FF  	#-251723776
0x2864	0x10044002  	RCC_CFGR+0
0x2868	0xFFFFFEF6  	#-17367041
0x286C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x2CDC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x2CDE	0x4902    LDR	R1, [PC, #8]
0x2CE0	0x4802    LDR	R0, [PC, #8]
0x2CE2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x2CE4	0xB001    ADD	SP, SP, #4
0x2CE6	0x4770    BX	LR
0x2CE8	0x19400001  	#72000
0x2CEC	0x002C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x2C90	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x2C92	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x2C94	0xB001    ADD	SP, SP, #4
0x2C96	0x4770    BX	LR
; end of ___GenExcept
0x3148	0xB500    PUSH	(R14)
0x314A	0xF8DFB034  LDR	R11, [PC, #52]
0x314E	0xF8DFA034  LDR	R10, [PC, #52]
0x3152	0xF8DFC034  LDR	R12, [PC, #52]
0x3156	0xF7FFFB8B  BL	10352
0x315A	0xF8DFB030  LDR	R11, [PC, #48]
0x315E	0xF8DFA030  LDR	R10, [PC, #48]
0x3162	0xF8DFC030  LDR	R12, [PC, #48]
0x3166	0xF7FFFB83  BL	10352
0x316A	0xF8DFB02C  LDR	R11, [PC, #44]
0x316E	0xF8DFA02C  LDR	R10, [PC, #44]
0x3172	0xF8DFC02C  LDR	R12, [PC, #44]
0x3176	0xF7FFFB7B  BL	10352
0x317A	0xBD00    POP	(R15)
0x317C	0x4770    BX	LR
0x317E	0xBF00    NOP
0x3180	0x00002000  	#536870912
0x3184	0x000B2000  	#536870923
0x3188	0x31220000  	#12578
0x318C	0x000C2000  	#536870924
0x3190	0x00132000  	#536870931
0x3194	0x313C0000  	#12604
0x3198	0x00142000  	#536870932
0x319C	0x001F2000  	#536870943
0x31A0	0x31300000  	#12592
0x3200	0xB500    PUSH	(R14)
0x3202	0xF8DFB010  LDR	R11, [PC, #16]
0x3206	0xF8DFA010  LDR	R10, [PC, #16]
0x320A	0xF7FFFADD  BL	10184
0x320E	0xBD00    POP	(R15)
0x3210	0x4770    BX	LR
0x3212	0xBF00    NOP
0x3214	0x00002000  	#536870912
0x3218	0x00402000  	#536870976
_Timer2_interrupt:
;ekg_firmware.c, 86 :: 		void Timer2_interrupt() iv IVT_INT_TIM2
0x2C98	0xB081    SUB	SP, SP, #4
;ekg_firmware.c, 89 :: 		TIM2_SR.UIF = 0;
0x2C9A	0x2100    MOVS	R1, #0
0x2C9C	0xB249    SXTB	R1, R1
0x2C9E	0x480B    LDR	R0, [PC, #44]
0x2CA0	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 90 :: 		interrupt_ctr++;
0x2CA2	0x480B    LDR	R0, [PC, #44]
0x2CA4	0x6800    LDR	R0, [R0, #0]
0x2CA6	0x1C41    ADDS	R1, R0, #1
0x2CA8	0x4809    LDR	R0, [PC, #36]
0x2CAA	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 91 :: 		if (interrupt_ctr % 256 == 0)
0x2CAC	0x4808    LDR	R0, [PC, #32]
0x2CAE	0x6800    LDR	R0, [R0, #0]
0x2CB0	0xF00000FF  AND	R0, R0, #255
0x2CB4	0xB920    CBNZ	R0, L_Timer2_interrupt13
;ekg_firmware.c, 92 :: 		seconds_counter++;
0x2CB6	0x4807    LDR	R0, [PC, #28]
0x2CB8	0x6800    LDR	R0, [R0, #0]
0x2CBA	0x1C41    ADDS	R1, R0, #1
0x2CBC	0x4805    LDR	R0, [PC, #20]
0x2CBE	0x6001    STR	R1, [R0, #0]
L_Timer2_interrupt13:
;ekg_firmware.c, 93 :: 		read_flag = true;
0x2CC0	0x2101    MOVS	R1, #1
0x2CC2	0x4805    LDR	R0, [PC, #20]
0x2CC4	0x7001    STRB	R1, [R0, #0]
;ekg_firmware.c, 95 :: 		}
L_end_Timer2_interrupt:
0x2CC6	0xB001    ADD	SP, SP, #4
0x2CC8	0x4770    BX	LR
0x2CCA	0xBF00    NOP
0x2CCC	0x02004200  	TIM2_SR+0
0x2CD0	0x000C2000  	ekg_firmware_interrupt_ctr+0
0x2CD4	0x00142000  	ekg_firmware_seconds_counter+0
0x2CD8	0x00082000  	ekg_firmware_read_flag+0
; end of _Timer2_interrupt
;__Lib_System_105_107.c,439 :: __Lib_System_105_107_ADCPrescTable [4]
0x20EC	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2FA4	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x2FA8	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x2FAC	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2FB0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x2FB4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2FB8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2FBC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2FC0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x2FC4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2FC8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2FCC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2FD0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x2FD4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x2FD8	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x2FDC	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2FE0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x2FE4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x2FE8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x2FEC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x2FF0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x2FF4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x2FF8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x2FFC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x3000	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x3004	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x3008	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x300C	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x3010	0x3F800000 ;__Lib_Sprintf__powers_+0
0x3014	0x41200000 ;__Lib_Sprintf__powers_+4
0x3018	0x42C80000 ;__Lib_Sprintf__powers_+8
0x301C	0x447A0000 ;__Lib_Sprintf__powers_+12
0x3020	0x461C4000 ;__Lib_Sprintf__powers_+16
0x3024	0x47C35000 ;__Lib_Sprintf__powers_+20
0x3028	0x49742400 ;__Lib_Sprintf__powers_+24
0x302C	0x4B189680 ;__Lib_Sprintf__powers_+28
0x3030	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x3034	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x3038	0x501502F9 ;__Lib_Sprintf__powers_+40
0x303C	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x3040	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x3044	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x3048	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x304C	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x3050	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x3054	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x3058	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x305C	0x358637BD ;__Lib_Sprintf__npowers_+24
0x3060	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x3064	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x3068	0x3089705F ;__Lib_Sprintf__npowers_+36
0x306C	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x3070	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x3074	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x3078	0x00000001 ;__Lib_Sprintf_octpowers+0
0x307C	0x00000008 ;__Lib_Sprintf_octpowers+4
0x3080	0x00000040 ;__Lib_Sprintf_octpowers+8
0x3084	0x00000200 ;__Lib_Sprintf_octpowers+12
0x3088	0x00001000 ;__Lib_Sprintf_octpowers+16
0x308C	0x00008000 ;__Lib_Sprintf_octpowers+20
0x3090	0x00040000 ;__Lib_Sprintf_octpowers+24
0x3094	0x00200000 ;__Lib_Sprintf_octpowers+28
0x3098	0x01000000 ;__Lib_Sprintf_octpowers+32
0x309C	0x08000000 ;__Lib_Sprintf_octpowers+36
0x30A0	0x40000000 ;__Lib_Sprintf_octpowers+40
0x30A4	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x30A8	0x00000001 ;__Lib_Sprintf_dpowers+0
0x30AC	0x0000000A ;__Lib_Sprintf_dpowers+4
0x30B0	0x00000064 ;__Lib_Sprintf_dpowers+8
0x30B4	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x30B8	0x00002710 ;__Lib_Sprintf_dpowers+16
0x30BC	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x30C0	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x30C4	0x00989680 ;__Lib_Sprintf_dpowers+28
0x30C8	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x30CC	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x30D0	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x30D4	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x30D8	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x30DC	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x30E0	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x30E4	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x30E8	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x30EC	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_7 [34]
; Containing: hexs [17]
;             hexb [17]
0x30F0	0x33323130 ;_initBlock_7+0 : hexs at 0x30F0
0x30F4	0x37363534 ;_initBlock_7+4
0x30F8	0x62613938 ;_initBlock_7+8
0x30FC	0x66656463 ;_initBlock_7+12
0x3100	0x32313000 ;_initBlock_7+16 : hexb at 0x3101
0x3104	0x36353433 ;_initBlock_7+20
0x3108	0x41393837 ;_initBlock_7+24
0x310C	0x45444342 ;_initBlock_7+28
0x3110	0x0046 ;_initBlock_7+32
; end of _initBlock_7
;__Lib_System_105_107.c,438 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x3112	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x3116	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x311A	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x311E	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;ekg_firmware.c,0 :: ?ICS?lstr1_ekg_firmware [8]
0x3122	0x52415453 ;?ICS?lstr1_ekg_firmware+0
0x3126	0x000A0D54 ;?ICS?lstr1_ekg_firmware+4
; end of ?ICS?lstr1_ekg_firmware
;,0 :: _initBlock_10 [3]
; Containing: ?ICSekg_firmware_read_flag [1]
;             ?ICS?lstr3_ekg_firmware [2]
0x312A	0x002C00 ;_initBlock_10+0 : ?ICSekg_firmware_read_flag at 0x312A : ?ICS?lstr3_ekg_firmware at 0x312B
; end of _initBlock_10
;ekg_firmware.c,0 :: ?ICSekg_firmware_seconds_counter [4]
0x3130	0x00000000 ;?ICSekg_firmware_seconds_counter+0
; end of ?ICSekg_firmware_seconds_counter
;__Lib_Sprintf.c,0 :: ?ICS?lstr1___Lib_Sprintf [7]
0x3134	0x6C756E28 ;?ICS?lstr1___Lib_Sprintf+0
0x3138	0x00296C ;?ICS?lstr1___Lib_Sprintf+4
; end of ?ICS?lstr1___Lib_Sprintf
;ekg_firmware.c,0 :: ?ICSekg_firmware_interrupt_ctr [4]
0x313C	0x00000000 ;?ICSekg_firmware_interrupt_ctr+0
; end of ?ICSekg_firmware_interrupt_ctr
;,0 :: _initBlock_14 [8]
; Containing: ?ICS?lstr4_ekg_firmware [3]
;             ?lstr_2_ekg_firmware [5]
0x3140	0x25000A0D ;_initBlock_14+0 : ?ICS?lstr4_ekg_firmware at 0x3140 : ?lstr_2_ekg_firmware at 0x3143
0x3144	0x0066322E ;_initBlock_14+4
; end of _initBlock_14
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01E8      [16]    _Get_Fosc_kHz
0x01F8      [66]    __FloatToSignedIntegral
0x023C     [138]    __Mul_FP
0x02C8      [28]    _UART1_Write
0x02E4      [28]    _UART2_Write
0x0300     [380]    __Lib_Sprintf_scale
0x047C     [254]    __Add_FP
0x057C     [196]    __Lib_Sprintf_fround
0x0640      [28]    _Delay_1us
0x065C     [104]    __Compare_FP
0x06C4      [30]    __Lib_UART_123_45_UARTx_Write
0x06E4      [22]    _isdigit
0x06FC      [70]    __FloatToUnsignedIntegral
0x0744      [28]    _UART5_Write
0x0760     [140]    _GPIO_Clk_Enable
0x07EC     [258]    __Sub_FP
0x08F0      [44]    __UnsignedIntegralToFloat
0x091C     [272]    _GPIO_Alternate_Function_Enable
0x0A2C      [28]    _UART4_Write
0x0A48      [28]    _UART3_Write
0x0A64     [168]    _RCC_GetClocksFrequency
0x0B0C     [164]    __Div_FP
0x0BB0    [5356]    __Lib_Sprintf__doprntf
0x209C      [80]    _WordToStr
0x20F0      [28]    _Delay_500us
0x210C      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x2140     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x2268     [500]    _GPIO_Config
0x245C     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x26A0      [24]    _UART_Write
0x26B8     [150]    __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
0x2750     [120]    _NVIC_IntEnable
0x27C8      [58]    ___FillZeros
0x2804     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2870      [20]    ___CC2DW
0x2884      [54]    _UART_Write_Text
0x28BC      [54]    _Ltrim
0x28F4      [40]    _strcat
0x291C     [288]    _ADC_Set_Input_Channel
0x2A3C      [52]    _ADC1_Init
0x2A70     [106]    _Button
0x2ADC      [24]    _GPIO_Analog_Input
0x2AF4      [24]    _GPIO_Digital_Input
0x2B0C      [52]    _UART1_Init
0x2B40      [28]    _UART1_Write_Text
0x2B5C      [28]    _ADC1_Get_Sample
0x2B78     [110]    _IntToStr
0x2BE8      [52]    _sprintf
0x2C1C      [84]    _InitTimer2
0x2C70      [14]    _EnableInterrupts
0x2C80      [14]    _DisableInterrupts
0x2C90       [8]    ___GenExcept
0x2C98      [68]    _Timer2_interrupt
0x2CDC      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2CF0     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x2E38     [364]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [8]    ?lstr1_ekg_firmware
0x20000008       [1]    ekg_firmware_read_flag
0x20000009       [2]    ?lstr3_ekg_firmware
0x2000000C       [4]    ekg_firmware_interrupt_ctr
0x20000010       [3]    ?lstr4_ekg_firmware
0x20000014       [4]    ekg_firmware_seconds_counter
0x20000018       [7]    ?lstr1___Lib_Sprintf
0x20000020       [4]    _temp_adc_read
0x20000024       [4]    _temp_timer_read
0x20000028       [4]    _ADC_Get_Sample_Ptr
0x2000002C       [4]    ___System_CLOCK_IN_KHZ
0x20000030       [4]    _UART_Wr_Ptr
0x20000034       [4]    _UART_Rd_Ptr
0x20000038       [4]    _UART_Rdy_Ptr
0x2000003C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x20EC       [4]    __Lib_System_105_107_ADCPrescTable
0x2FA4     [108]    __GPIO_MODULE_USART1_PA9_10
0x3010      [52]    __Lib_Sprintf__powers_
0x3044      [52]    __Lib_Sprintf__npowers_
0x3078      [48]    __Lib_Sprintf_octpowers
0x30A8      [40]    __Lib_Sprintf_dpowers
0x30D0      [32]    __Lib_Sprintf_hexpowers
0x30F0      [17]    __Lib_Sprintf_hexs
0x3101      [17]    __Lib_Sprintf_hexb
0x3112      [16]    __Lib_System_105_107_APBAHBPrescTable
0x3122       [8]    ?ICS?lstr1_ekg_firmware
0x312A       [1]    ?ICSekg_firmware_read_flag
0x312B       [2]    ?ICS?lstr3_ekg_firmware
0x3130       [4]    ?ICSekg_firmware_seconds_counter
0x3134       [7]    ?ICS?lstr1___Lib_Sprintf
0x313C       [4]    ?ICSekg_firmware_interrupt_ctr
0x3140       [3]    ?ICS?lstr4_ekg_firmware
0x3143       [5]    ?lstr_2_ekg_firmware
