{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540216771430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540216771431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 10:59:31 2018 " "Processing started: Mon Oct 22 10:59:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540216771431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540216771431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Mono -c MIPS_Mono " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Mono -c MIPS_Mono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540216771431 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540216771967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde2.sv 1 1 " "Found 1 design units, including 1 entities, in source file topde2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topDE2 " "Found entity 1: topDE2" {  } { { "topDE2.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/topDE2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/sl2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memwrite MEMWRITE maindec.sv(3) " "Verilog HDL Declaration information at maindec.sv(3): object \"memwrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540216772090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch BRANCH maindec.sv(4) " "Verilog HDL Declaration information at maindec.sv(4): object \"branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540216772090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopren.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopren.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopren " "Found entity 1: flopren" {  } { { "flopren.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopren.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(11) " "Verilog HDL warning at alu.sv(11): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1540216772127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(16) " "Verilog HDL warning at alu.sv(16): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1540216772127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216772143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216772143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topDE2 " "Elaborating entity \"topDE2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540216772217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 topDE2.sv(17) " "Verilog HDL assignment warning at topDE2.sv(17): truncated value with size 32 to match size of target (26)" {  } { { "topDE2.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/topDE2.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540216772219 "|topDE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "topDE2.sv" "dut" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/topDE2.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips top:dut\|mips:mips " "Elaborating entity \"mips\" for hierarchy \"top:dut\|mips:mips\"" {  } { { "top.sv" "mips" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/top.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|mips:mips\|controller:c\"" {  } { { "mips.sv" "c" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mips.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec top:dut\|mips:mips\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"top:dut\|mips:mips\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/controller.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772258 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate maindec.sv(28) " "Verilog HDL Always Construct warning at maindec.sv(28): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540216772260 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JUMP maindec.sv(28) " "Inferred latch for \"nextstate.JUMP\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772260 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADDIWRITEBACK maindec.sv(28) " "Inferred latch for \"nextstate.ADDIWRITEBACK\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772260 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADDIEXECUTE maindec.sv(28) " "Inferred latch for \"nextstate.ADDIEXECUTE\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772261 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BRANCH maindec.sv(28) " "Inferred latch for \"nextstate.BRANCH\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772261 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ALUWRITEBACK maindec.sv(28) " "Inferred latch for \"nextstate.ALUWRITEBACK\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772261 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.EXECUTE maindec.sv(28) " "Inferred latch for \"nextstate.EXECUTE\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772261 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.MEMWRITE maindec.sv(28) " "Inferred latch for \"nextstate.MEMWRITE\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772261 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.MEMWRITEBACK maindec.sv(28) " "Inferred latch for \"nextstate.MEMWRITEBACK\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772262 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.MEMREAD maindec.sv(28) " "Inferred latch for \"nextstate.MEMREAD\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772262 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.MEMADR maindec.sv(28) " "Inferred latch for \"nextstate.MEMADR\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772262 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.DECODE maindec.sv(28) " "Inferred latch for \"nextstate.DECODE\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772262 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FETCH maindec.sv(28) " "Inferred latch for \"nextstate.FETCH\" at maindec.sv(28)" {  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540216772262 "|topDE2|top:dut|mips:mips|controller:c|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec top:dut\|mips:mips\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"top:dut\|mips:mips\|controller:c\|aludec:ad\"" {  } { { "controller.sv" "ad" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\"" {  } { { "mips.sv" "dp" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mips.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopren top:dut\|mips:mips\|datapath:dp\|flopren:pcreg " "Elaborating entity \"flopren\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|flopren:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 top:dut\|mips:mips\|datapath:dp\|sl2:sigjump " "Elaborating entity \"sl2\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|sl2:sigjump\"" {  } { { "datapath.sv" "sigjump" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 top:dut\|mips:mips\|datapath:dp\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|mux4:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|mips:mips\|datapath:dp\|mux2:memmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|mux2:memmux\"" {  } { { "datapath.sv" "memmux" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:dut\|mips:mips\|datapath:dp\|flopr:datareg " "Elaborating entity \"flopr\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|flopr:datareg\"" {  } { { "datapath.sv" "datareg" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|mips:mips\|datapath:dp\|mux2:a3mux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|mux2:a3mux\"" {  } { { "datapath.sv" "a3mux" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|mips:mips\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext top:dut\|mips:mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|signext:se\"" {  } { { "datapath.sv" "se" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 top:dut\|mips:mips\|datapath:dp\|alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/datapath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem top:dut\|mem:mem " "Elaborating entity \"mem\" for hierarchy \"top:dut\|mem:mem\"" {  } { { "top.sv" "mem" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772335 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 mem.sv(7) " "Verilog HDL warning at mem.sv(7): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "mem.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1540216772336 "|topDE2|top:dut|mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "topDE2.sv" "u0" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/topDE2.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216772343 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[0\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[0\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[1\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[1\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[2\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[2\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[3\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[3\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[4\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[4\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[5\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[5\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[6\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[6\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[7\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[7\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[8\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[8\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[9\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[9\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[10\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[10\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[11\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[11\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[12\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[12\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[13\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[13\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[14\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[14\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[15\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[15\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[16\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[16\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[17\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[17\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[18\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[18\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[19\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[19\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[20\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[20\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[21\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[21\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[22\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[22\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[23\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[23\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[24\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[24\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[25\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[25\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[26\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[26\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[27\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[27\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[28\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[28\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[29\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[29\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[30\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[30\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[31\] " "Converted tri-state buffer \"top:dut\|mips:mips\|datapath:dp\|alu32:alu\|Y\[31\]\" feeding internal logic into a wire" {  } { { "alu.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/alu.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1540216772536 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1540216772536 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0 " "Inferred RAM node \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1540216772619 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1 " "Inferred RAM node \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1540216772620 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:dut\|mem:mem\|RAM " "RAM logic \"top:dut\|mem:mem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "mem.sv" "RAM" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/mem.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1540216772621 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1540216772621 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/db/MIPS_Mono.ram0_mem_1c3ed.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/db/MIPS_Mono.ram0_mem_1c3ed.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1540216772925 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540216773669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1540216773669 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1540216773669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:dut\|mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:dut\|mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540216773747 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540216773747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnd1 " "Found entity 1: altsyncram_bnd1" {  } { { "db/altsyncram_bnd1.tdf" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/db/altsyncram_bnd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540216773822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540216773822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.MEMADR_306 " "Latch top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.MEMADR_306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\]" {  } { { "flopren.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopren.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540216774368 ""}  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540216774368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.EXECUTE_268 " "Latch top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.EXECUTE_268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\]" {  } { { "flopren.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopren.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540216774368 ""}  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540216774368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.BRANCH_246 " "Latch top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.BRANCH_246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\]" {  } { { "flopren.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopren.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540216774368 ""}  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540216774368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.ADDIEXECUTE_235 " "Latch top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.ADDIEXECUTE_235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\]" {  } { { "flopren.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopren.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540216774368 ""}  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540216774368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.FETCH_328 " "Latch top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.FETCH_328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\]" {  } { { "flopren.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopren.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540216774368 ""}  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540216774368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.JUMP_213 " "Latch top:dut\|mips:mips\|controller:c\|maindec:md\|nextstate.JUMP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal top:dut\|mips:mips\|datapath:dp\|flopren:ireg\|q\[31\]" {  } { { "flopren.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/flopren.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540216774369 ""}  } { { "maindec.sv" "" { Text "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/maindec.sv" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540216774369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540216777332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/output_files/MIPS_Mono.map.smsg " "Generated suppressed messages file C:/Users/bruno/Documents/Workspaces/Quartus_II_Projects/MIPS_Multi_Ciclo/output_files/MIPS_Mono.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540216777532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540216777819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540216777819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4429 " "Implemented 4429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540216778154 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540216778154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4307 " "Implemented 4307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540216778154 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1540216778154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540216778154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540216778190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 10:59:38 2018 " "Processing ended: Mon Oct 22 10:59:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540216778190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540216778190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540216778190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540216778190 ""}
