--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml hexapod.twx hexapod.ncd -o hexapod.twr hexapod.pcf

Design file:              hexapod.ncd
Physical constraint file: hexapod.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    6.044(R)|      SLOW  |   -0.641(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
zu11        |        11.286(R)|      SLOW  |         4.921(R)|      FAST  |CLK_BUFGP         |   0.000|
zu12        |         9.993(R)|      SLOW  |         4.157(R)|      FAST  |CLK_BUFGP         |   0.000|
zu13        |         9.993(R)|      SLOW  |         4.157(R)|      FAST  |CLK_BUFGP         |   0.000|
zu21        |         9.367(R)|      SLOW  |         3.825(R)|      FAST  |CLK_BUFGP         |   0.000|
zu22        |        10.459(R)|      SLOW  |         4.408(R)|      FAST  |CLK_BUFGP         |   0.000|
zu23        |        10.334(R)|      SLOW  |         4.309(R)|      FAST  |CLK_BUFGP         |   0.000|
zu31        |        13.449(R)|      SLOW  |         6.227(R)|      FAST  |CLK_BUFGP         |   0.000|
zu32        |        11.253(R)|      SLOW  |         4.948(R)|      FAST  |CLK_BUFGP         |   0.000|
zu33        |        11.008(R)|      SLOW  |         4.788(R)|      FAST  |CLK_BUFGP         |   0.000|
zu41        |         8.877(R)|      SLOW  |         3.549(R)|      FAST  |CLK_BUFGP         |   0.000|
zu42        |         8.452(R)|      SLOW  |         3.284(R)|      FAST  |CLK_BUFGP         |   0.000|
zu43        |         8.514(R)|      SLOW  |         3.326(R)|      FAST  |CLK_BUFGP         |   0.000|
zu51        |         8.971(R)|      SLOW  |         3.616(R)|      FAST  |CLK_BUFGP         |   0.000|
zu52        |         9.072(R)|      SLOW  |         3.657(R)|      FAST  |CLK_BUFGP         |   0.000|
zu53        |         9.135(R)|      SLOW  |         3.691(R)|      FAST  |CLK_BUFGP         |   0.000|
zu61        |        12.376(R)|      SLOW  |         5.638(R)|      FAST  |CLK_BUFGP         |   0.000|
zu62        |        11.886(R)|      SLOW  |         5.328(R)|      FAST  |CLK_BUFGP         |   0.000|
zu63        |        12.111(R)|      SLOW  |         5.499(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.187|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 23 11:40:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



