{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 19:13:02 2020 " "Info: Processing started: Mon Nov 16 19:13:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project_1 -c Project_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project_1 -c Project_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0 register regfile:inst\|register_16:Areg01\|q_output\[12\] 154.34 MHz 6.479 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 154.34 MHz between source memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"regfile:inst\|register_16:Areg01\|q_output\[12\]\" (period= 6.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.155 ns + Longest memory register " "Info: + Longest memory to register delay is 6.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y17; Fanout = 16; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0011.tdf" "" { Text "E:/Project_1/db/altsyncram_0011.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|q_a\[12\] 2 MEM M4K_X17_Y17 4 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X17_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|q_a\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "3.761 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|q_a[12] } "NODE_NAME" } "" } } { "db/altsyncram_0011.tdf" "" { Text "E:/Project_1/db/altsyncram_0011.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.460 ns) 6.155 ns regfile:inst\|register_16:Areg01\|q_output\[12\] 3 REG LCFF_X16_Y17_N19 2 " "Info: 3: + IC(1.934 ns) + CELL(0.460 ns) = 6.155 ns; Loc. = LCFF_X16_Y17_N19; Fanout = 2; REG Node = 'regfile:inst\|register_16:Areg01\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.394 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|q_a[12] regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.221 ns ( 68.58 % ) " "Info: Total cell delay = 4.221 ns ( 68.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.934 ns ( 31.42 % ) " "Info: Total interconnect delay = 1.934 ns ( 31.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "6.155 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|q_a[12] regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.155 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|q_a[12] regfile:inst|register_16:Areg01|q_output[12] } { 0.000ns 0.000ns 1.934ns } { 0.000ns 3.761ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.104 ns - Smallest " "Info: - Smallest clock skew is -0.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.882 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { CLK } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "0.133 ns" { CLK CLK~clkctrl } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 2.882 ns regfile:inst\|register_16:Areg01\|q_output\[12\] 3 REG LCFF_X16_Y17_N19 2 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X16_Y17_N19; Fanout = 2; REG Node = 'regfile:inst\|register_16:Areg01\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "1.729 ns" { CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.50 % ) " "Info: Total cell delay = 1.686 ns ( 58.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 41.50 % ) " "Info: Total interconnect delay = 1.196 ns ( 41.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.882 ns" { CLK CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { CLK CLK~combout CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.986 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { CLK } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "0.133 ns" { CLK CLK~clkctrl } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.835 ns) 2.986 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y17 16 " "Info: 3: + IC(0.998 ns) + CELL(0.835 ns) = 2.986 ns; Loc. = M4K_X17_Y17; Fanout = 16; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "1.833 ns" { CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0011.tdf" "" { Text "E:/Project_1/db/altsyncram_0011.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.12 % ) " "Info: Total cell delay = 1.855 ns ( 62.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 37.88 % ) " "Info: Total interconnect delay = 1.131 ns ( 37.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.986 ns" { CLK CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.986 ns" { CLK CLK~combout CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.998ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.882 ns" { CLK CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { CLK CLK~combout CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.986 ns" { CLK CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.986 ns" { CLK CLK~combout CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.998ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_0011.tdf" "" { Text "E:/Project_1/db/altsyncram_0011.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "6.155 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|q_a[12] regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.155 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|q_a[12] regfile:inst|register_16:Areg01|q_output[12] } { 0.000ns 0.000ns 1.934ns } { 0.000ns 3.761ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.882 ns" { CLK CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { CLK CLK~combout CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.986 ns" { CLK CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.986 ns" { CLK CLK~combout CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.998ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "regfile:inst\|register_16:Areg00\|q_output\[15\] DRWR CLK 8.043 ns register " "Info: tsu for register \"regfile:inst\|register_16:Areg00\|q_output\[15\]\" (data pin = \"DRWR\", clock pin = \"CLK\") is 8.043 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.974 ns + Longest pin register " "Info: + Longest pin to register delay is 10.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns DRWR 1 PIN PIN_223 4 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_223; Fanout = 4; PIN Node = 'DRWR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { DRWR } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 344 288 456 360 "DRWR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.706 ns) + CELL(0.647 ns) 8.267 ns regfile:inst\|register_16:Areg00\|process0~0 2 COMB LCCOMB_X16_Y17_N8 16 " "Info: 2: + IC(6.706 ns) + CELL(0.647 ns) = 8.267 ns; Loc. = LCCOMB_X16_Y17_N8; Fanout = 16; COMB Node = 'regfile:inst\|register_16:Areg00\|process0~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "7.353 ns" { DRWR regfile:inst|register_16:Areg00|process0~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.855 ns) 10.974 ns regfile:inst\|register_16:Areg00\|q_output\[15\] 3 REG LCFF_X13_Y17_N9 2 " "Info: 3: + IC(1.852 ns) + CELL(0.855 ns) = 10.974 ns; Loc. = LCFF_X13_Y17_N9; Fanout = 2; REG Node = 'regfile:inst\|register_16:Areg00\|q_output\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.707 ns" { regfile:inst|register_16:Areg00|process0~0 regfile:inst|register_16:Areg00|q_output[15] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 22.02 % ) " "Info: Total cell delay = 2.416 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.558 ns ( 77.98 % ) " "Info: Total interconnect delay = 8.558 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "10.974 ns" { DRWR regfile:inst|register_16:Areg00|process0~0 regfile:inst|register_16:Areg00|q_output[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.974 ns" { DRWR DRWR~combout regfile:inst|register_16:Areg00|process0~0 regfile:inst|register_16:Areg00|q_output[15] } { 0.000ns 0.000ns 6.706ns 1.852ns } { 0.000ns 0.914ns 0.647ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.891 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { CLK } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "0.133 ns" { CLK CLK~clkctrl } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.666 ns) 2.891 ns regfile:inst\|register_16:Areg00\|q_output\[15\] 3 REG LCFF_X13_Y17_N9 2 " "Info: 3: + IC(1.072 ns) + CELL(0.666 ns) = 2.891 ns; Loc. = LCFF_X13_Y17_N9; Fanout = 2; REG Node = 'regfile:inst\|register_16:Areg00\|q_output\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "1.738 ns" { CLK~clkctrl regfile:inst|register_16:Areg00|q_output[15] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.32 % ) " "Info: Total cell delay = 1.686 ns ( 58.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.205 ns ( 41.68 % ) " "Info: Total interconnect delay = 1.205 ns ( 41.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.891 ns" { CLK CLK~clkctrl regfile:inst|register_16:Areg00|q_output[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.891 ns" { CLK CLK~combout CLK~clkctrl regfile:inst|register_16:Areg00|q_output[15] } { 0.000ns 0.000ns 0.133ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "10.974 ns" { DRWR regfile:inst|register_16:Areg00|process0~0 regfile:inst|register_16:Areg00|q_output[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.974 ns" { DRWR DRWR~combout regfile:inst|register_16:Areg00|process0~0 regfile:inst|register_16:Areg00|q_output[15] } { 0.000ns 0.000ns 6.706ns 1.852ns } { 0.000ns 0.914ns 0.647ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.891 ns" { CLK CLK~clkctrl regfile:inst|register_16:Areg00|q_output[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.891 ns" { CLK CLK~combout CLK~clkctrl regfile:inst|register_16:Areg00|q_output[15] } { 0.000ns 0.000ns 0.133ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SR_data\[12\] regfile:inst\|register_16:Areg01\|q_output\[12\] 14.930 ns register " "Info: tco from clock \"CLK\" to destination pin \"SR_data\[12\]\" through register \"regfile:inst\|register_16:Areg01\|q_output\[12\]\" is 14.930 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.882 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { CLK } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "0.133 ns" { CLK CLK~clkctrl } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 2.882 ns regfile:inst\|register_16:Areg01\|q_output\[12\] 3 REG LCFF_X16_Y17_N19 2 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X16_Y17_N19; Fanout = 2; REG Node = 'regfile:inst\|register_16:Areg01\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "1.729 ns" { CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.50 % ) " "Info: Total cell delay = 1.686 ns ( 58.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 41.50 % ) " "Info: Total interconnect delay = 1.196 ns ( 41.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.882 ns" { CLK CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { CLK CLK~combout CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.744 ns + Longest register pin " "Info: + Longest register to pin delay is 11.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regfile:inst\|register_16:Areg01\|q_output\[12\] 1 REG LCFF_X16_Y17_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y17_N19; Fanout = 2; REG Node = 'regfile:inst\|register_16:Areg01\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/Project_1/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.206 ns) 2.194 ns regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~222 2 COMB LCCOMB_X15_Y17_N20 1 " "Info: 2: + IC(1.988 ns) + CELL(0.206 ns) = 2.194 ns; Loc. = LCCOMB_X15_Y17_N20; Fanout = 1; COMB Node = 'regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~222'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.194 ns" { regfile:inst|register_16:Areg01|q_output[12] regfile:inst|mux4_to_1:mux2|out_put[12]~222 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/Project_1/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.624 ns) 4.755 ns regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~223 3 COMB LCCOMB_X16_Y17_N14 1 " "Info: 3: + IC(1.937 ns) + CELL(0.624 ns) = 4.755 ns; Loc. = LCCOMB_X16_Y17_N14; Fanout = 1; COMB Node = 'regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~223'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.561 ns" { regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/Project_1/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.843 ns) + CELL(3.146 ns) 11.744 ns SR_data\[12\] 4 PIN PIN_191 0 " "Info: 4: + IC(3.843 ns) + CELL(3.146 ns) = 11.744 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'SR_data\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "6.989 ns" { regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 200 880 1056 216 "SR_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 33.86 % ) " "Info: Total cell delay = 3.976 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.768 ns ( 66.14 % ) " "Info: Total interconnect delay = 7.768 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "11.744 ns" { regfile:inst|register_16:Areg01|q_output[12] regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.744 ns" { regfile:inst|register_16:Areg01|q_output[12] regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } { 0.000ns 1.988ns 1.937ns 3.843ns } { 0.000ns 0.206ns 0.624ns 3.146ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.882 ns" { CLK CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { CLK CLK~combout CLK~clkctrl regfile:inst|register_16:Areg01|q_output[12] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "11.744 ns" { regfile:inst|register_16:Areg01|q_output[12] regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.744 ns" { regfile:inst|register_16:Areg01|q_output[12] regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } { 0.000ns 1.988ns 1.937ns 3.843ns } { 0.000ns 0.206ns 0.624ns 3.146ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SR\[1\] SR_data\[12\] 19.001 ns Longest " "Info: Longest tpd from source pin \"SR\[1\]\" to destination pin \"SR_data\[12\]\" is 19.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns SR\[1\] 1 PIN PIN_9 24 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_9; Fanout = 24; PIN Node = 'SR\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { SR[1] } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 80 240 408 96 "SR\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.866 ns) + CELL(0.650 ns) 9.451 ns regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~222 2 COMB LCCOMB_X15_Y17_N20 1 " "Info: 2: + IC(7.866 ns) + CELL(0.650 ns) = 9.451 ns; Loc. = LCCOMB_X15_Y17_N20; Fanout = 1; COMB Node = 'regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~222'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "8.516 ns" { SR[1] regfile:inst|mux4_to_1:mux2|out_put[12]~222 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/Project_1/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.624 ns) 12.012 ns regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~223 3 COMB LCCOMB_X16_Y17_N14 1 " "Info: 3: + IC(1.937 ns) + CELL(0.624 ns) = 12.012 ns; Loc. = LCCOMB_X16_Y17_N14; Fanout = 1; COMB Node = 'regfile:inst\|mux4_to_1:mux2\|out_put\[12\]~223'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.561 ns" { regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/Project_1/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.843 ns) + CELL(3.146 ns) 19.001 ns SR_data\[12\] 4 PIN PIN_191 0 " "Info: 4: + IC(3.843 ns) + CELL(3.146 ns) = 19.001 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'SR_data\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "6.989 ns" { regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 200 880 1056 216 "SR_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.355 ns ( 28.18 % ) " "Info: Total cell delay = 5.355 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.646 ns ( 71.82 % ) " "Info: Total interconnect delay = 13.646 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "19.001 ns" { SR[1] regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "19.001 ns" { SR[1] SR[1]~combout regfile:inst|mux4_to_1:mux2|out_put[12]~222 regfile:inst|mux4_to_1:mux2|out_put[12]~223 SR_data[12] } { 0.000ns 0.000ns 7.866ns 1.937ns 3.843ns } { 0.000ns 0.935ns 0.650ns 0.624ns 3.146ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0 ADDR\[0\] CLK -4.142 ns memory " "Info: th for memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"ADDR\[0\]\", clock pin = \"CLK\") is -4.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.986 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { CLK } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "0.133 ns" { CLK CLK~clkctrl } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 240 -32 136 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.835 ns) 2.986 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y17 16 " "Info: 3: + IC(0.998 ns) + CELL(0.835 ns) = 2.986 ns; Loc. = M4K_X17_Y17; Fanout = 16; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "1.833 ns" { CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0011.tdf" "" { Text "E:/Project_1/db/altsyncram_0011.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.12 % ) " "Info: Total cell delay = 1.855 ns ( 62.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 37.88 % ) " "Info: Total interconnect delay = 1.131 ns ( 37.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.986 ns" { CLK CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.986 ns" { CLK CLK~combout CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.998ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_0011.tdf" "" { Text "E:/Project_1/db/altsyncram_0011.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.395 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 7.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns ADDR\[0\] 1 PIN PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_20; Fanout = 1; PIN Node = 'ADDR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "" { ADDR[0] } "NODE_NAME" } "" } } { "Project_1.bdf" "" { Schematic "E:/Project_1/Project_1.bdf" { { 96 -32 136 112 "ADDR\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.364 ns) + CELL(0.176 ns) 7.395 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X17_Y17 16 " "Info: 2: + IC(6.364 ns) + CELL(0.176 ns) = 7.395 ns; Loc. = M4K_X17_Y17; Fanout = 16; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_0011:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "6.540 ns" { ADDR[0] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0011.tdf" "" { Text "E:/Project_1/db/altsyncram_0011.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 13.94 % ) " "Info: Total cell delay = 1.031 ns ( 13.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.364 ns ( 86.06 % ) " "Info: Total interconnect delay = 6.364 ns ( 86.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "7.395 ns" { ADDR[0] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.395 ns" { ADDR[0] ADDR[0]~combout lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 6.364ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "2.986 ns" { CLK CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.986 ns" { CLK CLK~combout CLK~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.998ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Project_1" "UNKNOWN" "V1" "E:/Project_1/db/Project_1.quartus_db" { Floorplan "E:/Project_1/" "" "7.395 ns" { ADDR[0] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.395 ns" { ADDR[0] ADDR[0]~combout lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_0011:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 6.364ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 19:13:02 2020 " "Info: Processing ended: Mon Nov 16 19:13:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
