Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\snake_body.v" into library work
Parsing module <snake_body>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" into library work
Parsing module <seg_display>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" into library work
Parsing module <random_box>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" into library work
Parsing module <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" Line 26: Port o_blanking is not connected to this instance

Elaborating module <top_module>.

Elaborating module <clock_divider>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 53: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 54: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <snake_body>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\snake_body.v" Line 81: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <random_box>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" Line 61: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <seg_display>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" Line 64: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" Line 67: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" Line 70: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" Line 73: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" Line 93: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" Line 106: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v" Line 80: Net <clk_400hz> does not have a driver.
WARNING:HDLCompiler:1127 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" Line 68: Assignment to signal ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v".
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 26: Output port <o_blanking> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 26: Output port <o_active> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 26: Output port <o_screenend> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 26: Output port <o_animate> of the instance <vga_display> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\clock_divider.v".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <pix_stb>.
    Found 17-bit adder for signal <n0010> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_6_OUT> created at line 53.
    Found 10-bit adder for signal <v_count[9]_GND_3_o_add_21_OUT> created at line 80.
    Found 10-bit adder for signal <h_count[9]_GND_3_o_add_22_OUT> created at line 83.
    Found 10-bit comparator lessequal for signal <n0000> created at line 49
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_2_o> created at line 49
    Found 10-bit comparator lessequal for signal <n0005> created at line 50
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_4_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0012> created at line 54
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_10_o> created at line 57
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_11_o> created at line 57
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <snake_body>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\snake_body.v".
    Found 1-bit register for signal <snake_x<1><9>>.
    Found 1-bit register for signal <snake_x<1><8>>.
    Found 1-bit register for signal <snake_x<1><7>>.
    Found 1-bit register for signal <snake_x<1><6>>.
    Found 1-bit register for signal <snake_x<1><5>>.
    Found 1-bit register for signal <snake_x<1><4>>.
    Found 1-bit register for signal <snake_x<1><3>>.
    Found 1-bit register for signal <snake_x<1><2>>.
    Found 1-bit register for signal <snake_x<1><1>>.
    Found 1-bit register for signal <snake_x<1><0>>.
    Found 1-bit register for signal <snake_x<2><9>>.
    Found 1-bit register for signal <snake_x<2><8>>.
    Found 1-bit register for signal <snake_x<2><7>>.
    Found 1-bit register for signal <snake_x<2><6>>.
    Found 1-bit register for signal <snake_x<2><5>>.
    Found 1-bit register for signal <snake_x<2><4>>.
    Found 1-bit register for signal <snake_x<2><3>>.
    Found 1-bit register for signal <snake_x<2><2>>.
    Found 1-bit register for signal <snake_x<2><1>>.
    Found 1-bit register for signal <snake_x<2><0>>.
    Found 1-bit register for signal <snake_x<3><9>>.
    Found 1-bit register for signal <snake_x<3><8>>.
    Found 1-bit register for signal <snake_x<3><7>>.
    Found 1-bit register for signal <snake_x<3><6>>.
    Found 1-bit register for signal <snake_x<3><5>>.
    Found 1-bit register for signal <snake_x<3><4>>.
    Found 1-bit register for signal <snake_x<3><3>>.
    Found 1-bit register for signal <snake_x<3><2>>.
    Found 1-bit register for signal <snake_x<3><1>>.
    Found 1-bit register for signal <snake_x<3><0>>.
    Found 1-bit register for signal <snake_x<4><9>>.
    Found 1-bit register for signal <snake_x<4><8>>.
    Found 1-bit register for signal <snake_x<4><7>>.
    Found 1-bit register for signal <snake_x<4><6>>.
    Found 1-bit register for signal <snake_x<4><5>>.
    Found 1-bit register for signal <snake_x<4><4>>.
    Found 1-bit register for signal <snake_x<4><3>>.
    Found 1-bit register for signal <snake_x<4><2>>.
    Found 1-bit register for signal <snake_x<4><1>>.
    Found 1-bit register for signal <snake_x<4><0>>.
    Found 1-bit register for signal <snake_x<5><9>>.
    Found 1-bit register for signal <snake_x<5><8>>.
    Found 1-bit register for signal <snake_x<5><7>>.
    Found 1-bit register for signal <snake_x<5><6>>.
    Found 1-bit register for signal <snake_x<5><5>>.
    Found 1-bit register for signal <snake_x<5><4>>.
    Found 1-bit register for signal <snake_x<5><3>>.
    Found 1-bit register for signal <snake_x<5><2>>.
    Found 1-bit register for signal <snake_x<5><1>>.
    Found 1-bit register for signal <snake_x<5><0>>.
    Found 1-bit register for signal <snake_x<6><9>>.
    Found 1-bit register for signal <snake_x<6><8>>.
    Found 1-bit register for signal <snake_x<6><7>>.
    Found 1-bit register for signal <snake_x<6><6>>.
    Found 1-bit register for signal <snake_x<6><5>>.
    Found 1-bit register for signal <snake_x<6><4>>.
    Found 1-bit register for signal <snake_x<6><3>>.
    Found 1-bit register for signal <snake_x<6><2>>.
    Found 1-bit register for signal <snake_x<6><1>>.
    Found 1-bit register for signal <snake_x<6><0>>.
    Found 1-bit register for signal <snake_x<7><9>>.
    Found 1-bit register for signal <snake_x<7><8>>.
    Found 1-bit register for signal <snake_x<7><7>>.
    Found 1-bit register for signal <snake_x<7><6>>.
    Found 1-bit register for signal <snake_x<7><5>>.
    Found 1-bit register for signal <snake_x<7><4>>.
    Found 1-bit register for signal <snake_x<7><3>>.
    Found 1-bit register for signal <snake_x<7><2>>.
    Found 1-bit register for signal <snake_x<7><1>>.
    Found 1-bit register for signal <snake_x<7><0>>.
    Found 1-bit register for signal <snake_x<8><9>>.
    Found 1-bit register for signal <snake_x<8><8>>.
    Found 1-bit register for signal <snake_x<8><7>>.
    Found 1-bit register for signal <snake_x<8><6>>.
    Found 1-bit register for signal <snake_x<8><5>>.
    Found 1-bit register for signal <snake_x<8><4>>.
    Found 1-bit register for signal <snake_x<8><3>>.
    Found 1-bit register for signal <snake_x<8><2>>.
    Found 1-bit register for signal <snake_x<8><1>>.
    Found 1-bit register for signal <snake_x<8><0>>.
    Found 1-bit register for signal <snake_x<9><9>>.
    Found 1-bit register for signal <snake_x<9><8>>.
    Found 1-bit register for signal <snake_x<9><7>>.
    Found 1-bit register for signal <snake_x<9><6>>.
    Found 1-bit register for signal <snake_x<9><5>>.
    Found 1-bit register for signal <snake_x<9><4>>.
    Found 1-bit register for signal <snake_x<9><3>>.
    Found 1-bit register for signal <snake_x<9><2>>.
    Found 1-bit register for signal <snake_x<9><1>>.
    Found 1-bit register for signal <snake_x<9><0>>.
    Found 1-bit register for signal <snake_x<10><9>>.
    Found 1-bit register for signal <snake_x<10><8>>.
    Found 1-bit register for signal <snake_x<10><7>>.
    Found 1-bit register for signal <snake_x<10><6>>.
    Found 1-bit register for signal <snake_x<10><5>>.
    Found 1-bit register for signal <snake_x<10><4>>.
    Found 1-bit register for signal <snake_x<10><3>>.
    Found 1-bit register for signal <snake_x<10><2>>.
    Found 1-bit register for signal <snake_x<10><1>>.
    Found 1-bit register for signal <snake_x<10><0>>.
    Found 1-bit register for signal <snake_x<11><9>>.
    Found 1-bit register for signal <snake_x<11><8>>.
    Found 1-bit register for signal <snake_x<11><7>>.
    Found 1-bit register for signal <snake_x<11><6>>.
    Found 1-bit register for signal <snake_x<11><5>>.
    Found 1-bit register for signal <snake_x<11><4>>.
    Found 1-bit register for signal <snake_x<11><3>>.
    Found 1-bit register for signal <snake_x<11><2>>.
    Found 1-bit register for signal <snake_x<11><1>>.
    Found 1-bit register for signal <snake_x<11><0>>.
    Found 1-bit register for signal <snake_y<1><8>>.
    Found 1-bit register for signal <snake_y<1><7>>.
    Found 1-bit register for signal <snake_y<1><6>>.
    Found 1-bit register for signal <snake_y<1><5>>.
    Found 1-bit register for signal <snake_y<1><4>>.
    Found 1-bit register for signal <snake_y<1><3>>.
    Found 1-bit register for signal <snake_y<1><2>>.
    Found 1-bit register for signal <snake_y<1><1>>.
    Found 1-bit register for signal <snake_y<1><0>>.
    Found 1-bit register for signal <snake_y<2><8>>.
    Found 1-bit register for signal <snake_y<2><7>>.
    Found 1-bit register for signal <snake_y<2><6>>.
    Found 1-bit register for signal <snake_y<2><5>>.
    Found 1-bit register for signal <snake_y<2><4>>.
    Found 1-bit register for signal <snake_y<2><3>>.
    Found 1-bit register for signal <snake_y<2><2>>.
    Found 1-bit register for signal <snake_y<2><1>>.
    Found 1-bit register for signal <snake_y<2><0>>.
    Found 1-bit register for signal <snake_y<3><8>>.
    Found 1-bit register for signal <snake_y<3><7>>.
    Found 1-bit register for signal <snake_y<3><6>>.
    Found 1-bit register for signal <snake_y<3><5>>.
    Found 1-bit register for signal <snake_y<3><4>>.
    Found 1-bit register for signal <snake_y<3><3>>.
    Found 1-bit register for signal <snake_y<3><2>>.
    Found 1-bit register for signal <snake_y<3><1>>.
    Found 1-bit register for signal <snake_y<3><0>>.
    Found 1-bit register for signal <snake_y<4><8>>.
    Found 1-bit register for signal <snake_y<4><7>>.
    Found 1-bit register for signal <snake_y<4><6>>.
    Found 1-bit register for signal <snake_y<4><5>>.
    Found 1-bit register for signal <snake_y<4><4>>.
    Found 1-bit register for signal <snake_y<4><3>>.
    Found 1-bit register for signal <snake_y<4><2>>.
    Found 1-bit register for signal <snake_y<4><1>>.
    Found 1-bit register for signal <snake_y<4><0>>.
    Found 1-bit register for signal <snake_y<5><8>>.
    Found 1-bit register for signal <snake_y<5><7>>.
    Found 1-bit register for signal <snake_y<5><6>>.
    Found 1-bit register for signal <snake_y<5><5>>.
    Found 1-bit register for signal <snake_y<5><4>>.
    Found 1-bit register for signal <snake_y<5><3>>.
    Found 1-bit register for signal <snake_y<5><2>>.
    Found 1-bit register for signal <snake_y<5><1>>.
    Found 1-bit register for signal <snake_y<5><0>>.
    Found 1-bit register for signal <snake_y<6><8>>.
    Found 1-bit register for signal <snake_y<6><7>>.
    Found 1-bit register for signal <snake_y<6><6>>.
    Found 1-bit register for signal <snake_y<6><5>>.
    Found 1-bit register for signal <snake_y<6><4>>.
    Found 1-bit register for signal <snake_y<6><3>>.
    Found 1-bit register for signal <snake_y<6><2>>.
    Found 1-bit register for signal <snake_y<6><1>>.
    Found 1-bit register for signal <snake_y<6><0>>.
    Found 1-bit register for signal <snake_y<7><8>>.
    Found 1-bit register for signal <snake_y<7><7>>.
    Found 1-bit register for signal <snake_y<7><6>>.
    Found 1-bit register for signal <snake_y<7><5>>.
    Found 1-bit register for signal <snake_y<7><4>>.
    Found 1-bit register for signal <snake_y<7><3>>.
    Found 1-bit register for signal <snake_y<7><2>>.
    Found 1-bit register for signal <snake_y<7><1>>.
    Found 1-bit register for signal <snake_y<7><0>>.
    Found 1-bit register for signal <snake_y<8><8>>.
    Found 1-bit register for signal <snake_y<8><7>>.
    Found 1-bit register for signal <snake_y<8><6>>.
    Found 1-bit register for signal <snake_y<8><5>>.
    Found 1-bit register for signal <snake_y<8><4>>.
    Found 1-bit register for signal <snake_y<8><3>>.
    Found 1-bit register for signal <snake_y<8><2>>.
    Found 1-bit register for signal <snake_y<8><1>>.
    Found 1-bit register for signal <snake_y<8><0>>.
    Found 1-bit register for signal <snake_y<9><8>>.
    Found 1-bit register for signal <snake_y<9><7>>.
    Found 1-bit register for signal <snake_y<9><6>>.
    Found 1-bit register for signal <snake_y<9><5>>.
    Found 1-bit register for signal <snake_y<9><4>>.
    Found 1-bit register for signal <snake_y<9><3>>.
    Found 1-bit register for signal <snake_y<9><2>>.
    Found 1-bit register for signal <snake_y<9><1>>.
    Found 1-bit register for signal <snake_y<9><0>>.
    Found 1-bit register for signal <snake_y<10><8>>.
    Found 1-bit register for signal <snake_y<10><7>>.
    Found 1-bit register for signal <snake_y<10><6>>.
    Found 1-bit register for signal <snake_y<10><5>>.
    Found 1-bit register for signal <snake_y<10><4>>.
    Found 1-bit register for signal <snake_y<10><3>>.
    Found 1-bit register for signal <snake_y<10><2>>.
    Found 1-bit register for signal <snake_y<10><1>>.
    Found 1-bit register for signal <snake_y<10><0>>.
    Found 1-bit register for signal <snake_y<11><8>>.
    Found 1-bit register for signal <snake_y<11><7>>.
    Found 1-bit register for signal <snake_y<11><6>>.
    Found 1-bit register for signal <snake_y<11><5>>.
    Found 1-bit register for signal <snake_y<11><4>>.
    Found 1-bit register for signal <snake_y<11><3>>.
    Found 1-bit register for signal <snake_y<11><2>>.
    Found 1-bit register for signal <snake_y<11><1>>.
    Found 1-bit register for signal <snake_y<11><0>>.
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <snake_x<0><9>>.
    Found 1-bit register for signal <snake_x<0><8>>.
    Found 1-bit register for signal <snake_x<0><7>>.
    Found 1-bit register for signal <snake_x<0><6>>.
    Found 1-bit register for signal <snake_x<0><5>>.
    Found 1-bit register for signal <snake_x<0><4>>.
    Found 1-bit register for signal <snake_x<0><3>>.
    Found 1-bit register for signal <snake_x<0><2>>.
    Found 1-bit register for signal <snake_x<0><1>>.
    Found 1-bit register for signal <snake_x<0><0>>.
    Found 1-bit register for signal <snake_y<0><8>>.
    Found 1-bit register for signal <snake_y<0><7>>.
    Found 1-bit register for signal <snake_y<0><6>>.
    Found 1-bit register for signal <snake_y<0><5>>.
    Found 1-bit register for signal <snake_y<0><4>>.
    Found 1-bit register for signal <snake_y<0><3>>.
    Found 1-bit register for signal <snake_y<0><2>>.
    Found 1-bit register for signal <snake_y<0><1>>.
    Found 1-bit register for signal <snake_y<0><0>>.
    Found 4-bit register for signal <length>.
    Found 1-bit register for signal <create_new_box>.
    Found 1-bit register for signal <body_collision>.
    Found 2-bit register for signal <direction>.
    Found finite state machine <FSM_0> for signal <direction>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <snake_x[0][9]_GND_4_o_sub_29_OUT> created at line 112.
    Found 9-bit subtractor for signal <snake_y[0][8]_GND_4_o_sub_31_OUT> created at line 119.
    Found 26-bit adder for signal <counter[25]_GND_4_o_add_17_OUT> created at line 77.
    Found 4-bit adder for signal <length[3]_GND_4_o_add_56_OUT> created at line 209.
    Found 11-bit adder for signal <n0874> created at line 235.
    Found 10-bit adder for signal <n0877> created at line 235.
    Found 11-bit adder for signal <n0882> created at line 236.
    Found 10-bit adder for signal <n0885> created at line 236.
    Found 11-bit adder for signal <n0890> created at line 237.
    Found 10-bit adder for signal <n0893> created at line 237.
    Found 11-bit adder for signal <n0898> created at line 238.
    Found 10-bit adder for signal <n0901> created at line 238.
    Found 11-bit adder for signal <n0906> created at line 239.
    Found 10-bit adder for signal <n0909> created at line 239.
    Found 11-bit adder for signal <n0914> created at line 240.
    Found 10-bit adder for signal <n0917> created at line 240.
    Found 11-bit adder for signal <n0922> created at line 241.
    Found 10-bit adder for signal <n0925> created at line 241.
    Found 11-bit adder for signal <n0930> created at line 242.
    Found 10-bit adder for signal <n0933> created at line 242.
    Found 11-bit adder for signal <n0938> created at line 243.
    Found 10-bit adder for signal <n0941> created at line 243.
    Found 11-bit adder for signal <n0946> created at line 244.
    Found 10-bit adder for signal <n0949> created at line 244.
    Found 11-bit adder for signal <n0954> created at line 245.
    Found 10-bit adder for signal <n0957> created at line 245.
    Found 11-bit adder for signal <n0962> created at line 246.
    Found 10-bit adder for signal <n0965> created at line 246.
    Found 10-bit comparator equal for signal <snake_x[0][9]_box_x[9]_equal_54_o> created at line 205
    Found 9-bit comparator equal for signal <snake_y[0][8]_box_y[8]_equal_55_o> created at line 205
    Found 4-bit comparator lessequal for signal <length[3]_PWR_5_o_LessThan_56_o> created at line 208
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[1][9]_equal_65_o> created at line 220
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[1][8]_equal_66_o> created at line 220
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[2][9]_equal_67_o> created at line 221
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[2][8]_equal_68_o> created at line 221
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[3][9]_equal_69_o> created at line 222
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[3][8]_equal_70_o> created at line 222
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[4][9]_equal_71_o> created at line 223
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[4][8]_equal_72_o> created at line 223
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[5][9]_equal_73_o> created at line 224
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[5][8]_equal_74_o> created at line 224
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[6][9]_equal_75_o> created at line 225
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[6][8]_equal_76_o> created at line 225
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[7][9]_equal_77_o> created at line 226
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[7][8]_equal_78_o> created at line 226
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[8][9]_equal_79_o> created at line 227
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[8][8]_equal_80_o> created at line 227
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[9][9]_equal_81_o> created at line 228
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[9][8]_equal_82_o> created at line 228
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[10][9]_equal_83_o> created at line 229
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[10][8]_equal_84_o> created at line 229
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[11][9]_equal_85_o> created at line 230
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[11][8]_equal_86_o> created at line 230
    Found 10-bit comparator greater for signal <snake_x[0][9]_x_pos[9]_LessThan_87_o> created at line 235
    Found 9-bit comparator greater for signal <snake_y[0][8]_y_pos[8]_LessThan_88_o> created at line 235
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0005_LessThan_90_o> created at line 235
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0006_LessThan_92_o> created at line 235
    Found 10-bit comparator greater for signal <snake_x[1][9]_x_pos[9]_LessThan_93_o> created at line 236
    Found 9-bit comparator greater for signal <snake_y[1][8]_y_pos[8]_LessThan_94_o> created at line 236
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0007_LessThan_96_o> created at line 236
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0008_LessThan_98_o> created at line 236
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_99_o> created at line 236
    Found 10-bit comparator greater for signal <snake_x[2][9]_x_pos[9]_LessThan_100_o> created at line 237
    Found 9-bit comparator greater for signal <snake_y[2][8]_y_pos[8]_LessThan_101_o> created at line 237
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0009_LessThan_103_o> created at line 237
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0010_LessThan_105_o> created at line 237
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_106_o> created at line 237
    Found 10-bit comparator greater for signal <snake_x[3][9]_x_pos[9]_LessThan_107_o> created at line 238
    Found 9-bit comparator greater for signal <snake_y[3][8]_y_pos[8]_LessThan_108_o> created at line 238
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0011_LessThan_110_o> created at line 238
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0012_LessThan_112_o> created at line 238
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_113_o> created at line 238
    Found 10-bit comparator greater for signal <snake_x[4][9]_x_pos[9]_LessThan_114_o> created at line 239
    Found 9-bit comparator greater for signal <snake_y[4][8]_y_pos[8]_LessThan_115_o> created at line 239
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0013_LessThan_117_o> created at line 239
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0014_LessThan_119_o> created at line 239
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_120_o> created at line 239
    Found 10-bit comparator greater for signal <snake_x[5][9]_x_pos[9]_LessThan_121_o> created at line 240
    Found 9-bit comparator greater for signal <snake_y[5][8]_y_pos[8]_LessThan_122_o> created at line 240
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0015_LessThan_124_o> created at line 240
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0016_LessThan_126_o> created at line 240
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_127_o> created at line 240
    Found 10-bit comparator greater for signal <snake_x[6][9]_x_pos[9]_LessThan_128_o> created at line 241
    Found 9-bit comparator greater for signal <snake_y[6][8]_y_pos[8]_LessThan_129_o> created at line 241
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0017_LessThan_131_o> created at line 241
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0018_LessThan_133_o> created at line 241
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_134_o> created at line 241
    Found 10-bit comparator greater for signal <snake_x[7][9]_x_pos[9]_LessThan_135_o> created at line 242
    Found 9-bit comparator greater for signal <snake_y[7][8]_y_pos[8]_LessThan_136_o> created at line 242
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0019_LessThan_138_o> created at line 242
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0020_LessThan_140_o> created at line 242
    Found 4-bit comparator greater for signal <GND_4_o_length[3]_LessThan_141_o> created at line 242
    Found 10-bit comparator greater for signal <snake_x[8][9]_x_pos[9]_LessThan_142_o> created at line 243
    Found 9-bit comparator greater for signal <snake_y[8][8]_y_pos[8]_LessThan_143_o> created at line 243
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0021_LessThan_145_o> created at line 243
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0022_LessThan_147_o> created at line 243
    Found 4-bit comparator greater for signal <PWR_5_o_length[3]_LessThan_148_o> created at line 243
    Found 10-bit comparator greater for signal <snake_x[9][9]_x_pos[9]_LessThan_149_o> created at line 244
    Found 9-bit comparator greater for signal <snake_y[9][8]_y_pos[8]_LessThan_150_o> created at line 244
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0023_LessThan_152_o> created at line 244
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0024_LessThan_154_o> created at line 244
    Found 4-bit comparator greater for signal <PWR_5_o_length[3]_LessThan_155_o> created at line 244
    Found 10-bit comparator greater for signal <snake_x[10][9]_x_pos[9]_LessThan_156_o> created at line 245
    Found 9-bit comparator greater for signal <snake_y[10][8]_y_pos[8]_LessThan_157_o> created at line 245
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0025_LessThan_159_o> created at line 245
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0026_LessThan_161_o> created at line 245
    Found 4-bit comparator greater for signal <PWR_5_o_length[3]_LessThan_162_o> created at line 245
    Found 10-bit comparator greater for signal <snake_x[11][9]_x_pos[9]_LessThan_163_o> created at line 246
    Found 9-bit comparator greater for signal <snake_y[11][8]_y_pos[8]_LessThan_164_o> created at line 246
    Found 11-bit comparator greater for signal <GND_4_o_BUS_0027_LessThan_166_o> created at line 246
    Found 10-bit comparator greater for signal <GND_4_o_BUS_0028_LessThan_168_o> created at line 246
    Found 4-bit comparator greater for signal <PWR_5_o_length[3]_LessThan_169_o> created at line 246
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred 260 D-type flip-flop(s).
	inferred  84 Comparator(s).
	inferred  68 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <snake_body> synthesized.

Synthesizing Unit <random_box>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v".
    Found 9-bit register for signal <rand_num>.
    Found 10-bit register for signal <rand_x>.
    Found 9-bit register for signal <rand_y>.
    Found 1-bit register for signal <flag>.
    Found 11-bit adder for signal <n0051> created at line 63.
    Found 10-bit adder for signal <n0053> created at line 63.
    Found 10-bit subtractor for signal <x_box> created at line 8.
    Found 9-bit subtractor for signal <y_box> created at line 9.
    Found 10-bit comparator greater for signal <x_box[9]_x_pos[9]_LessThan_17_o> created at line 63
    Found 9-bit comparator greater for signal <y_box[8]_y_pos[8]_LessThan_18_o> created at line 63
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0001_LessThan_20_o> created at line 63
    Found 10-bit comparator greater for signal <GND_5_o_BUS_0002_LessThan_22_o> created at line 63
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <random_box> synthesized.

Synthesizing Unit <mod_10u_10u>.
    Related source file is "".
    Found 20-bit adder for signal <GND_6_o_b[9]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[9]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[9]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[9]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <GND_6_o_b[9]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <GND_6_o_b[9]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <GND_6_o_b[9]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <GND_6_o_b[9]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <GND_6_o_b[9]_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <GND_6_o_b[9]_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[9]_add_21_OUT[9:0]> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  92 Multiplexer(s).
Unit <mod_10u_10u> synthesized.

Synthesizing Unit <mod_10u_4u>.
    Related source file is "".
    Found 14-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[3]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_7_o_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_7_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_7_o_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_7_o_add_17_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_7_o_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_7_o_add_21_OUT> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred 101 Multiplexer(s).
Unit <mod_10u_4u> synthesized.

Synthesizing Unit <mod_9u_9u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_8_o_b[8]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_8_o_b[8]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_8_o_b[8]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_8_o_b[8]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <GND_8_o_b[8]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <GND_8_o_b[8]_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <GND_8_o_b[8]_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <GND_8_o_b[8]_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <GND_8_o_b[8]_add_17_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[8]_add_19_OUT[8:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  74 Multiplexer(s).
Unit <mod_9u_9u> synthesized.

Synthesizing Unit <mod_9u_4u>.
    Related source file is "".
    Found 13-bit adder for signal <GND_9_o_b[3]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <GND_9_o_b[3]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <GND_9_o_b[3]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <GND_9_o_b[3]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[3]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_9_o_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_9_o_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_9_o_add_15_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_9_o_add_17_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_9_o_add_19_OUT> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  82 Multiplexer(s).
Unit <mod_9u_4u> synthesized.

Synthesizing Unit <seg_display>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\seg_display.v".
WARNING:Xst:653 - Signal <clk_400hz> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <led_select>.
    Found 4-bit register for signal <led_1>.
    Found 4-bit register for signal <led_2>.
    Found 4-bit register for signal <led_3>.
    Found 4-bit register for signal <led_data_hex>.
    Found 7-bit register for signal <seg_data>.
    Found 4-bit register for signal <AN>.
    Found 4-bit register for signal <led_0>.
    Found 4-bit adder for signal <led_3[3]_GND_11_o_add_8_OUT> created at line 64.
    Found 4-bit adder for signal <led_2[3]_GND_11_o_add_9_OUT> created at line 67.
    Found 4-bit adder for signal <led_1[3]_GND_11_o_add_12_OUT> created at line 70.
    Found 4-bit adder for signal <led_0[3]_GND_11_o_add_16_OUT> created at line 73.
    Found 2-bit adder for signal <led_select[1]_GND_11_o_add_41_OUT> created at line 106.
    Found 4x4-bit Read Only RAM for signal <led_select[1]_PWR_13_o_wide_mux_50_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <led_select[1]_led_3[3]_wide_mux_44_OUT> created at line 111.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <seg_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 83
 10-bit adder                                          : 25
 10-bit subtractor                                     : 2
 11-bit adder                                          : 17
 11-bit subtractor                                     : 1
 12-bit adder                                          : 4
 13-bit adder                                          : 4
 14-bit adder                                          : 3
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 3
 18-bit adder                                          : 2
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 5
 9-bit adder                                           : 7
 9-bit subtractor                                      : 2
# Registers                                            : 247
 1-bit register                                        : 231
 10-bit register                                       : 3
 17-bit register                                       : 1
 2-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 7
 7-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 137
 10-bit comparator equal                               : 12
 10-bit comparator greater                             : 30
 10-bit comparator lessequal                           : 13
 11-bit comparator greater                             : 13
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 4
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 11
 4-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 12
 9-bit comparator greater                              : 13
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 435
 1-bit 2-to-1 multiplexer                              : 410
 10-bit 2-to-1 multiplexer                             : 5
 26-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 9
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <led_select_0> (without init value) has a constant value of 0 in block <_seg_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_select_1> (without init value) has a constant value of 0 in block <_seg_display>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <seg_display>.
The following registers are absorbed into counter <led_3>: 1 register on signal <led_3>.
The following registers are absorbed into counter <led_select>: 1 register on signal <led_select>.
INFO:Xst:3231 - The small RAM <Mram_led_select[1]_PWR_13_o_wide_mux_50_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <led_select>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seg_display> synthesized (advanced).

Synthesizing (advanced) Unit <snake_body>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <length>: 1 register on signal <length>.
Unit <snake_body> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 78
 10-bit adder                                          : 35
 10-bit subtractor                                     : 2
 11-bit adder                                          : 13
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
 4-bit adder                                           : 5
 9-bit adder                                           : 19
 9-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 313
 Flip-Flops                                            : 313
# Comparators                                          : 137
 10-bit comparator equal                               : 12
 10-bit comparator greater                             : 30
 10-bit comparator lessequal                           : 13
 11-bit comparator greater                             : 13
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 4
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 11
 4-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 12
 9-bit comparator greater                              : 13
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 433
 1-bit 2-to-1 multiplexer                              : 410
 10-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_snake_body/FSM_0> on signal <direction[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:1710 - FF/Latch <rand_x_9> (without init value) has a constant value of 0 in block <random_box>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AN_0> (without init value) has a constant value of 1 in block <seg_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AN_1> (without init value) has a constant value of 1 in block <seg_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AN_2> (without init value) has a constant value of 1 in block <seg_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AN_3> (without init value) has a constant value of 0 in block <seg_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_select_0> (without init value) has a constant value of 0 in block <seg_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_select_1> (without init value) has a constant value of 0 in block <seg_display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_module> ...

Optimizing unit <vga640x480> ...

Optimizing unit <snake_body> ...
WARNING:Xst:1710 - FF/Latch <snake_x<0>_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y<0>_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_1_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_1_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_2_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_2_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_3_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_3_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_4_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_4_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_5_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_5_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_6_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_6_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_7_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_7_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_8_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_8_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_9_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_9_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_10_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_10_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_x_11_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snake_y_11_0> (without init value) has a constant value of 0 in block <snake_body>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <random_box> ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rand_y_0> is unconnected in block <random_box>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rand_x_0> is unconnected in block <random_box>.

Optimizing unit <seg_display> ...
WARNING:Xst:1710 - FF/Latch <_snake_body/counter_25> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 313
 Flip-Flops                                            : 313

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1357
#      GND                         : 1
#      INV                         : 35
#      LUT1                        : 33
#      LUT2                        : 82
#      LUT3                        : 54
#      LUT4                        : 479
#      LUT5                        : 93
#      LUT6                        : 258
#      MUXCY                       : 256
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 313
#      FD                          : 4
#      FDC                         : 3
#      FDCE                        : 187
#      FDE                         : 23
#      FDP                         : 6
#      FDR                         : 35
#      FDRE                        : 47
#      FDS                         : 2
#      FDSE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 5
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             313  out of  18224     1%  
 Number of Slice LUTs:                 1034  out of   9112    11%  
    Number used as Logic:              1034  out of   9112    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1180
   Number with an unused Flip Flop:     867  out of   1180    73%  
   Number with an unused LUT:           146  out of   1180    12%  
   Number of fully used LUT-FF pairs:   167  out of   1180    14%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 313   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.919ns (Maximum Frequency: 144.526MHz)
   Minimum input arrival time before clock: 5.344ns
   Maximum output required time after clock: 15.571ns
   Maximum combinational path delay: 5.473ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.919ns (frequency: 144.526MHz)
  Total number of paths / destination ports: 19657 / 622
-------------------------------------------------------------------------
Delay:               6.919ns (Levels of Logic = 8)
  Source:            _random_box/rand_y_7 (FF)
  Destination:       _snake_body/length_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _random_box/rand_y_7 to _snake_body/length_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.447   1.229  _random_box/rand_y_7 (_random_box/rand_y_7)
     LUT5:I1->O            1   0.203   0.580  _random_box/rand_y[8]_PWR_8_o_mod_14/Mmux_a[0]_a[8]_MUX_1094_o13_SW0 (N32)
     LUT3:I2->O            2   0.205   0.617  _random_box/rand_y[8]_PWR_8_o_mod_14/Mmux_a[0]_a[8]_MUX_1094_o13_SW2 (N47)
     LUT6:I5->O            1   0.205   0.000  _random_box/Msub_y_box_lut<1>1 (_random_box/Msub_y_box_lut<1>)
     XORCY:LI->O          13   0.136   1.180  _random_box/Msub_y_box_xor<1> (box_y<1>)
     LUT6:I2->O            1   0.203   0.000  _snake_body/_n1495_inv22_SW0_SW1_G (N131)
     MUXF7:I1->O           1   0.140   0.580  _snake_body/_n1495_inv22_SW0_SW1 (N76)
     LUT6:I5->O            1   0.205   0.684  _snake_body/_n1495_inv29_SW3 (N58)
     LUT6:I4->O            1   0.203   0.000  _snake_body/length_2_rstpot (_snake_body/length_2_rstpot)
     FDR:D                     0.102          _snake_body/length_2
    ----------------------------------------
    Total                      6.919ns (2.049ns logic, 4.870ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 325 / 319
-------------------------------------------------------------------------
Offset:              5.344ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       _snake_body/counter_23 (FF)
  Destination Clock: clk rising

  Data Path: rst to _snake_body/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           253   1.222   2.295  rst_IBUF (rst_IBUF)
     LUT3:I0->O           25   0.205   1.192  _snake_body/clk_halfhz_01 (_snake_body/clk_halfhz_0)
     FDR:R                     0.430          _snake_body/counter_1
    ----------------------------------------
    Total                      5.344ns (1.857ns logic, 3.487ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 136666 / 15
-------------------------------------------------------------------------
Offset:              15.571ns (Levels of Logic = 15)
  Source:            vga_display/h_count_7 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: vga_display/h_count_7 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   1.277  vga_display/h_count_7 (vga_display/h_count_7)
     LUT6:I1->O           52   0.203   1.789  vga_display/Mmux_n003611 (x_counter<0>)
     LUT4:I1->O            1   0.205   0.000  _snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_lut<0> (_snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<0> (_snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<1> (_snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<2> (_snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  _snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<3> (_snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<3>)
     LUT5:I4->O            1   0.205   0.924  _snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<4>_SW0 (N96)
     LUT6:I1->O            1   0.203   0.684  _snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<4> (_snake_body/Mcompar_GND_4_o_BUS_0025_LessThan_159_o_cy<4>)
     LUT6:I4->O            1   0.203   0.944  _snake_body/snake_vga2_SW0 (N112)
     LUT6:I0->O            1   0.203   0.944  _snake_body/snake_vga2 (_snake_body/snake_vga1)
     LUT6:I0->O            1   0.203   0.808  _snake_body/snake_vga3 (_snake_body/snake_vga2)
     LUT6:I3->O            1   0.205   0.808  _snake_body/snake_vga8 (_snake_body/snake_vga8)
     LUT6:I3->O            1   0.205   0.684  _snake_body/snake_vga10 (_snake_body/snake_vga10)
     LUT2:I0->O            3   0.203   0.650  _snake_body/snake_vga13 (vgaRed_0_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                     15.571ns (5.479ns logic, 10.092ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Delay:               5.473ns (Levels of Logic = 3)
  Source:            btn_down (PAD)
  Destination:       led (PAD)

  Data Path: btn_down to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.898  btn_down_IBUF (btn_down_IBUF)
     LUT4:I0->O            1   0.203   0.579  led1 (led_OBUF)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      5.473ns (3.996ns logic, 1.477ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.919|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.06 secs
 
--> 

Total memory usage is 538684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :    5 (   0 filtered)

