#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec 22 16:07:21 2021
# Process ID: 11988
# Current directory: /home/ivan-arhipych/vivado/tasks/task_3/task_3.runs/synth_1
# Command line: vivado -log polynomial3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source polynomial3.tcl
# Log file: /home/ivan-arhipych/vivado/tasks/task_3/task_3.runs/synth_1/polynomial3.vds
# Journal file: /home/ivan-arhipych/vivado/tasks/task_3/task_3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source polynomial3.tcl -notrace
Command: synth_design -top polynomial3 -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.941 ; gain = 0.000 ; free physical = 373 ; free virtual = 24211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'polynomial3' [/home/ivan-arhipych/vivado/tasks/task_3/task_3.srcs/sources_1/new/polynomial3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'polynomial3' (1#1) [/home/ivan-arhipych/vivado/tasks/task_3/task_3.srcs/sources_1/new/polynomial3.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.941 ; gain = 0.000 ; free physical = 671 ; free virtual = 24089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.941 ; gain = 0.000 ; free physical = 1453 ; free virtual = 24865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.941 ; gain = 0.000 ; free physical = 1453 ; free virtual = 24865
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.941 ; gain = 0.000 ; free physical = 1446 ; free virtual = 24858
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ivan-arhipych/vivado/tasks/task_3/task_3.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/ivan-arhipych/vivado/tasks/task_3/task_3.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.828 ; gain = 0.000 ; free physical = 1382 ; free virtual = 24804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.828 ; gain = 0.000 ; free physical = 1382 ; free virtual = 24804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1545 ; free virtual = 24938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1545 ; free virtual = 24938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1545 ; free virtual = 24938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1546 ; free virtual = 24939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 22    
	                7 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multOp, operation Mode is: A2*B.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP mult_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_reg[0] is absorbed into DSP mult_reg[0].
DSP Report: operator multOp is absorbed into DSP mult_reg[0].
DSP Report: operator multOp is absorbed into DSP mult_reg[0].
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP mult_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mult_reg[0] is absorbed into DSP mult_reg[0].
DSP Report: register mult_reg[0] is absorbed into DSP mult_reg[0].
DSP Report: operator multOp is absorbed into DSP mult_reg[0].
DSP Report: operator multOp is absorbed into DSP mult_reg[0].
DSP Report: Generating DSP multOp, operation Mode is: A''*B2.
DSP Report: register result_reg[1] is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP mult_reg[1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register poly_reg[1][4] is absorbed into DSP mult_reg[1].
DSP Report: register result_reg[1] is absorbed into DSP mult_reg[1].
DSP Report: register mult_reg[1] is absorbed into DSP mult_reg[1].
DSP Report: operator multOp is absorbed into DSP mult_reg[1].
DSP Report: operator multOp is absorbed into DSP mult_reg[1].
DSP Report: Generating DSP multOp, operation Mode is: A2*B''.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP mult_reg[1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register poly_reg[1][4] is absorbed into DSP mult_reg[1].
DSP Report: register mult_reg[1] is absorbed into DSP mult_reg[1].
DSP Report: register mult_reg[1] is absorbed into DSP mult_reg[1].
DSP Report: operator multOp is absorbed into DSP mult_reg[1].
DSP Report: operator multOp is absorbed into DSP mult_reg[1].
DSP Report: Generating DSP multOp, operation Mode is: A''*B2.
DSP Report: register result_reg[3] is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP mult_reg[2], operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register poly_reg[1][4] is absorbed into DSP mult_reg[2].
DSP Report: register poly_reg[2][4] is absorbed into DSP mult_reg[2].
DSP Report: register result_reg[3] is absorbed into DSP mult_reg[2].
DSP Report: register mult_reg[2] is absorbed into DSP mult_reg[2].
DSP Report: operator multOp is absorbed into DSP mult_reg[2].
DSP Report: operator multOp is absorbed into DSP mult_reg[2].
DSP Report: Generating DSP multOp, operation Mode is: A2*B''.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP mult_reg[2], operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register poly_reg[1][4] is absorbed into DSP mult_reg[2].
DSP Report: register poly_reg[2][4] is absorbed into DSP mult_reg[2].
DSP Report: register mult_reg[2] is absorbed into DSP mult_reg[2].
DSP Report: register mult_reg[2] is absorbed into DSP mult_reg[2].
DSP Report: operator multOp is absorbed into DSP mult_reg[2].
DSP Report: operator multOp is absorbed into DSP mult_reg[2].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1527 ; free virtual = 24924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|polynomial3 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|polynomial3 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|polynomial3 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|polynomial3 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|polynomial3 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|polynomial3 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|polynomial3 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|polynomial3 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|polynomial3 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|polynomial3 | (PCIN>>17)+A2*B'' | 16     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|polynomial3 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|polynomial3 | (PCIN>>17)+A2*B'' | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1293 ; free virtual = 24723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1290 ; free virtual = 24721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1272 ; free virtual = 24703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1298 ; free virtual = 24737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1298 ; free virtual = 24737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1283 ; free virtual = 24721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1298 ; free virtual = 24737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1298 ; free virtual = 24737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1298 ; free virtual = 24737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|polynomial3 | poly_reg[4][3][31] | 4      | 32    | NO           | NO                 | NO                | 32     | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    36|
|3     |DSP48E1 |     9|
|9     |LUT2    |   148|
|10    |LUT3    |     4|
|11    |SRL16E  |    32|
|12    |FDRE    |   378|
|13    |IBUF    |   164|
|14    |OBUF    |    33|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2504.828 ; gain = 31.887 ; free physical = 1298 ; free virtual = 24737
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2504.828 ; gain = 0.000 ; free physical = 1362 ; free virtual = 24799
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2504.836 ; gain = 31.887 ; free physical = 1362 ; free virtual = 24799
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 1405 ; free virtual = 24842
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 1374 ; free virtual = 24822
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: eb647724
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2504.836 ; gain = 32.023 ; free physical = 1544 ; free virtual = 24991
INFO: [Common 17-1381] The checkpoint '/home/ivan-arhipych/vivado/tasks/task_3/task_3.runs/synth_1/polynomial3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file polynomial3_utilization_synth.rpt -pb polynomial3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 16:08:15 2021...
