{'cnt128d_rd': {'CDeps': [[[], ['rstn']],
                          [[], ['rstn'], ['cnt128d_rd_valid']]],
                'CLines': [[None, '714:C'], [None, '714:C', '715:C']],
                'Clocked': False,
                'DDeps': [[], ['cnt128d_rd']],
                'DLines': ['714:D', '715:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3810>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3c10>]},
 'cnt128d_rd_valid': {'CDeps': [[[],
                                 ['rstn'],
                                 ['cnt128d_rd_valid_start'],
                                 ['cnt128d_rd_valid_stop']],
                                [[], ['rstn'], ['cnt128d_rd_valid_start']],
                                [[], ['rstn']]],
                      'CLines': [[None, '708:C', '709:C', '710:C'],
                                 [None, '708:C', '709:C'],
                                 [None, '708:C']],
                      'Clocked': False,
                      'DDeps': [[], [], []],
                      'DLines': ['710:D', '709:D', '708:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3590>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2e3210>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c314e50>]},
 'cnt128d_rd_valid_start': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['indicator_pos_edge',
                                       'indicator_neg_edge']],
                            'DLines': ['704:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c314690>]},
 'cnt128d_rd_valid_stop': {'CDeps': [],
                           'CLines': [],
                           'Clocked': False,
                           'DDeps': [['cnt128d_rd']],
                           'DLines': ['705:D'],
                           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c314a10>]},
 'cnt128d_wr': {'CDeps': [[[], ['rstn']], [[], ['rstn'], ['inp_valid']]],
                'CLines': [[None, '687:C'], [None, '687:C', '688:C']],
                'Clocked': False,
                'DDeps': [[], ['cnt128d_wr']],
                'DLines': ['687:D', '688:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c2f5c90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31b090>]},
 'indicator': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cnt128d_wr']],
               'DLines': ['696:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b890>]},
 'indicator_1d': {'CDeps': [[[], ['rstn']], [[], ['rstn']]],
                  'CLines': [[None, '698:C'], [None, '698:C']],
                  'Clocked': False,
                  'DDeps': [[], ['indicator']],
                  'DLines': ['698:D', '699:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31bcd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c31bf10>]},
 'indicator_neg_edge': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['indicator', 'indicator_1d']],
                        'DLines': ['702:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c314350>]},
 'indicator_pos_edge': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['indicator', 'indicator_1d']],
                        'DLines': ['701:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c314190>]},
 'mem_data': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['rd_DATA']],
              'DLines': ['725:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c305950>]},
 'mem_valid': {'CDeps': [[[], ['rstn']], [[], ['rstn']]],
               'CLines': [[None, '722:C'], [None, '722:C']],
               'Clocked': False,
               'DDeps': [[], ['cnt128d_rd_valid']],
               'DLines': ['722:D', '723:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c305510>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c305750>]},
 'rd_ADDR': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['cnt128d_rd', 'cnt128d_rd', 'cnt128d_rd']],
             'DLines': ['717:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c2e3f90>]},
 'rd_CSN': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['cnt128d_rd_valid']],
            'DLines': ['718:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c305110>]},
 'wr_ADDR': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['cnt128d_wr']],
             'DLines': ['691:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b3d0>]},
 'wr_CSN': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['inp_valid']],
            'DLines': ['692:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b550>]},
 'wr_DATA': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['N', 'inp_data']],
             'DLines': ['690:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b250>]},
 'wr_WEN': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['inp_valid']],
            'DLines': ['693:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c31b6d0>]}}
