$date
	Sun Jun 16 23:40:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 8 ! reg_out [7:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 8 $ data [7:0] $end
$var reg 1 % inc $end
$var reg 1 & latch $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 8 ( data [7:0] $end
$var wire 1 % inc $end
$var wire 1 & latch $end
$var wire 1 ' reset $end
$var reg 8 ) reg_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx )
bx (
1'
x&
x%
bx $
0#
bx !
$end
#5000
b0 !
b0 )
1#
#10000
0#
#15000
1#
#20000
0#
0'
#25000
1#
#30000
0#
#35000
1#
#40000
0#
1&
b10101010 $
b10101010 (
#45000
b10101010 !
b10101010 )
1#
#50000
0#
#55000
1#
#60000
0#
0&
#65000
1#
#70000
0#
#75000
1#
#80000
0#
1%
#85000
b10101011 !
b10101011 )
1#
#90000
0#
#95000
b10101100 !
b10101100 )
1#
#100000
0#
0%
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
