
# Iteration 1

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,21.9,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.0,% Slots <,,,0.0,100.0,,
Backend_Bound,43.1,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,31.0,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 2

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,15.2,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,3.2,% Slots <,,,0.0,100.0,,
Backend_Bound,60.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,21.6,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 3

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,26.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,46.1,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,21.9,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 4

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,16.7,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,3.2,% Slots <,,,0.0,100.0,,
Backend_Bound,56.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,23.4,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 5

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,15.9,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.4,% Slots <,,,0.0,100.0,,
Backend_Bound,58.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,21.1,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 6

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,17.2,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,3.6,% Slots <,,,0.0,100.0,,
Backend_Bound,56.9,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,22.4,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 7

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,45.7,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,24.2,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 8

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,16.7,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.4,% Slots <,,,0.0,100.0,,
Backend_Bound,56.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,22.3,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 9

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,14.4,% Slots <,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.4,% Slots <,,,0.0,100.0,,
Backend_Bound,61.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,19.6,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 10

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,18.4,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,51.4,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,25.5,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]
