{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 08:13:31 2015 " "Info: Processing started: Fri Oct 09 08:13:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off contador_asendente_desendente_fpga -c contador_asendente_desendente_fpga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador_asendente_desendente_fpga -c contador_asendente_desendente_fpga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_frec:conex1\|clk_div " "Info: Detected ripple clock \"div_frec:conex1\|clk_div\" as buffer" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_frec:conex1\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register div_frec:conex1\|contador\[1\] register div_frec:conex1\|contador\[31\] 224.72 MHz 4.45 ns Internal " "Info: Clock \"clk\" has Internal fmax of 224.72 MHz between source register \"div_frec:conex1\|contador\[1\]\" and destination register \"div_frec:conex1\|contador\[31\]\" (period= 4.45 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.208 ns + Longest register register " "Info: + Longest register to register delay is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_frec:conex1\|contador\[1\] 1 REG LCFF_X1_Y23_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 3; REG Node = 'div_frec:conex1\|contador\[1\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_frec:conex1|contador[1] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.517 ns) 1.065 ns div_frec:conex1\|Add0~3 2 COMB LCCOMB_X2_Y23_N2 2 " "Info: 2: + IC(0.548 ns) + CELL(0.517 ns) = 1.065 ns; Loc. = LCCOMB_X2_Y23_N2; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~3'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { div_frec:conex1|contador[1] div_frec:conex1|Add0~3 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.145 ns div_frec:conex1\|Add0~5 3 COMB LCCOMB_X2_Y23_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.145 ns; Loc. = LCCOMB_X2_Y23_N4; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~5'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.225 ns div_frec:conex1\|Add0~7 4 COMB LCCOMB_X2_Y23_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.225 ns; Loc. = LCCOMB_X2_Y23_N6; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~7'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.305 ns div_frec:conex1\|Add0~9 5 COMB LCCOMB_X2_Y23_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.305 ns; Loc. = LCCOMB_X2_Y23_N8; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.385 ns div_frec:conex1\|Add0~11 6 COMB LCCOMB_X2_Y23_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.385 ns; Loc. = LCCOMB_X2_Y23_N10; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~11'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.465 ns div_frec:conex1\|Add0~13 7 COMB LCCOMB_X2_Y23_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.465 ns; Loc. = LCCOMB_X2_Y23_N12; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~13'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.639 ns div_frec:conex1\|Add0~15 8 COMB LCCOMB_X2_Y23_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 1.639 ns; Loc. = LCCOMB_X2_Y23_N14; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~15'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.719 ns div_frec:conex1\|Add0~17 9 COMB LCCOMB_X2_Y23_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.719 ns; Loc. = LCCOMB_X2_Y23_N16; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~17'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.799 ns div_frec:conex1\|Add0~19 10 COMB LCCOMB_X2_Y23_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.799 ns; Loc. = LCCOMB_X2_Y23_N18; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~19'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.879 ns div_frec:conex1\|Add0~21 11 COMB LCCOMB_X2_Y23_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.879 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~21'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.959 ns div_frec:conex1\|Add0~23 12 COMB LCCOMB_X2_Y23_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.959 ns; Loc. = LCCOMB_X2_Y23_N22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~23'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.039 ns div_frec:conex1\|Add0~25 13 COMB LCCOMB_X2_Y23_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.039 ns; Loc. = LCCOMB_X2_Y23_N24; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~25'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.119 ns div_frec:conex1\|Add0~27 14 COMB LCCOMB_X2_Y23_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.119 ns; Loc. = LCCOMB_X2_Y23_N26; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~27'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.199 ns div_frec:conex1\|Add0~29 15 COMB LCCOMB_X2_Y23_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.199 ns; Loc. = LCCOMB_X2_Y23_N28; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~29'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.360 ns div_frec:conex1\|Add0~31 16 COMB LCCOMB_X2_Y23_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 2.360 ns; Loc. = LCCOMB_X2_Y23_N30; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~31'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.440 ns div_frec:conex1\|Add0~33 17 COMB LCCOMB_X2_Y22_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.440 ns; Loc. = LCCOMB_X2_Y22_N0; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~33'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.520 ns div_frec:conex1\|Add0~35 18 COMB LCCOMB_X2_Y22_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.520 ns; Loc. = LCCOMB_X2_Y22_N2; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~35'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.600 ns div_frec:conex1\|Add0~37 19 COMB LCCOMB_X2_Y22_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.600 ns; Loc. = LCCOMB_X2_Y22_N4; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~37'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.680 ns div_frec:conex1\|Add0~39 20 COMB LCCOMB_X2_Y22_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.680 ns; Loc. = LCCOMB_X2_Y22_N6; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~39'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.760 ns div_frec:conex1\|Add0~41 21 COMB LCCOMB_X2_Y22_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.760 ns; Loc. = LCCOMB_X2_Y22_N8; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~41'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.840 ns div_frec:conex1\|Add0~43 22 COMB LCCOMB_X2_Y22_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.840 ns; Loc. = LCCOMB_X2_Y22_N10; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~43'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.920 ns div_frec:conex1\|Add0~45 23 COMB LCCOMB_X2_Y22_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.920 ns; Loc. = LCCOMB_X2_Y22_N12; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~45'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.094 ns div_frec:conex1\|Add0~47 24 COMB LCCOMB_X2_Y22_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 3.094 ns; Loc. = LCCOMB_X2_Y22_N14; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~47'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.174 ns div_frec:conex1\|Add0~49 25 COMB LCCOMB_X2_Y22_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.174 ns; Loc. = LCCOMB_X2_Y22_N16; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~49'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~47 div_frec:conex1|Add0~49 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.254 ns div_frec:conex1\|Add0~51 26 COMB LCCOMB_X2_Y22_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.254 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~51'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~49 div_frec:conex1|Add0~51 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.334 ns div_frec:conex1\|Add0~53 27 COMB LCCOMB_X2_Y22_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.334 ns; Loc. = LCCOMB_X2_Y22_N20; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~53'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~51 div_frec:conex1|Add0~53 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.414 ns div_frec:conex1\|Add0~55 28 COMB LCCOMB_X2_Y22_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.414 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~55'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~53 div_frec:conex1|Add0~55 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.494 ns div_frec:conex1\|Add0~57 29 COMB LCCOMB_X2_Y22_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.494 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~57'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~55 div_frec:conex1|Add0~57 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.574 ns div_frec:conex1\|Add0~59 30 COMB LCCOMB_X2_Y22_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.574 ns; Loc. = LCCOMB_X2_Y22_N26; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~59'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~57 div_frec:conex1|Add0~59 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.654 ns div_frec:conex1\|Add0~61 31 COMB LCCOMB_X2_Y22_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 3.654 ns; Loc. = LCCOMB_X2_Y22_N28; Fanout = 1; COMB Node = 'div_frec:conex1\|Add0~61'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~59 div_frec:conex1|Add0~61 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.112 ns div_frec:conex1\|Add0~62 32 COMB LCCOMB_X2_Y22_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 4.112 ns; Loc. = LCCOMB_X2_Y22_N30; Fanout = 1; COMB Node = 'div_frec:conex1\|Add0~62'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { div_frec:conex1|Add0~61 div_frec:conex1|Add0~62 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.208 ns div_frec:conex1\|contador\[31\] 33 REG LCFF_X2_Y22_N31 2 " "Info: 33: + IC(0.000 ns) + CELL(0.096 ns) = 4.208 ns; Loc. = LCFF_X2_Y22_N31; Fanout = 2; REG Node = 'div_frec:conex1\|contador\[31\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div_frec:conex1|Add0~62 div_frec:conex1|contador[31] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.660 ns ( 86.98 % ) " "Info: Total cell delay = 3.660 ns ( 86.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.548 ns ( 13.02 % ) " "Info: Total interconnect delay = 0.548 ns ( 13.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { div_frec:conex1|contador[1] div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 div_frec:conex1|Add0~49 div_frec:conex1|Add0~51 div_frec:conex1|Add0~53 div_frec:conex1|Add0~55 div_frec:conex1|Add0~57 div_frec:conex1|Add0~59 div_frec:conex1|Add0~61 div_frec:conex1|Add0~62 div_frec:conex1|contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { div_frec:conex1|contador[1] {} div_frec:conex1|Add0~3 {} div_frec:conex1|Add0~5 {} div_frec:conex1|Add0~7 {} div_frec:conex1|Add0~9 {} div_frec:conex1|Add0~11 {} div_frec:conex1|Add0~13 {} div_frec:conex1|Add0~15 {} div_frec:conex1|Add0~17 {} div_frec:conex1|Add0~19 {} div_frec:conex1|Add0~21 {} div_frec:conex1|Add0~23 {} div_frec:conex1|Add0~25 {} div_frec:conex1|Add0~27 {} div_frec:conex1|Add0~29 {} div_frec:conex1|Add0~31 {} div_frec:conex1|Add0~33 {} div_frec:conex1|Add0~35 {} div_frec:conex1|Add0~37 {} div_frec:conex1|Add0~39 {} div_frec:conex1|Add0~41 {} div_frec:conex1|Add0~43 {} div_frec:conex1|Add0~45 {} div_frec:conex1|Add0~47 {} div_frec:conex1|Add0~49 {} div_frec:conex1|Add0~51 {} div_frec:conex1|Add0~53 {} div_frec:conex1|Add0~55 {} div_frec:conex1|Add0~57 {} div_frec:conex1|Add0~59 {} div_frec:conex1|Add0~61 {} div_frec:conex1|Add0~62 {} div_frec:conex1|contador[31] {} } { 0.000ns 0.548ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns div_frec:conex1\|contador\[31\] 3 REG LCFF_X2_Y22_N31 2 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N31; Fanout = 2; REG Node = 'div_frec:conex1\|contador\[31\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl div_frec:conex1|contador[31] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl div_frec:conex1|contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[31] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns div_frec:conex1\|contador\[1\] 3 REG LCFF_X1_Y23_N15 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 3; REG Node = 'div_frec:conex1\|contador\[1\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl div_frec:conex1|contador[1] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl div_frec:conex1|contador[1] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl div_frec:conex1|contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[31] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl div_frec:conex1|contador[1] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { div_frec:conex1|contador[1] div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 div_frec:conex1|Add0~49 div_frec:conex1|Add0~51 div_frec:conex1|Add0~53 div_frec:conex1|Add0~55 div_frec:conex1|Add0~57 div_frec:conex1|Add0~59 div_frec:conex1|Add0~61 div_frec:conex1|Add0~62 div_frec:conex1|contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { div_frec:conex1|contador[1] {} div_frec:conex1|Add0~3 {} div_frec:conex1|Add0~5 {} div_frec:conex1|Add0~7 {} div_frec:conex1|Add0~9 {} div_frec:conex1|Add0~11 {} div_frec:conex1|Add0~13 {} div_frec:conex1|Add0~15 {} div_frec:conex1|Add0~17 {} div_frec:conex1|Add0~19 {} div_frec:conex1|Add0~21 {} div_frec:conex1|Add0~23 {} div_frec:conex1|Add0~25 {} div_frec:conex1|Add0~27 {} div_frec:conex1|Add0~29 {} div_frec:conex1|Add0~31 {} div_frec:conex1|Add0~33 {} div_frec:conex1|Add0~35 {} div_frec:conex1|Add0~37 {} div_frec:conex1|Add0~39 {} div_frec:conex1|Add0~41 {} div_frec:conex1|Add0~43 {} div_frec:conex1|Add0~45 {} div_frec:conex1|Add0~47 {} div_frec:conex1|Add0~49 {} div_frec:conex1|Add0~51 {} div_frec:conex1|Add0~53 {} div_frec:conex1|Add0~55 {} div_frec:conex1|Add0~57 {} div_frec:conex1|Add0~59 {} div_frec:conex1|Add0~61 {} div_frec:conex1|Add0~62 {} div_frec:conex1|contador[31] {} } { 0.000ns 0.548ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl div_frec:conex1|contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[31] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl div_frec:conex1|contador[1] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_machine:conex2\|state.eight dir clk -3.095 ns register " "Info: tsu for register \"state_machine:conex2\|state.eight\" (data pin = \"dir\", clock pin = \"clk\") is -3.095 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.626 ns + Longest pin register " "Info: + Longest pin to register delay is 3.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns dir 1 PIN PIN_L22 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 16; PIN Node = 'dir'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.521 ns) 3.530 ns state_machine:conex2\|Selector8~0 2 COMB LCCOMB_X7_Y17_N18 1 " "Info: 2: + IC(1.983 ns) + CELL(0.521 ns) = 3.530 ns; Loc. = LCCOMB_X7_Y17_N18; Fanout = 1; COMB Node = 'state_machine:conex2\|Selector8~0'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { dir state_machine:conex2|Selector8~0 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.626 ns state_machine:conex2\|state.eight 3 REG LCFF_X7_Y17_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.626 ns; Loc. = LCFF_X7_Y17_N19; Fanout = 4; REG Node = 'state_machine:conex2\|state.eight'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state_machine:conex2|Selector8~0 state_machine:conex2|state.eight } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 45.31 % ) " "Info: Total cell delay = 1.643 ns ( 45.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.983 ns ( 54.69 % ) " "Info: Total interconnect delay = 1.983 ns ( 54.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { dir state_machine:conex2|Selector8~0 state_machine:conex2|state.eight } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { dir {} dir~combout {} state_machine:conex2|Selector8~0 {} state_machine:conex2|state.eight {} } { 0.000ns 0.000ns 1.983ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.879 ns) 3.332 ns div_frec:conex1\|clk_div 2 REG LCFF_X1_Y23_N25 2 " "Info: 2: + IC(1.427 ns) + CELL(0.879 ns) = 3.332 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 2; REG Node = 'div_frec:conex1\|clk_div'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk div_frec:conex1|clk_div } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.000 ns) 5.103 ns div_frec:conex1\|clk_div~clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(1.771 ns) + CELL(0.000 ns) = 5.103 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'div_frec:conex1\|clk_div~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.683 ns state_machine:conex2\|state.eight 4 REG LCFF_X7_Y17_N19 4 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.683 ns; Loc. = LCFF_X7_Y17_N19; Fanout = 4; REG Node = 'state_machine:conex2\|state.eight'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.eight } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.51 % ) " "Info: Total cell delay = 2.507 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.176 ns ( 62.49 % ) " "Info: Total interconnect delay = 4.176 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.eight } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.eight {} } { 0.000ns 0.000ns 1.427ns 1.771ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { dir state_machine:conex2|Selector8~0 state_machine:conex2|state.eight } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { dir {} dir~combout {} state_machine:conex2|Selector8~0 {} state_machine:conex2|state.eight {} } { 0.000ns 0.000ns 1.983ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.eight } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.eight {} } { 0.000ns 0.000ns 1.427ns 1.771ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s6 state_machine:conex2\|state.ten 16.071 ns register " "Info: tco from clock \"clk\" to destination pin \"s6\" through register \"state_machine:conex2\|state.ten\" is 16.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.879 ns) 3.332 ns div_frec:conex1\|clk_div 2 REG LCFF_X1_Y23_N25 2 " "Info: 2: + IC(1.427 ns) + CELL(0.879 ns) = 3.332 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 2; REG Node = 'div_frec:conex1\|clk_div'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk div_frec:conex1|clk_div } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.000 ns) 5.103 ns div_frec:conex1\|clk_div~clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(1.771 ns) + CELL(0.000 ns) = 5.103 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'div_frec:conex1\|clk_div~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.683 ns state_machine:conex2\|state.ten 4 REG LCFF_X7_Y17_N7 4 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.683 ns; Loc. = LCFF_X7_Y17_N7; Fanout = 4; REG Node = 'state_machine:conex2\|state.ten'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.51 % ) " "Info: Total cell delay = 2.507 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.176 ns ( 62.49 % ) " "Info: Total interconnect delay = 4.176 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.427ns 1.771ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.111 ns + Longest register pin " "Info: + Longest register to pin delay is 9.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:conex2\|state.ten 1 REG LCFF_X7_Y17_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y17_N7; Fanout = 4; REG Node = 'state_machine:conex2\|state.ten'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:conex2|state.ten } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.455 ns) 1.693 ns state_machine:conex2\|WideOr19~9 2 COMB LCCOMB_X8_Y16_N2 2 " "Info: 2: + IC(1.238 ns) + CELL(0.455 ns) = 1.693 ns; Loc. = LCCOMB_X8_Y16_N2; Fanout = 2; COMB Node = 'state_machine:conex2\|WideOr19~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { state_machine:conex2|state.ten state_machine:conex2|WideOr19~9 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.521 ns) 2.998 ns state_machine:conex2\|WideOr19 3 COMB LCCOMB_X7_Y16_N8 8 " "Info: 3: + IC(0.784 ns) + CELL(0.521 ns) = 2.998 ns; Loc. = LCCOMB_X7_Y16_N8; Fanout = 8; COMB Node = 'state_machine:conex2\|WideOr19'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { state_machine:conex2|WideOr19~9 state_machine:conex2|WideOr19 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.322 ns) 3.684 ns Deco_4bin_to_7seg_hex:conex3\|s6~8 4 COMB LCCOMB_X7_Y16_N18 1 " "Info: 4: + IC(0.364 ns) + CELL(0.322 ns) = 3.684 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 1; COMB Node = 'Deco_4bin_to_7seg_hex:conex3\|s6~8'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { state_machine:conex2|WideOr19 Deco_4bin_to_7seg_hex:conex3|s6~8 } "NODE_NAME" } } { "../Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.278 ns) 4.851 ns Deco_4bin_to_7seg_hex:conex3\|s6~9 5 COMB LCCOMB_X7_Y18_N8 1 " "Info: 5: + IC(0.889 ns) + CELL(0.278 ns) = 4.851 ns; Loc. = LCCOMB_X7_Y18_N8; Fanout = 1; COMB Node = 'Deco_4bin_to_7seg_hex:conex3\|s6~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { Deco_4bin_to_7seg_hex:conex3|s6~8 Deco_4bin_to_7seg_hex:conex3|s6~9 } "NODE_NAME" } } { "../Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(2.850 ns) 9.111 ns s6 6 PIN PIN_F1 0 " "Info: 6: + IC(1.410 ns) + CELL(2.850 ns) = 9.111 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 's6'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { Deco_4bin_to_7seg_hex:conex3|s6~9 s6 } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.426 ns ( 48.58 % ) " "Info: Total cell delay = 4.426 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.685 ns ( 51.42 % ) " "Info: Total interconnect delay = 4.685 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.111 ns" { state_machine:conex2|state.ten state_machine:conex2|WideOr19~9 state_machine:conex2|WideOr19 Deco_4bin_to_7seg_hex:conex3|s6~8 Deco_4bin_to_7seg_hex:conex3|s6~9 s6 } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.111 ns" { state_machine:conex2|state.ten {} state_machine:conex2|WideOr19~9 {} state_machine:conex2|WideOr19 {} Deco_4bin_to_7seg_hex:conex3|s6~8 {} Deco_4bin_to_7seg_hex:conex3|s6~9 {} s6 {} } { 0.000ns 1.238ns 0.784ns 0.364ns 0.889ns 1.410ns } { 0.000ns 0.455ns 0.521ns 0.322ns 0.278ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.427ns 1.771ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.111 ns" { state_machine:conex2|state.ten state_machine:conex2|WideOr19~9 state_machine:conex2|WideOr19 Deco_4bin_to_7seg_hex:conex3|s6~8 Deco_4bin_to_7seg_hex:conex3|s6~9 s6 } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.111 ns" { state_machine:conex2|state.ten {} state_machine:conex2|WideOr19~9 {} state_machine:conex2|WideOr19 {} Deco_4bin_to_7seg_hex:conex3|s6~8 {} Deco_4bin_to_7seg_hex:conex3|s6~9 {} s6 {} } { 0.000ns 1.238ns 0.784ns 0.364ns 0.889ns 1.410ns } { 0.000ns 0.455ns 0.521ns 0.322ns 0.278ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_machine:conex2\|state.ten dir clk 3.548 ns register " "Info: th for register \"state_machine:conex2\|state.ten\" (data pin = \"dir\", clock pin = \"clk\") is 3.548 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.879 ns) 3.332 ns div_frec:conex1\|clk_div 2 REG LCFF_X1_Y23_N25 2 " "Info: 2: + IC(1.427 ns) + CELL(0.879 ns) = 3.332 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 2; REG Node = 'div_frec:conex1\|clk_div'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk div_frec:conex1|clk_div } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.000 ns) 5.103 ns div_frec:conex1\|clk_div~clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(1.771 ns) + CELL(0.000 ns) = 5.103 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'div_frec:conex1\|clk_div~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.683 ns state_machine:conex2\|state.ten 4 REG LCFF_X7_Y17_N7 4 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.683 ns; Loc. = LCFF_X7_Y17_N7; Fanout = 4; REG Node = 'state_machine:conex2\|state.ten'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.51 % ) " "Info: Total cell delay = 2.507 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.176 ns ( 62.49 % ) " "Info: Total interconnect delay = 4.176 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.427ns 1.771ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.421 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns dir 1 PIN PIN_L22 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 16; PIN Node = 'dir'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.322 ns) 3.325 ns state_machine:conex2\|Selector10~0 2 COMB LCCOMB_X7_Y17_N6 1 " "Info: 2: + IC(1.977 ns) + CELL(0.322 ns) = 3.325 ns; Loc. = LCCOMB_X7_Y17_N6; Fanout = 1; COMB Node = 'state_machine:conex2\|Selector10~0'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { dir state_machine:conex2|Selector10~0 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.421 ns state_machine:conex2\|state.ten 3 REG LCFF_X7_Y17_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.421 ns; Loc. = LCFF_X7_Y17_N7; Fanout = 4; REG Node = 'state_machine:conex2\|state.ten'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state_machine:conex2|Selector10~0 state_machine:conex2|state.ten } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 42.21 % ) " "Info: Total cell delay = 1.444 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.977 ns ( 57.79 % ) " "Info: Total interconnect delay = 1.977 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { dir state_machine:conex2|Selector10~0 state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { dir {} dir~combout {} state_machine:conex2|Selector10~0 {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.977ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.427ns 1.771ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { dir state_machine:conex2|Selector10~0 state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { dir {} dir~combout {} state_machine:conex2|Selector10~0 {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.977ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 08:13:31 2015 " "Info: Processing ended: Fri Oct 09 08:13:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
