// Seed: 956225997
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    output tri id_6,
    output tri0 id_7,
    input tri id_8,
    output wor id_9,
    input wand id_10,
    input supply1 id_11,
    output supply1 id_12,
    input tri id_13,
    input tri id_14,
    output wire id_15,
    input tri id_16,
    output wire id_17,
    output tri0 id_18,
    input supply0 id_19,
    input wire id_20,
    output wor id_21,
    input wor id_22,
    output supply0 id_23,
    output supply0 id_24,
    output supply1 id_25,
    input supply1 id_26,
    input wire id_27,
    output tri0 id_28,
    output tri0 id_29,
    input tri0 id_30
);
  assign id_25 = 1 ? id_19 : 1 ? "" ** 1 : id_13;
  id_32(
      .id_0(1),
      .id_1(1),
      .id_2(id_20 == id_26),
      .id_3(id_18),
      .id_4("" - id_25),
      .id_5(id_5),
      .id_6(id_30 == id_11),
      .id_7(id_14)
  );
  assign id_24 = id_3;
  assign id_6  = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1
);
  assign id_1 = 1'b0 !=? 1;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
