Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Sep 10 20:09:47 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fsm/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.936        0.000                      0                    6        0.240        0.000                      0                    6        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 7.936        0.000                      0                    6        0.240        0.000                      0                    6        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.642ns (34.514%)  route 1.218ns (65.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.867     5.629    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 f  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.720     6.867    fsm/state[2]
    SLICE_X112Y60        LUT2 (Prop_lut2_I0_O)        0.124     6.991 r  fsm/mode_select_reg[1]_i_2/O
                         net (fo=6, routed)           0.498     7.489    fsm/next_state
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.688    15.170    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.459    15.629    
                         clock uncertainty           -0.035    15.594    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    15.425    fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.642ns (34.514%)  route 1.218ns (65.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.867     5.629    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 f  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.720     6.867    fsm/state[2]
    SLICE_X112Y60        LUT2 (Prop_lut2_I0_O)        0.124     6.991 r  fsm/mode_select_reg[1]_i_2/O
                         net (fo=6, routed)           0.498     7.489    fsm/next_state
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.688    15.170    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.459    15.629    
                         clock uncertainty           -0.035    15.594    
    SLICE_X112Y58        FDCE (Setup_fdce_C_CE)      -0.169    15.425    fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.642ns (37.343%)  route 1.077ns (62.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.867     5.629    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 f  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.720     6.867    fsm/state[2]
    SLICE_X112Y60        LUT2 (Prop_lut2_I0_O)        0.124     6.991 r  fsm/mode_select_reg[1]_i_2/O
                         net (fo=6, routed)           0.357     7.349    fsm/next_state
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.687    15.169    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X112Y59        FDCE (Setup_fdce_C_CE)      -0.169    15.399    fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.642ns (39.073%)  route 1.001ns (60.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.867     5.629    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 f  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           1.001     7.148    fsm/state[2]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     7.272 r  fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.272    fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.687    15.169    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X112Y59        FDCE (Setup_fdce_C_D)        0.077    15.645    fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.377ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.766ns (45.896%)  route 0.903ns (54.104%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.867     5.629    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 r  fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.741     6.889    fsm/state[0]
    SLICE_X112Y58        LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  fsm/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.162     7.174    fsm/FSM_sequential_state[0]_i_2_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.298 r  fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.298    fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.688    15.170    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.459    15.629    
                         clock uncertainty           -0.035    15.594    
    SLICE_X112Y58        FDCE (Setup_fdce_C_D)        0.081    15.675    fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  8.377    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.642ns (53.025%)  route 0.569ns (46.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.867     5.629    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 r  fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.569     6.716    fsm/state[2]
    SLICE_X112Y58        LUT6 (Prop_lut6_I3_O)        0.124     6.840 r  fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.840    fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.688    15.170    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.459    15.629    
                         clock uncertainty           -0.035    15.594    
    SLICE_X112Y58        FDCE (Setup_fdce_C_D)        0.077    15.671    fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  8.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.039%)  route 0.151ns (41.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.637     1.584    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.164     1.748 r  fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.151     1.899    fsm/state[0]
    SLICE_X112Y58        LUT6 (Prop_lut6_I5_O)        0.045     1.944 r  fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.909     2.103    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X112Y58        FDCE (Hold_fdce_C_D)         0.120     1.704    fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.436%)  route 0.190ns (47.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.637     1.584    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     1.748 r  fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.190     1.938    fsm/state[1]
    SLICE_X112Y58        LUT6 (Prop_lut6_I2_O)        0.045     1.983 r  fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.983    fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.909     2.103    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.600    
    SLICE_X112Y58        FDCE (Hold_fdce_C_D)         0.121     1.721    fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.637     1.584    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     1.748 r  fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.200     1.947    fsm/state[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I0_O)        0.045     1.992 r  fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.992    fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.909     2.103    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X112Y59        FDCE (Hold_fdce_C_D)         0.120     1.704    fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.830%)  route 0.316ns (60.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.637     1.584    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     1.748 f  fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.179     1.926    fsm/state[1]
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  fsm/mode_select_reg[1]_i_2/O
                         net (fo=6, routed)           0.137     2.109    fsm/next_state
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.909     2.103    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X112Y59        FDCE (Hold_fdce_C_CE)       -0.016     1.568    fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.209ns (36.121%)  route 0.370ns (63.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.637     1.584    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     1.748 f  fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.179     1.926    fsm/state[1]
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  fsm/mode_select_reg[1]_i_2/O
                         net (fo=6, routed)           0.191     2.163    fsm/next_state
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.909     2.103    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.600    
    SLICE_X112Y58        FDCE (Hold_fdce_C_CE)       -0.016     1.584    fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.209ns (36.121%)  route 0.370ns (63.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.637     1.584    fsm/in0
    SLICE_X112Y59        FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     1.748 f  fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.179     1.926    fsm/state[1]
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  fsm/mode_select_reg[1]_i_2/O
                         net (fo=6, routed)           0.191     2.163    fsm/next_state
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.909     2.103    fsm/in0
    SLICE_X112Y58        FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.503     1.600    
    SLICE_X112Y58        FDCE (Hold_fdce_C_CE)       -0.016     1.584    fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y78  brains/buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y78  brains/buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y78  brains/buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y78  brains/buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y78  brains/buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y78  brains/buffer_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y78  brains/buffer_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y78  brains/buffer_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y58  fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y78  brains/buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y78  brains/buffer_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y78  brains/buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y78  brains/buffer_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y78  brains/buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y78  brains/buffer_reg[1]/C



