<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>
defines: 
time_elapsed: 0.460s
ram usage: 30464 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5p0pgdai/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:1</a>: No timescale set for &#34;A&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:7</a>: No timescale set for &#34;B&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:10</a>: No timescale set for &#34;M&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:23</a>: No timescale set for &#34;p&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:28</a>: No timescale set for &#34;q&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:1</a>: Compile package &#34;A&#34;.

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:7</a>: Compile package &#34;B&#34;.

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:23</a>: Compile package &#34;p&#34;.

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:28</a>: Compile package &#34;q&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:10</a>: Compile module &#34;work@M&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:16</a>: Implicit port type (wire) for &#34;result&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv:10</a>: Top level module &#34;work@M&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp5p0pgdai/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_None
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp5p0pgdai/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp5p0pgdai/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@M)
 |vpiName:work@M
 |uhdmallPackages:
 \_package: A, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>, line:1, parent:work@M
   |vpiDefName:A
   |vpiFullName:A
   |vpiTypedef:
   \_struct_typespec: (instruction_t), line:2
     |vpiName:instruction_t
     |vpiTypespecMember:
     \_typespec_member: (opcode), line:3
       |vpiName:opcode
       |vpiTypespec:
       \_bit_typespec: , line:3
         |vpiRange:
         \_range: , line:3, parent:instruction_t
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (addr), line:4
       |vpiName:addr
       |vpiTypespec:
       \_bit_typespec: , line:4
         |vpiRange:
         \_range: , line:4, parent:instruction_t
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:23
             |vpiSize:32
             |INT:23
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
 |uhdmallPackages:
 \_package: B, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>, line:7, parent:work@M
   |vpiDefName:B
   |vpiFullName:B
   |vpiTypedef:
   \_enum_typespec: (boolean_t), line:8
     |vpiName:boolean_t
     |vpiBaseTypespec:
     \_bit_typespec: , line:8
     |vpiEnumConst:
     \_enum_const: (FALSE), line:8
       |vpiName:FALSE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (TRUE), line:8
       |vpiName:TRUE
       |INT:1
 |uhdmallPackages:
 \_package: builtin, parent:work@M
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallPackages:
 \_package: p, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>, line:23, parent:work@M
   |vpiDefName:p
   |vpiFullName:p
   |vpiTypedef:
   \_enum_typespec: (BOOL), line:24
     |vpiName:BOOL
     |vpiEnumConst:
     \_enum_const: (FALSE), line:24
       |vpiName:FALSE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (TRUE), line:24
       |vpiName:TRUE
       |INT:1
 |uhdmallPackages:
 \_package: q, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>, line:28, parent:work@M
   |vpiDefName:q
   |vpiFullName:q
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@M, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>, line:10, parent:work@M
   |vpiDefName:work@M
   |vpiFullName:work@M
   |vpiPort:
   \_port: (data), line:13
     |vpiName:data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:13
         |vpiName:data
         |vpiFullName:work@M.data
   |vpiPort:
   \_port: (a), line:14
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:14
         |vpiName:a
         |vpiFullName:work@M.a
   |vpiPort:
   \_port: (result), line:16
     |vpiName:result
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result), line:16
         |vpiName:result
         |vpiFullName:work@M.result
   |vpiPort:
   \_port: (OK), line:18
     |vpiName:OK
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (OK), line:18
         |vpiName:OK
         |vpiFullName:work@M.OK
   |vpiNet:
   \_logic_net: (data), line:13
   |vpiNet:
   \_logic_net: (a), line:14
   |vpiNet:
   \_logic_net: (result), line:16
   |vpiNet:
   \_logic_net: (OK), line:18
   |vpiTypedef:
   \_enum_typespec: (boolean_t), line:8
   |vpiTypedef:
   \_struct_typespec: (instruction_t), line:2
 |uhdmtopModules:
 \_module: work@M (work@M), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p781.sv</a>, line:10
   |vpiDefName:work@M
   |vpiName:work@M
   |vpiPort:
   \_port: (data), line:13, parent:work@M
     |vpiName:data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:13, parent:work@M
         |vpiName:data
         |vpiFullName:work@M.data
         |vpiRange:
         \_range: , line:12
           |vpiLeftRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (a), line:14, parent:work@M
     |vpiName:a
     |vpiDirection:1
     |vpiTypedef:
     \_struct_typespec: (instruction_t), line:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:14, parent:work@M
         |vpiName:a
         |vpiFullName:work@M.a
   |vpiPort:
   \_port: (result), line:16, parent:work@M
     |vpiName:result
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result), line:16, parent:work@M
         |vpiName:result
         |vpiFullName:work@M.result
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (OK), line:18, parent:work@M
     |vpiName:OK
     |vpiDirection:2
     |vpiTypedef:
     \_enum_typespec: (boolean_t), line:8
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (OK), line:18, parent:work@M
         |vpiName:OK
         |vpiFullName:work@M.OK
   |vpiNet:
   \_logic_net: (data), line:13, parent:work@M
   |vpiNet:
   \_logic_net: (a), line:14, parent:work@M
   |vpiNet:
   \_logic_net: (result), line:16, parent:work@M
   |vpiNet:
   \_logic_net: (OK), line:18, parent:work@M
   |vpiParameter:
   \_parameter: (WIDTH), line:11
     |vpiName:WIDTH
     |INT:32
Object: \work_M of type 3000
Object: \work_M of type 32
Object: \data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 44
Object: \result of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \OK of type 44
Object: \WIDTH of type 41
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \OK of type 36
Object: \work_M of type 32
Object: \boolean_t of type 633
Object: \FALSE of type 634
Object: \TRUE of type 634
ERROR: Encountered unhandled typespec: 640

</pre>
</body>