
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003698                       # Number of seconds simulated
sim_ticks                                  3697751670                       # Number of ticks simulated
final_tick                               533307270606                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152478                       # Simulator instruction rate (inst/s)
host_op_rate                                   202376                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291781                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893160                       # Number of bytes of host memory used
host_seconds                                 12673.04                       # Real time elapsed on the host
sim_insts                                  1932359864                       # Number of instructions simulated
sim_ops                                    2564723218                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       410752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       279296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               701312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       119936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            119936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2182                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5479                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             937                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  937                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1557703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    111081554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1488472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     75531303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               189659031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1557703                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1488472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3046175                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32434844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32434844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32434844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1557703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    111081554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1488472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     75531303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              222093876                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8867511                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088542                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535216                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207092                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1274795                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193218                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300852                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8928                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3327684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16804780                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088542                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494070                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040665                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        844660                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1636668                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8598282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.397239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5002593     58.18%     58.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355058      4.13%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334043      3.88%     66.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314737      3.66%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259952      3.02%     72.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188186      2.19%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137485      1.60%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210690      2.45%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795538     20.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8598282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.895095                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3484235                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       810411                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435726                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41617                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826286                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496704                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3967                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19968870                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10907                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826286                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3665505                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         429072                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        97976                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289302                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290135                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19377338                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           96                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156283                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26864838                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90263743                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90263743                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788551                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10076245                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3690                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1988                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705938                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1019816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23534                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       443641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18054626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14617102                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23368                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5722536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17477351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8598282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.700003                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.836742                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3108880     36.16%     36.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709570     19.88%     56.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1369027     15.92%     71.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819872      9.54%     81.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830735      9.66%     91.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379858      4.42%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244140      2.84%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66808      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69392      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8598282                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63470     58.29%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21024     19.31%     77.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24397     22.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014513     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199977      1.37%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1551808     10.62%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849213      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14617102                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.648388                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108891                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007450                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37964744                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23781031                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14242623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725993                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46271                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665688                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          253                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236112                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826286                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         338313                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18058249                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        81342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900892                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1019816                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1973                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1503                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          253                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122989                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239325                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14374080                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1471451                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243021                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2307112                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019819                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835661                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.620982                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14253279                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14242623                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200216                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24881085                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.606158                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369767                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5819050                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206301                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7771996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.108280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3183590     40.96%     40.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047314     26.34%     67.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849302     10.93%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431849      5.56%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449278      5.78%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227715      2.93%     92.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155575      2.00%     94.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89532      1.15%     95.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337841      4.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7771996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018905                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235201                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009302                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337841                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25492934                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36945065                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 269229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886751                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886751                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127712                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127712                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64980875                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19482441                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18747574                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3302                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  17                       # Number of system calls
system.switch_cpus1.numCycles                 8867511                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3108435                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2707542                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203732                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1558534                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1503477                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          218018                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6246                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3791506                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17250021                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3108435                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1721495                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3654544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         945662                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        405516                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1863991                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96733                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8592205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.315684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4937661     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          652023      7.59%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321992      3.75%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          238744      2.78%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199591      2.32%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          172672      2.01%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59639      0.69%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          214032      2.49%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1795851     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8592205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350542                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.945306                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3926573                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       379475                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3530766                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17912                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        737474                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       343711                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3145                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19296970                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4913                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        737474                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4090299                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         175013                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47290                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3383425                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       158699                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18691110                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77875                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24767835                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85121125                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85121125                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16300457                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8467347                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2396                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1298                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           403201                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2846785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       653840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8333                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       207916                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17588725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2413                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15012428                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19818                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5033501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13720844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8592205                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858356                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3070612     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1836006     21.37%     57.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       926081     10.78%     67.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1085450     12.63%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813176      9.46%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       519542      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       223368      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66472      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51498      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8592205                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64026     73.20%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13366     15.28%     88.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10073     11.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11786559     78.51%     78.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119803      0.80%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1091      0.01%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2562179     17.07%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542796      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15012428                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.692970                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87465                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38724344                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22624749                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14497024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15099893                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24840                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       786281                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       171552                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        737474                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         103806                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8287                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17591142                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2846785                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       653840                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1282                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223235                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14688985                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2452542                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       323443                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2980806                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2201782                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528264                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.656495                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14524011                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14497024                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8728363                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21526780                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.634847                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405465                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10928854                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12433063                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5158202                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201826                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7854731                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.582876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3664552     46.65%     46.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1676588     21.34%     68.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       910291     11.59%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       333228      4.24%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       285376      3.63%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127017      1.62%     89.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       309669      3.94%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82474      1.05%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       465536      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7854731                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10928854                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12433063                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2542787                       # Number of memory references committed
system.switch_cpus1.commit.loads              2060499                       # Number of loads committed
system.switch_cpus1.commit.membars               1124                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1945013                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10857703                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       169129                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       465536                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24980239                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35920975                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 275306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10928854                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12433063                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10928854                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.811385                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.811385                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.232460                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.232460                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68001326                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19030446                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19895439                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2270                       # number of misc regfile writes
system.l20.replacements                          3254                       # number of replacements
system.l20.tagsinuse                      2046.390009                       # Cycle average of tags in use
system.l20.total_refs                          336961                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5298                       # Sample count of references to valid blocks.
system.l20.avg_refs                         63.601548                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.376993                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    19.684818                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1127.321408                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           893.006790                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003114                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009612                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.550450                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.436038                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999214                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7598                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7599                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1264                       # number of Writeback hits
system.l20.Writeback_hits::total                 1264                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           99                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   99                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7697                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7698                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7697                       # number of overall hits
system.l20.overall_hits::total                   7698                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3209                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3209                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3209                       # number of overall misses
system.l20.overall_misses::total                 3254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6316743                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    311562246                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      317878989                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6316743                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    311562246                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       317878989                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6316743                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    311562246                       # number of overall miss cycles
system.l20.overall_miss_latency::total      317878989                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10807                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10853                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1264                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1264                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           99                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               99                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10906                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10906                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.296937                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.299825                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.294242                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.297115                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.294242                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.297115                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 140372.066667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97090.135868                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97688.687462                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 140372.066667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97090.135868                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97688.687462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 140372.066667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97090.135868                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97688.687462                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 608                       # number of writebacks
system.l20.writebacks::total                      608                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3209                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3209                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3209                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5982076                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    287730899                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    293712975                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5982076                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    287730899                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    293712975                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5982076                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    287730899                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    293712975                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.296937                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.299825                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.294242                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.297115                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.294242                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.297115                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 132935.022222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89663.726706                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90262.131223                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 132935.022222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89663.726706                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90262.131223                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 132935.022222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89663.726706                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90262.131223                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2227                       # number of replacements
system.l21.tagsinuse                      2046.934102                       # Cycle average of tags in use
system.l21.total_refs                          105289                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4272                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.646301                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           32.679951                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.378229                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1025.926554                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           960.949368                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.015957                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013368                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.500941                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.469214                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999480                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3832                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3836                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             924                       # number of Writeback hits
system.l21.Writeback_hits::total                  924                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3883                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3887                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3883                       # number of overall hits
system.l21.overall_hits::total                   3887                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2182                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2225                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2182                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2225                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2182                       # number of overall misses
system.l21.overall_misses::total                 2225                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4622411                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    178508890                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      183131301                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4622411                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    178508890                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       183131301                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4622411                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    178508890                       # number of overall miss cycles
system.l21.overall_miss_latency::total      183131301                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6014                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6061                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          924                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              924                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6065                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6112                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6065                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6112                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.362820                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.367101                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.359769                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.364038                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.359769                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.364038                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107497.930233                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 81809.757104                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 82306.202697                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107497.930233                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 81809.757104                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 82306.202697                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107497.930233                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 81809.757104                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 82306.202697                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 329                       # number of writebacks
system.l21.writebacks::total                      329                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2182                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2225                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2182                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2225                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2182                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2225                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4292571                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    161466098                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    165758669                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4292571                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    161466098                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    165758669                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4292571                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    161466098                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    165758669                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.362820                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.367101                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.359769                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.364038                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.359769                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.364038                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99827.232558                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73999.128323                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 74498.278202                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99827.232558                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 73999.128323                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 74498.278202                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99827.232558                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 73999.128323                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 74498.278202                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               581.382720                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001646279                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706382.076661                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.969885                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.412835                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068862                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862841                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.931703                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1636602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1636602                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1636602                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1636602                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1636602                       # number of overall hits
system.cpu0.icache.overall_hits::total        1636602                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9147216                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9147216                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9147216                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9147216                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9147216                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9147216                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1636668                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1636668                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1636668                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1636668                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1636668                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1636668                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 138594.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 138594.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 138594.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 138594.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 138594.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 138594.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6487203                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6487203                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6487203                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6487203                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6487203                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6487203                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 141026.152174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 141026.152174                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 141026.152174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 141026.152174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 141026.152174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 141026.152174                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10906                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174236022                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11162                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15609.749328                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.753005                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.246995                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905285                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094715                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1133725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1133725                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779891                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779891                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1815                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1815                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1651                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1913616                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1913616                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1913616                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1913616                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37915                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          359                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          359                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38274                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38274                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38274                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38274                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1737075319                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1737075319                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10525630                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10525630                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1747600949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1747600949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1747600949                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1747600949                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1171640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1171640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1951890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1951890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1951890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1951890                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032361                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032361                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000460                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000460                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019609                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019609                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019609                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019609                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45814.989292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45814.989292                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29319.303621                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29319.303621                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45660.264122                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45660.264122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45660.264122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45660.264122                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1264                       # number of writebacks
system.cpu0.dcache.writebacks::total             1264                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27108                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27108                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          260                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27368                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27368                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10807                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           99                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10906                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10906                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10906                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10906                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    383719589                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    383719589                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1928286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1928286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    385647875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    385647875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    385647875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    385647875                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005587                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005587                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005587                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005587                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35506.578051                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35506.578051                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19477.636364                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19477.636364                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 35361.074179                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35361.074179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 35361.074179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35361.074179                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               558.801356                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913327730                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616509.256637                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    44.178000                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.623356                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070798                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824717                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895515                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1863939                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1863939                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1863939                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1863939                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1863939                       # number of overall hits
system.cpu1.icache.overall_hits::total        1863939                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5359820                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5359820                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5359820                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5359820                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5359820                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5359820                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1863991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1863991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1863991                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1863991                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1863991                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1863991                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103073.461538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103073.461538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103073.461538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103073.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103073.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103073.461538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4882566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4882566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4882566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4882566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4882566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4882566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103884.382979                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 103884.382979                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 103884.382979                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 103884.382979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 103884.382979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 103884.382979                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6065                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206760868                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6321                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32710.151558                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   210.591273                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    45.408727                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.822622                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.177378                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2230847                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2230847                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479722                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1247                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1247                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1135                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1135                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2710569                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2710569                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2710569                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2710569                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19596                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19749                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19749                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19749                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19749                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1187944826                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1187944826                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5279066                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5279066                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1193223892                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1193223892                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1193223892                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1193223892                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2250443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2250443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1135                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1135                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2730318                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2730318                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2730318                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2730318                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008708                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008708                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000319                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 60621.801694                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60621.801694                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34503.699346                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34503.699346                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 60419.458808                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60419.458808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 60419.458808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60419.458808                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          924                       # number of writebacks
system.cpu1.dcache.writebacks::total              924                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13582                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13684                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13684                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13684                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13684                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6014                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6014                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6065                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6065                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    213540557                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    213540557                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1211871                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1211871                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    214752428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    214752428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    214752428                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    214752428                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002221                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002221                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002221                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002221                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35507.242601                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35507.242601                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23762.176471                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23762.176471                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35408.479472                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35408.479472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35408.479472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35408.479472                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
