COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /top/TheTest/cov_grp                              99.7%        100    Uncovered            
    covered/total bins:                                  1224       1236                      
    missing/total bins:                                    12       1236                      
    % Hit:                                              99.0%        100                      
    Coverpoint cov_grp::pt_cmd                         100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_last_cmd                    100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_carry                       100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_zero                        100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_reg_a_idx                   100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_reg_b_idx                   100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
    Cross cov_grp::cross_op_and_regs                   100.0%        100    Covered              
        covered/total bins:                               665        665                      
        missing/total bins:                                 0        665                      
        % Hit:                                         100.0%        100                      
    Cross cov_grp::cross_op_and_flags                   97.6%        100    Uncovered            
        covered/total bins:                               489        501                      
        missing/total bins:                                12        501                      
        % Hit:                                          97.6%        100                      
 Covergroup instance \/top/TheTest/stimuli/cov_grp_inst  
                                                        99.7%        100    Uncovered            
    covered/total bins:                                  1224       1236                      
    missing/total bins:                                    12       1236                      
    % Hit:                                              99.0%        100                      
    Coverpoint pt_cmd                                  100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
        ignore_bin op_sleep                                 0               ZERO                 
        ignore_bin op_load                                  0               ZERO                 
        ignore_bin op_store                                 0               ZERO                 
        bin op_nop                                       4759          1    Covered              
        bin op_loadi                                     4737          1    Covered              
        bin op_jump                                      4778          1    Covered              
        bin op_jumpc                                     4819          1    Covered              
        bin op_jumpz                                     4761          1    Covered              
        bin op_move                                      4723          1    Covered              
        bin op_and                                       4816          1    Covered              
        bin op_or                                        4721          1    Covered              
        bin op_xor                                       4810          1    Covered              
        bin op_not                                       4829          1    Covered              
        bin op_add                                       4821          1    Covered              
        bin op_addc                                      4726          1    Covered              
        bin op_sub                                       4761          1    Covered              
        bin op_subc                                      4794          1    Covered              
        bin op_comp                                      4682          1    Covered              
        bin op_inc                                       4801          1    Covered              
        bin op_dec                                       4755          1    Covered              
        bin op_shl                                       4799          1    Covered              
        bin op_shr                                       4707          1    Covered              
        bin op_shlc                                      4722          1    Covered              
        bin op_shrc                                      4684          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_last_cmd                             100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
        ignore_bin op_sleep                                 0               ZERO                 
        ignore_bin op_load                                  0               ZERO                 
        ignore_bin op_store                                 0               ZERO                 
        bin op_nop                                       4759          1    Covered              
        bin op_loadi                                     4737          1    Covered              
        bin op_jump                                      4778          1    Covered              
        bin op_jumpc                                     4819          1    Covered              
        bin op_jumpz                                     4761          1    Covered              
        bin op_move                                      4723          1    Covered              
        bin op_and                                       4816          1    Covered              
        bin op_or                                        4721          1    Covered              
        bin op_xor                                       4810          1    Covered              
        bin op_not                                       4829          1    Covered              
        bin op_add                                       4821          1    Covered              
        bin op_addc                                      4726          1    Covered              
        bin op_sub                                       4761          1    Covered              
        bin op_subc                                      4794          1    Covered              
        bin op_comp                                      4682          1    Covered              
        bin op_inc                                       4801          1    Covered              
        bin op_dec                                       4755          1    Covered              
        bin op_shl                                       4799          1    Covered              
        bin op_shr                                       4707          1    Covered              
        bin op_shlc                                      4722          1    Covered              
        bin op_shrc                                      4684          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_carry                                100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
        bin carry[0]                                    73968          1    Covered              
        bin carry[1]                                    26037          1    Covered              
        bin trans_00                                    60473          1    Covered              
        bin trans_01                                    13494          1    Covered              
        bin trans_10                                    13494          1    Covered              
        bin trans_11                                    12543          1    Covered              
    Coverpoint pt_zero                                 100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
        bin zero[0]                                     93797          1    Covered              
        bin zero[1]                                      6208          1    Covered              
        bin trans_00                                    89920          1    Covered              
        bin trans_01                                     3876          1    Covered              
        bin trans_10                                     3876          1    Covered              
        bin trans_11                                     2332          1    Covered              
    Coverpoint pt_reg_a_idx                            100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        bin reg_a[0]                                    16542          1    Covered              
        bin reg_a[1]                                    11874          1    Covered              
        bin reg_a[2]                                    11892          1    Covered              
        bin reg_a[3]                                    11849          1    Covered              
        bin reg_a[4]                                    11802          1    Covered              
        bin reg_a[5]                                    11960          1    Covered              
        bin reg_a[6]                                    12040          1    Covered              
        bin reg_a[7]                                    12046          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_reg_b_idx                            100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        bin reg_b[0]                                    62565          1    Covered              
        bin reg_b[1]                                     5437          1    Covered              
        bin reg_b[2]                                     5278          1    Covered              
        bin reg_b[3]                                     5448          1    Covered              
        bin reg_b[4]                                     5328          1    Covered              
        bin reg_b[5]                                     5250          1    Covered              
        bin reg_b[6]                                     5239          1    Covered              
        bin reg_b[7]                                     5460          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Cross cross_op_and_regs                            100.0%        100    Covered              
        covered/total bins:                               665        665                      
        missing/total bins:                                 0        665                      
        % Hit:                                         100.0%        100                      
        bin <op_nop,reg_a[0],reg_b[0]>                   4759          1    Covered              
        bin <op_jump,reg_a[0],reg_b[0]>                   590          1    Covered              
        bin <op_loadi,reg_a[0],reg_b[0]>                  579          1    Covered              
        bin <op_jumpc,reg_a[0],reg_b[0]>                  571          1    Covered              
        bin <op_jumpz,reg_a[0],reg_b[0]>                  539          1    Covered              
        bin <op_move,reg_a[0],reg_b[0]>                    81          1    Covered              
        bin <op_move,reg_a[0],reg_b[4]>                    65          1    Covered              
        bin <op_move,reg_a[0],reg_b[2]>                    73          1    Covered              
        bin <op_move,reg_a[0],reg_b[6]>                    64          1    Covered              
        bin <op_move,reg_a[0],reg_b[1]>                    66          1    Covered              
        bin <op_move,reg_a[0],reg_b[5]>                    73          1    Covered              
        bin <op_move,reg_a[0],reg_b[3]>                    63          1    Covered              
        bin <op_move,reg_a[0],reg_b[7]>                    74          1    Covered              
        bin <op_and,reg_a[0],reg_b[0]>                     86          1    Covered              
        bin <op_or,reg_a[0],reg_b[0]>                      77          1    Covered              
        bin <op_and,reg_a[0],reg_b[4]>                     77          1    Covered              
        bin <op_or,reg_a[0],reg_b[4]>                      67          1    Covered              
        bin <op_and,reg_a[0],reg_b[2]>                     69          1    Covered              
        bin <op_or,reg_a[0],reg_b[2]>                      81          1    Covered              
        bin <op_and,reg_a[0],reg_b[6]>                     75          1    Covered              
        bin <op_or,reg_a[0],reg_b[6]>                      71          1    Covered              
        bin <op_and,reg_a[0],reg_b[1]>                     66          1    Covered              
        bin <op_or,reg_a[0],reg_b[1]>                      71          1    Covered              
        bin <op_and,reg_a[0],reg_b[5]>                     78          1    Covered              
        bin <op_or,reg_a[0],reg_b[5]>                      64          1    Covered              
        bin <op_and,reg_a[0],reg_b[3]>                     74          1    Covered              
        bin <op_or,reg_a[0],reg_b[3]>                      66          1    Covered              
        bin <op_and,reg_a[0],reg_b[7]>                     75          1    Covered              
        bin <op_or,reg_a[0],reg_b[7]>                      85          1    Covered              
        bin <op_xor,reg_a[0],reg_b[0]>                     73          1    Covered              
        bin <op_xor,reg_a[0],reg_b[4]>                     60          1    Covered              
        bin <op_xor,reg_a[0],reg_b[2]>                     63          1    Covered              
        bin <op_xor,reg_a[0],reg_b[6]>                     67          1    Covered              
        bin <op_xor,reg_a[0],reg_b[1]>                     60          1    Covered              
        bin <op_xor,reg_a[0],reg_b[5]>                     67          1    Covered              
        bin <op_xor,reg_a[0],reg_b[3]>                     73          1    Covered              
        bin <op_xor,reg_a[0],reg_b[7]>                     88          1    Covered              
        bin <op_not,reg_a[0],reg_b[0]>                    622          1    Covered              
        bin <op_add,reg_a[0],reg_b[0]>                     80          1    Covered              
        bin <op_addc,reg_a[0],reg_b[0]>                    68          1    Covered              
        bin <op_add,reg_a[0],reg_b[4]>                     59          1    Covered              
        bin <op_addc,reg_a[0],reg_b[4]>                    84          1    Covered              
        bin <op_add,reg_a[0],reg_b[2]>                     73          1    Covered              
        bin <op_addc,reg_a[0],reg_b[2]>                    80          1    Covered              
        bin <op_add,reg_a[0],reg_b[6]>                     79          1    Covered              
        bin <op_addc,reg_a[0],reg_b[6]>                    90          1    Covered              
        bin <op_add,reg_a[0],reg_b[1]>                     72          1    Covered              
        bin <op_addc,reg_a[0],reg_b[1]>                    86          1    Covered              
        bin <op_add,reg_a[0],reg_b[5]>                     80          1    Covered              
        bin <op_addc,reg_a[0],reg_b[5]>                    72          1    Covered              
        bin <op_add,reg_a[0],reg_b[3]>                     62          1    Covered              
        bin <op_addc,reg_a[0],reg_b[3]>                    78          1    Covered              
        bin <op_add,reg_a[0],reg_b[7]>                     90          1    Covered              
        bin <op_addc,reg_a[0],reg_b[7]>                    83          1    Covered              
        bin <op_sub,reg_a[0],reg_b[0]>                     90          1    Covered              
        bin <op_subc,reg_a[0],reg_b[0]>                    68          1    Covered              
        bin <op_sub,reg_a[0],reg_b[4]>                     73          1    Covered              
        bin <op_subc,reg_a[0],reg_b[4]>                    77          1    Covered              
        bin <op_sub,reg_a[0],reg_b[2]>                     66          1    Covered              
        bin <op_subc,reg_a[0],reg_b[2]>                    63          1    Covered              
        bin <op_sub,reg_a[0],reg_b[6]>                     77          1    Covered              
        bin <op_subc,reg_a[0],reg_b[6]>                    76          1    Covered              
        bin <op_sub,reg_a[0],reg_b[1]>                     73          1    Covered              
        bin <op_subc,reg_a[0],reg_b[1]>                    94          1    Covered              
        bin <op_sub,reg_a[0],reg_b[5]>                     74          1    Covered              
        bin <op_subc,reg_a[0],reg_b[5]>                    70          1    Covered              
        bin <op_sub,reg_a[0],reg_b[3]>                     75          1    Covered              
        bin <op_subc,reg_a[0],reg_b[3]>                    86          1    Covered              
        bin <op_sub,reg_a[0],reg_b[7]>                     74          1    Covered              
        bin <op_subc,reg_a[0],reg_b[7]>                    77          1    Covered              
        bin <op_comp,reg_a[0],reg_b[0]>                    83          1    Covered              
        bin <op_comp,reg_a[0],reg_b[4]>                    88          1    Covered              
        bin <op_comp,reg_a[0],reg_b[2]>                    70          1    Covered              
        bin <op_comp,reg_a[0],reg_b[6]>                    63          1    Covered              
        bin <op_comp,reg_a[0],reg_b[1]>                    82          1    Covered              
        bin <op_comp,reg_a[0],reg_b[5]>                    66          1    Covered              
        bin <op_comp,reg_a[0],reg_b[3]>                    64          1    Covered              
        bin <op_comp,reg_a[0],reg_b[7]>                    85          1    Covered              
        bin <op_inc,reg_a[0],reg_b[0]>                    592          1    Covered              
        bin <op_dec,reg_a[0],reg_b[0]>                    611          1    Covered              
        bin <op_shr,reg_a[0],reg_b[0]>                    613          1    Covered              
        bin <op_shl,reg_a[0],reg_b[0]>                    576          1    Covered              
        bin <op_shlc,reg_a[0],reg_b[0]>                   591          1    Covered              
        bin <op_shrc,reg_a[0],reg_b[0]>                   557          1    Covered              
        bin <op_loadi,reg_a[1],reg_b[0]>                  597          1    Covered              
        bin <op_jump,reg_a[1],reg_b[0]>                   546          1    Covered              
        bin <op_jumpc,reg_a[1],reg_b[0]>                  637          1    Covered              
        bin <op_jumpz,reg_a[1],reg_b[0]>                  633          1    Covered              
        bin <op_move,reg_a[1],reg_b[0]>                    86          1    Covered              
        bin <op_move,reg_a[1],reg_b[4]>                    72          1    Covered              
        bin <op_move,reg_a[1],reg_b[2]>                    76          1    Covered              
        bin <op_move,reg_a[1],reg_b[6]>                    71          1    Covered              
        bin <op_move,reg_a[1],reg_b[1]>                    70          1    Covered              
        bin <op_move,reg_a[1],reg_b[5]>                    66          1    Covered              
        bin <op_move,reg_a[1],reg_b[3]>                    75          1    Covered              
        bin <op_move,reg_a[1],reg_b[7]>                    80          1    Covered              
        bin <op_and,reg_a[1],reg_b[0]>                     83          1    Covered              
        bin <op_or,reg_a[1],reg_b[0]>                      75          1    Covered              
        bin <op_and,reg_a[1],reg_b[4]>                     77          1    Covered              
        bin <op_or,reg_a[1],reg_b[4]>                      66          1    Covered              
        bin <op_and,reg_a[1],reg_b[2]>                     78          1    Covered              
        bin <op_or,reg_a[1],reg_b[2]>                      61          1    Covered              
        bin <op_and,reg_a[1],reg_b[6]>                     79          1    Covered              
        bin <op_or,reg_a[1],reg_b[6]>                      70          1    Covered              
        bin <op_and,reg_a[1],reg_b[1]>                     85          1    Covered              
        bin <op_or,reg_a[1],reg_b[1]>                      89          1    Covered              
        bin <op_and,reg_a[1],reg_b[5]>                     60          1    Covered              
        bin <op_or,reg_a[1],reg_b[5]>                      68          1    Covered              
        bin <op_and,reg_a[1],reg_b[3]>                     65          1    Covered              
        bin <op_or,reg_a[1],reg_b[3]>                      71          1    Covered              
        bin <op_and,reg_a[1],reg_b[7]>                     83          1    Covered              
        bin <op_or,reg_a[1],reg_b[7]>                      71          1    Covered              
        bin <op_xor,reg_a[1],reg_b[0]>                     83          1    Covered              
        bin <op_xor,reg_a[1],reg_b[4]>                     48          1    Covered              
        bin <op_xor,reg_a[1],reg_b[2]>                     86          1    Covered              
        bin <op_xor,reg_a[1],reg_b[6]>                     65          1    Covered              
        bin <op_xor,reg_a[1],reg_b[1]>                     77          1    Covered              
        bin <op_xor,reg_a[1],reg_b[5]>                     86          1    Covered              
        bin <op_xor,reg_a[1],reg_b[3]>                     63          1    Covered              
        bin <op_xor,reg_a[1],reg_b[7]>                     71          1    Covered              
        bin <op_not,reg_a[1],reg_b[0]>                    595          1    Covered              
        bin <op_add,reg_a[1],reg_b[0]>                     71          1    Covered              
        bin <op_addc,reg_a[1],reg_b[0]>                    89          1    Covered              
        bin <op_add,reg_a[1],reg_b[4]>                     87          1    Covered              
        bin <op_addc,reg_a[1],reg_b[4]>                    48          1    Covered              
        bin <op_add,reg_a[1],reg_b[2]>                     89          1    Covered              
        bin <op_addc,reg_a[1],reg_b[2]>                    62          1    Covered              
        bin <op_add,reg_a[1],reg_b[6]>                     64          1    Covered              
        bin <op_addc,reg_a[1],reg_b[6]>                    73          1    Covered              
        bin <op_add,reg_a[1],reg_b[1]>                     80          1    Covered              
        bin <op_addc,reg_a[1],reg_b[1]>                    73          1    Covered              
        bin <op_add,reg_a[1],reg_b[5]>                     78          1    Covered              
        bin <op_addc,reg_a[1],reg_b[5]>                    63          1    Covered              
        bin <op_add,reg_a[1],reg_b[3]>                     88          1    Covered              
        bin <op_addc,reg_a[1],reg_b[3]>                    94          1    Covered              
        bin <op_add,reg_a[1],reg_b[7]>                     76          1    Covered              
        bin <op_addc,reg_a[1],reg_b[7]>                    74          1    Covered              
        bin <op_sub,reg_a[1],reg_b[0]>                     67          1    Covered              
        bin <op_subc,reg_a[1],reg_b[0]>                    72          1    Covered              
        bin <op_sub,reg_a[1],reg_b[4]>                     82          1    Covered              
        bin <op_subc,reg_a[1],reg_b[4]>                    69          1    Covered              
        bin <op_sub,reg_a[1],reg_b[2]>                     60          1    Covered              
        bin <op_subc,reg_a[1],reg_b[2]>                    61          1    Covered              
        bin <op_sub,reg_a[1],reg_b[6]>                     80          1    Covered              
        bin <op_subc,reg_a[1],reg_b[6]>                    83          1    Covered              
        bin <op_sub,reg_a[1],reg_b[1]>                     68          1    Covered              
        bin <op_subc,reg_a[1],reg_b[1]>                    71          1    Covered              
        bin <op_sub,reg_a[1],reg_b[5]>                     84          1    Covered              
        bin <op_subc,reg_a[1],reg_b[5]>                    79          1    Covered              
        bin <op_sub,reg_a[1],reg_b[3]>                     76          1    Covered              
        bin <op_subc,reg_a[1],reg_b[3]>                    91          1    Covered              
        bin <op_sub,reg_a[1],reg_b[7]>                     73          1    Covered              
        bin <op_subc,reg_a[1],reg_b[7]>                    67          1    Covered              
        bin <op_comp,reg_a[1],reg_b[0]>                    76          1    Covered              
        bin <op_comp,reg_a[1],reg_b[4]>                    72          1    Covered              
        bin <op_comp,reg_a[1],reg_b[2]>                    80          1    Covered              
        bin <op_comp,reg_a[1],reg_b[6]>                    63          1    Covered              
        bin <op_comp,reg_a[1],reg_b[1]>                    64          1    Covered              
        bin <op_comp,reg_a[1],reg_b[5]>                    62          1    Covered              
        bin <op_comp,reg_a[1],reg_b[3]>                    62          1    Covered              
        bin <op_comp,reg_a[1],reg_b[7]>                    85          1    Covered              
        bin <op_inc,reg_a[1],reg_b[0]>                    605          1    Covered              
        bin <op_dec,reg_a[1],reg_b[0]>                    601          1    Covered              
        bin <op_shr,reg_a[1],reg_b[0]>                    564          1    Covered              
        bin <op_shl,reg_a[1],reg_b[0]>                    615          1    Covered              
        bin <op_shlc,reg_a[1],reg_b[0]>                   577          1    Covered              
        bin <op_shrc,reg_a[1],reg_b[0]>                   592          1    Covered              
        bin <op_loadi,reg_a[2],reg_b[0]>                  597          1    Covered              
        bin <op_loadi,reg_a[3],reg_b[0]>                  591          1    Covered              
        bin <op_jump,reg_a[2],reg_b[0]>                   579          1    Covered              
        bin <op_jump,reg_a[3],reg_b[0]>                   629          1    Covered              
        bin <op_jumpc,reg_a[2],reg_b[0]>                  583          1    Covered              
        bin <op_jumpc,reg_a[3],reg_b[0]>                  617          1    Covered              
        bin <op_jumpz,reg_a[2],reg_b[0]>                  581          1    Covered              
        bin <op_jumpz,reg_a[3],reg_b[0]>                  599          1    Covered              
        bin <op_move,reg_a[2],reg_b[0]>                    76          1    Covered              
        bin <op_move,reg_a[3],reg_b[0]>                    52          1    Covered              
        bin <op_move,reg_a[2],reg_b[4]>                    72          1    Covered              
        bin <op_move,reg_a[3],reg_b[4]>                    76          1    Covered              
        bin <op_move,reg_a[2],reg_b[2]>                    59          1    Covered              
        bin <op_move,reg_a[3],reg_b[2]>                    75          1    Covered              
        bin <op_move,reg_a[2],reg_b[6]>                    86          1    Covered              
        bin <op_move,reg_a[3],reg_b[6]>                    81          1    Covered              
        bin <op_move,reg_a[2],reg_b[1]>                    77          1    Covered              
        bin <op_move,reg_a[3],reg_b[1]>                    73          1    Covered              
        bin <op_move,reg_a[2],reg_b[5]>                    83          1    Covered              
        bin <op_move,reg_a[3],reg_b[5]>                    63          1    Covered              
        bin <op_move,reg_a[2],reg_b[3]>                    74          1    Covered              
        bin <op_move,reg_a[3],reg_b[3]>                    70          1    Covered              
        bin <op_move,reg_a[2],reg_b[7]>                    68          1    Covered              
        bin <op_move,reg_a[3],reg_b[7]>                    63          1    Covered              
        bin <op_and,reg_a[2],reg_b[0]>                     81          1    Covered              
        bin <op_and,reg_a[3],reg_b[0]>                     72          1    Covered              
        bin <op_or,reg_a[2],reg_b[0]>                      84          1    Covered              
        bin <op_or,reg_a[3],reg_b[0]>                      69          1    Covered              
        bin <op_and,reg_a[2],reg_b[4]>                     86          1    Covered              
        bin <op_and,reg_a[3],reg_b[4]>                     73          1    Covered              
        bin <op_or,reg_a[2],reg_b[4]>                      64          1    Covered              
        bin <op_or,reg_a[3],reg_b[4]>                      66          1    Covered              
        bin <op_and,reg_a[2],reg_b[2]>                     65          1    Covered              
        bin <op_and,reg_a[3],reg_b[2]>                     54          1    Covered              
        bin <op_or,reg_a[2],reg_b[2]>                      81          1    Covered              
        bin <op_or,reg_a[3],reg_b[2]>                      70          1    Covered              
        bin <op_and,reg_a[2],reg_b[6]>                     82          1    Covered              
        bin <op_and,reg_a[3],reg_b[6]>                     60          1    Covered              
        bin <op_or,reg_a[2],reg_b[6]>                      85          1    Covered              
        bin <op_or,reg_a[3],reg_b[6]>                      59          1    Covered              
        bin <op_and,reg_a[2],reg_b[1]>                     74          1    Covered              
        bin <op_and,reg_a[3],reg_b[1]>                     77          1    Covered              
        bin <op_or,reg_a[2],reg_b[1]>                      70          1    Covered              
        bin <op_or,reg_a[3],reg_b[1]>                      75          1    Covered              
        bin <op_and,reg_a[2],reg_b[5]>                     71          1    Covered              
        bin <op_and,reg_a[3],reg_b[5]>                     82          1    Covered              
        bin <op_or,reg_a[2],reg_b[5]>                      65          1    Covered              
        bin <op_or,reg_a[3],reg_b[5]>                      80          1    Covered              
        bin <op_and,reg_a[2],reg_b[3]>                     86          1    Covered              
        bin <op_and,reg_a[3],reg_b[3]>                     63          1    Covered              
        bin <op_or,reg_a[2],reg_b[3]>                      71          1    Covered              
        bin <op_or,reg_a[3],reg_b[3]>                      83          1    Covered              
        bin <op_and,reg_a[2],reg_b[7]>                     75          1    Covered              
        bin <op_and,reg_a[3],reg_b[7]>                     83          1    Covered              
        bin <op_or,reg_a[2],reg_b[7]>                      84          1    Covered              
        bin <op_or,reg_a[3],reg_b[7]>                      78          1    Covered              
        bin <op_xor,reg_a[2],reg_b[0]>                     72          1    Covered              
        bin <op_xor,reg_a[3],reg_b[0]>                     83          1    Covered              
        bin <op_xor,reg_a[2],reg_b[4]>                     77          1    Covered              
        bin <op_xor,reg_a[3],reg_b[4]>                     90          1    Covered              
        bin <op_xor,reg_a[2],reg_b[2]>                     81          1    Covered              
        bin <op_xor,reg_a[3],reg_b[2]>                     64          1    Covered              
        bin <op_xor,reg_a[2],reg_b[6]>                     82          1    Covered              
        bin <op_xor,reg_a[3],reg_b[6]>                     73          1    Covered              
        bin <op_xor,reg_a[2],reg_b[1]>                     77          1    Covered              
        bin <op_xor,reg_a[3],reg_b[1]>                     83          1    Covered              
        bin <op_xor,reg_a[2],reg_b[5]>                     77          1    Covered              
        bin <op_xor,reg_a[3],reg_b[5]>                     61          1    Covered              
        bin <op_xor,reg_a[2],reg_b[3]>                     82          1    Covered              
        bin <op_xor,reg_a[3],reg_b[3]>                     75          1    Covered              
        bin <op_xor,reg_a[2],reg_b[7]>                     87          1    Covered              
        bin <op_xor,reg_a[3],reg_b[7]>                     73          1    Covered              
        bin <op_not,reg_a[2],reg_b[0]>                    634          1    Covered              
        bin <op_not,reg_a[3],reg_b[0]>                    590          1    Covered              
        bin <op_add,reg_a[2],reg_b[0]>                     85          1    Covered              
        bin <op_add,reg_a[3],reg_b[0]>                     77          1    Covered              
        bin <op_addc,reg_a[2],reg_b[0]>                    81          1    Covered              
        bin <op_addc,reg_a[3],reg_b[0]>                    79          1    Covered              
        bin <op_add,reg_a[2],reg_b[4]>                     91          1    Covered              
        bin <op_add,reg_a[3],reg_b[4]>                     65          1    Covered              
        bin <op_addc,reg_a[2],reg_b[4]>                    53          1    Covered              
        bin <op_addc,reg_a[3],reg_b[4]>                    80          1    Covered              
        bin <op_add,reg_a[2],reg_b[2]>                     89          1    Covered              
        bin <op_add,reg_a[3],reg_b[2]>                     70          1    Covered              
        bin <op_addc,reg_a[2],reg_b[2]>                    63          1    Covered              
        bin <op_addc,reg_a[3],reg_b[2]>                    54          1    Covered              
        bin <op_add,reg_a[2],reg_b[6]>                     73          1    Covered              
        bin <op_add,reg_a[3],reg_b[6]>                     84          1    Covered              
        bin <op_addc,reg_a[2],reg_b[6]>                    71          1    Covered              
        bin <op_addc,reg_a[3],reg_b[6]>                    74          1    Covered              
        bin <op_add,reg_a[2],reg_b[1]>                     74          1    Covered              
        bin <op_add,reg_a[3],reg_b[1]>                     89          1    Covered              
        bin <op_addc,reg_a[2],reg_b[1]>                    77          1    Covered              
        bin <op_addc,reg_a[3],reg_b[1]>                    76          1    Covered              
        bin <op_add,reg_a[2],reg_b[5]>                     83          1    Covered              
        bin <op_add,reg_a[3],reg_b[5]>                     55          1    Covered              
        bin <op_addc,reg_a[2],reg_b[5]>                    74          1    Covered              
        bin <op_addc,reg_a[3],reg_b[5]>                    80          1    Covered              
        bin <op_add,reg_a[2],reg_b[3]>                     57          1    Covered              
        bin <op_add,reg_a[3],reg_b[3]>                     70          1    Covered              
        bin <op_addc,reg_a[2],reg_b[3]>                    77          1    Covered              
        bin <op_addc,reg_a[3],reg_b[3]>                    74          1    Covered              
        bin <op_add,reg_a[2],reg_b[7]>                     66          1    Covered              
        bin <op_add,reg_a[3],reg_b[7]>                     55          1    Covered              
        bin <op_addc,reg_a[2],reg_b[7]>                    76          1    Covered              
        bin <op_addc,reg_a[3],reg_b[7]>                    70          1    Covered              
        bin <op_sub,reg_a[2],reg_b[0]>                     60          1    Covered              
        bin <op_sub,reg_a[3],reg_b[0]>                     99          1    Covered              
        bin <op_subc,reg_a[2],reg_b[0]>                    74          1    Covered              
        bin <op_subc,reg_a[3],reg_b[0]>                    55          1    Covered              
        bin <op_sub,reg_a[2],reg_b[4]>                     72          1    Covered              
        bin <op_sub,reg_a[3],reg_b[4]>                     72          1    Covered              
        bin <op_subc,reg_a[2],reg_b[4]>                    76          1    Covered              
        bin <op_subc,reg_a[3],reg_b[4]>                    69          1    Covered              
        bin <op_sub,reg_a[2],reg_b[2]>                     59          1    Covered              
        bin <op_sub,reg_a[3],reg_b[2]>                     75          1    Covered              
        bin <op_subc,reg_a[2],reg_b[2]>                    89          1    Covered              
        bin <op_subc,reg_a[3],reg_b[2]>                    97          1    Covered              
        bin <op_sub,reg_a[2],reg_b[6]>                     70          1    Covered              
        bin <op_sub,reg_a[3],reg_b[6]>                     66          1    Covered              
        bin <op_subc,reg_a[2],reg_b[6]>                    80          1    Covered              
        bin <op_subc,reg_a[3],reg_b[6]>                    61          1    Covered              
        bin <op_sub,reg_a[2],reg_b[1]>                     97          1    Covered              
        bin <op_sub,reg_a[3],reg_b[1]>                     70          1    Covered              
        bin <op_subc,reg_a[2],reg_b[1]>                    66          1    Covered              
        bin <op_subc,reg_a[3],reg_b[1]>                    74          1    Covered              
        bin <op_sub,reg_a[2],reg_b[5]>                     71          1    Covered              
        bin <op_sub,reg_a[3],reg_b[5]>                     73          1    Covered              
        bin <op_subc,reg_a[2],reg_b[5]>                    83          1    Covered              
        bin <op_subc,reg_a[3],reg_b[5]>                    68          1    Covered              
        bin <op_sub,reg_a[2],reg_b[3]>                     72          1    Covered              
        bin <op_sub,reg_a[3],reg_b[3]>                     80          1    Covered              
        bin <op_subc,reg_a[2],reg_b[3]>                    60          1    Covered              
        bin <op_subc,reg_a[3],reg_b[3]>                    83          1    Covered              
        bin <op_sub,reg_a[2],reg_b[7]>                     82          1    Covered              
        bin <op_sub,reg_a[3],reg_b[7]>                     71          1    Covered              
        bin <op_subc,reg_a[2],reg_b[7]>                    62          1    Covered              
        bin <op_subc,reg_a[3],reg_b[7]>                    94          1    Covered              
        bin <op_comp,reg_a[2],reg_b[0]>                    67          1    Covered              
        bin <op_comp,reg_a[3],reg_b[0]>                    83          1    Covered              
        bin <op_comp,reg_a[2],reg_b[4]>                    73          1    Covered              
        bin <op_comp,reg_a[3],reg_b[4]>                    75          1    Covered              
        bin <op_comp,reg_a[2],reg_b[2]>                    79          1    Covered              
        bin <op_comp,reg_a[3],reg_b[2]>                    75          1    Covered              
        bin <op_comp,reg_a[2],reg_b[6]>                    70          1    Covered              
        bin <op_comp,reg_a[3],reg_b[6]>                    86          1    Covered              
        bin <op_comp,reg_a[2],reg_b[1]>                    75          1    Covered              
        bin <op_comp,reg_a[3],reg_b[1]>                    70          1    Covered              
        bin <op_comp,reg_a[2],reg_b[5]>                    68          1    Covered              
        bin <op_comp,reg_a[3],reg_b[5]>                    71          1    Covered              
        bin <op_comp,reg_a[2],reg_b[3]>                    78          1    Covered              
        bin <op_comp,reg_a[3],reg_b[3]>                    59          1    Covered              
        bin <op_comp,reg_a[2],reg_b[7]>                    73          1    Covered              
        bin <op_comp,reg_a[3],reg_b[7]>                    84          1    Covered              
        bin <op_inc,reg_a[2],reg_b[0]>                    573          1    Covered              
        bin <op_inc,reg_a[3],reg_b[0]>                    636          1    Covered              
        bin <op_dec,reg_a[2],reg_b[0]>                    556          1    Covered              
        bin <op_dec,reg_a[3],reg_b[0]>                    588          1    Covered              
        bin <op_shr,reg_a[2],reg_b[0]>                    598          1    Covered              
        bin <op_shr,reg_a[3],reg_b[0]>                    592          1    Covered              
        bin <op_shl,reg_a[2],reg_b[0]>                    593          1    Covered              
        bin <op_shl,reg_a[3],reg_b[0]>                    572          1    Covered              
        bin <op_shlc,reg_a[2],reg_b[0]>                   600          1    Covered              
        bin <op_shlc,reg_a[3],reg_b[0]>                   550          1    Covered              
        bin <op_shrc,reg_a[2],reg_b[0]>                   598          1    Covered              
        bin <op_shrc,reg_a[3],reg_b[0]>                   624          1    Covered              
        bin <op_loadi,reg_a[4],reg_b[0]>                  604          1    Covered              
        bin <op_loadi,reg_a[6],reg_b[0]>                  590          1    Covered              
        bin <op_loadi,reg_a[5],reg_b[0]>                  586          1    Covered              
        bin <op_loadi,reg_a[7],reg_b[0]>                  593          1    Covered              
        bin <op_jump,reg_a[4],reg_b[0]>                   603          1    Covered              
        bin <op_jump,reg_a[6],reg_b[0]>                   612          1    Covered              
        bin <op_jump,reg_a[5],reg_b[0]>                   672          1    Covered              
        bin <op_jump,reg_a[7],reg_b[0]>                   547          1    Covered              
        bin <op_jumpc,reg_a[4],reg_b[0]>                  582          1    Covered              
        bin <op_jumpc,reg_a[6],reg_b[0]>                  588          1    Covered              
        bin <op_jumpc,reg_a[5],reg_b[0]>                  584          1    Covered              
        bin <op_jumpc,reg_a[7],reg_b[0]>                  657          1    Covered              
        bin <op_jumpz,reg_a[4],reg_b[0]>                  573          1    Covered              
        bin <op_jumpz,reg_a[6],reg_b[0]>                  628          1    Covered              
        bin <op_jumpz,reg_a[5],reg_b[0]>                  573          1    Covered              
        bin <op_jumpz,reg_a[7],reg_b[0]>                  635          1    Covered              
        bin <op_move,reg_a[4],reg_b[0]>                    86          1    Covered              
        bin <op_move,reg_a[6],reg_b[0]>                    71          1    Covered              
        bin <op_move,reg_a[5],reg_b[0]>                    75          1    Covered              
        bin <op_move,reg_a[7],reg_b[0]>                    84          1    Covered              
        bin <op_move,reg_a[4],reg_b[4]>                    72          1    Covered              
        bin <op_move,reg_a[6],reg_b[4]>                    72          1    Covered              
        bin <op_move,reg_a[5],reg_b[4]>                    78          1    Covered              
        bin <op_move,reg_a[7],reg_b[4]>                    76          1    Covered              
        bin <op_move,reg_a[4],reg_b[2]>                    75          1    Covered              
        bin <op_move,reg_a[6],reg_b[2]>                    81          1    Covered              
        bin <op_move,reg_a[5],reg_b[2]>                    63          1    Covered              
        bin <op_move,reg_a[7],reg_b[2]>                    64          1    Covered              
        bin <op_move,reg_a[4],reg_b[6]>                    76          1    Covered              
        bin <op_move,reg_a[6],reg_b[6]>                    89          1    Covered              
        bin <op_move,reg_a[5],reg_b[6]>                    67          1    Covered              
        bin <op_move,reg_a[7],reg_b[6]>                    72          1    Covered              
        bin <op_move,reg_a[4],reg_b[1]>                    82          1    Covered              
        bin <op_move,reg_a[6],reg_b[1]>                    80          1    Covered              
        bin <op_move,reg_a[5],reg_b[1]>                    74          1    Covered              
        bin <op_move,reg_a[7],reg_b[1]>                    77          1    Covered              
        bin <op_move,reg_a[4],reg_b[5]>                    68          1    Covered              
        bin <op_move,reg_a[6],reg_b[5]>                    75          1    Covered              
        bin <op_move,reg_a[5],reg_b[5]>                    76          1    Covered              
        bin <op_move,reg_a[7],reg_b[5]>                    84          1    Covered              
        bin <op_move,reg_a[4],reg_b[3]>                    64          1    Covered              
        bin <op_move,reg_a[6],reg_b[3]>                    78          1    Covered              
        bin <op_move,reg_a[5],reg_b[3]>                    92          1    Covered              
        bin <op_move,reg_a[7],reg_b[3]>                    70          1    Covered              
        bin <op_move,reg_a[4],reg_b[7]>                    77          1    Covered              
        bin <op_move,reg_a[6],reg_b[7]>                    64          1    Covered              
        bin <op_move,reg_a[5],reg_b[7]>                    68          1    Covered              
        bin <op_move,reg_a[7],reg_b[7]>                    90          1    Covered              
        bin <op_and,reg_a[4],reg_b[0]>                     57          1    Covered              
        bin <op_and,reg_a[6],reg_b[0]>                     73          1    Covered              
        bin <op_and,reg_a[5],reg_b[0]>                     85          1    Covered              
        bin <op_and,reg_a[7],reg_b[0]>                     93          1    Covered              
        bin <op_or,reg_a[4],reg_b[0]>                      87          1    Covered              
        bin <op_or,reg_a[6],reg_b[0]>                      71          1    Covered              
        bin <op_or,reg_a[5],reg_b[0]>                      81          1    Covered              
        bin <op_or,reg_a[7],reg_b[0]>                      72          1    Covered              
        bin <op_and,reg_a[4],reg_b[4]>                     77          1    Covered              
        bin <op_and,reg_a[6],reg_b[4]>                     82          1    Covered              
        bin <op_and,reg_a[5],reg_b[4]>                     71          1    Covered              
        bin <op_and,reg_a[7],reg_b[4]>                     81          1    Covered              
        bin <op_or,reg_a[4],reg_b[4]>                      78          1    Covered              
        bin <op_or,reg_a[6],reg_b[4]>                      68          1    Covered              
        bin <op_or,reg_a[5],reg_b[4]>                      72          1    Covered              
        bin <op_or,reg_a[7],reg_b[4]>                      76          1    Covered              
        bin <op_and,reg_a[4],reg_b[2]>                     76          1    Covered              
        bin <op_and,reg_a[6],reg_b[2]>                     77          1    Covered              
        bin <op_and,reg_a[5],reg_b[2]>                     85          1    Covered              
        bin <op_and,reg_a[7],reg_b[2]>                     72          1    Covered              
        bin <op_or,reg_a[4],reg_b[2]>                      71          1    Covered              
        bin <op_or,reg_a[6],reg_b[2]>                      61          1    Covered              
        bin <op_or,reg_a[5],reg_b[2]>                      80          1    Covered              
        bin <op_or,reg_a[7],reg_b[2]>                      91          1    Covered              
        bin <op_and,reg_a[4],reg_b[6]>                     73          1    Covered              
        bin <op_and,reg_a[6],reg_b[6]>                     75          1    Covered              
        bin <op_and,reg_a[5],reg_b[6]>                     65          1    Covered              
        bin <op_and,reg_a[7],reg_b[6]>                     78          1    Covered              
        bin <op_or,reg_a[4],reg_b[6]>                      66          1    Covered              
        bin <op_or,reg_a[6],reg_b[6]>                      79          1    Covered              
        bin <op_or,reg_a[5],reg_b[6]>                      77          1    Covered              
        bin <op_or,reg_a[7],reg_b[6]>                      60          1    Covered              
        bin <op_and,reg_a[4],reg_b[1]>                     72          1    Covered              
        bin <op_and,reg_a[6],reg_b[1]>                     86          1    Covered              
        bin <op_and,reg_a[5],reg_b[1]>                     64          1    Covered              
        bin <op_and,reg_a[7],reg_b[1]>                     82          1    Covered              
        bin <op_or,reg_a[4],reg_b[1]>                      68          1    Covered              
        bin <op_or,reg_a[6],reg_b[1]>                      70          1    Covered              
        bin <op_or,reg_a[5],reg_b[1]>                      61          1    Covered              
        bin <op_or,reg_a[7],reg_b[1]>                      75          1    Covered              
        bin <op_and,reg_a[4],reg_b[5]>                     67          1    Covered              
        bin <op_and,reg_a[6],reg_b[5]>                     74          1    Covered              
        bin <op_and,reg_a[5],reg_b[5]>                     69          1    Covered              
        bin <op_and,reg_a[7],reg_b[5]>                     85          1    Covered              
        bin <op_or,reg_a[4],reg_b[5]>                      72          1    Covered              
        bin <op_or,reg_a[6],reg_b[5]>                      73          1    Covered              
        bin <op_or,reg_a[5],reg_b[5]>                      80          1    Covered              
        bin <op_or,reg_a[7],reg_b[5]>                      73          1    Covered              
        bin <op_and,reg_a[4],reg_b[3]>                     79          1    Covered              
        bin <op_and,reg_a[6],reg_b[3]>                     72          1    Covered              
        bin <op_and,reg_a[5],reg_b[3]>                     84          1    Covered              
        bin <op_and,reg_a[7],reg_b[3]>                     79          1    Covered              
        bin <op_or,reg_a[4],reg_b[3]>                      75          1    Covered              
        bin <op_or,reg_a[6],reg_b[3]>                      78          1    Covered              
        bin <op_or,reg_a[5],reg_b[3]>                      80          1    Covered              
        bin <op_or,reg_a[7],reg_b[3]>                      77          1    Covered              
        bin <op_and,reg_a[4],reg_b[7]>                     67          1    Covered              
        bin <op_and,reg_a[6],reg_b[7]>                     75          1    Covered              
        bin <op_and,reg_a[5],reg_b[7]>                     76          1    Covered              
        bin <op_and,reg_a[7],reg_b[7]>                     71          1    Covered              
        bin <op_or,reg_a[4],reg_b[7]>                      81          1    Covered              
        bin <op_or,reg_a[6],reg_b[7]>                      64          1    Covered              
        bin <op_or,reg_a[5],reg_b[7]>                      78          1    Covered              
        bin <op_or,reg_a[7],reg_b[7]>                      89          1    Covered              
        bin <op_xor,reg_a[4],reg_b[0]>                     67          1    Covered              
        bin <op_xor,reg_a[6],reg_b[0]>                     80          1    Covered              
        bin <op_xor,reg_a[5],reg_b[0]>                     81          1    Covered              
        bin <op_xor,reg_a[7],reg_b[0]>                     79          1    Covered              
        bin <op_xor,reg_a[4],reg_b[4]>                     65          1    Covered              
        bin <op_xor,reg_a[6],reg_b[4]>                     92          1    Covered              
        bin <op_xor,reg_a[5],reg_b[4]>                     83          1    Covered              
        bin <op_xor,reg_a[7],reg_b[4]>                     77          1    Covered              
        bin <op_xor,reg_a[4],reg_b[2]>                     68          1    Covered              
        bin <op_xor,reg_a[6],reg_b[2]>                    102          1    Covered              
        bin <op_xor,reg_a[5],reg_b[2]>                     70          1    Covered              
        bin <op_xor,reg_a[7],reg_b[2]>                     80          1    Covered              
        bin <op_xor,reg_a[4],reg_b[6]>                     64          1    Covered              
        bin <op_xor,reg_a[6],reg_b[6]>                     64          1    Covered              
        bin <op_xor,reg_a[5],reg_b[6]>                     72          1    Covered              
        bin <op_xor,reg_a[7],reg_b[6]>                     67          1    Covered              
        bin <op_xor,reg_a[4],reg_b[1]>                     74          1    Covered              
        bin <op_xor,reg_a[6],reg_b[1]>                     75          1    Covered              
        bin <op_xor,reg_a[5],reg_b[1]>                     72          1    Covered              
        bin <op_xor,reg_a[7],reg_b[1]>                     72          1    Covered              
        bin <op_xor,reg_a[4],reg_b[5]>                     79          1    Covered              
        bin <op_xor,reg_a[6],reg_b[5]>                     76          1    Covered              
        bin <op_xor,reg_a[5],reg_b[5]>                     66          1    Covered              
        bin <op_xor,reg_a[7],reg_b[5]>                     80          1    Covered              
        bin <op_xor,reg_a[4],reg_b[3]>                     78          1    Covered              
        bin <op_xor,reg_a[6],reg_b[3]>                     85          1    Covered              
        bin <op_xor,reg_a[5],reg_b[3]>                     84          1    Covered              
        bin <op_xor,reg_a[7],reg_b[3]>                     74          1    Covered              
        bin <op_xor,reg_a[4],reg_b[7]>                     79          1    Covered              
        bin <op_xor,reg_a[6],reg_b[7]>                     80          1    Covered              
        bin <op_xor,reg_a[5],reg_b[7]>                     71          1    Covered              
        bin <op_xor,reg_a[7],reg_b[7]>                     87          1    Covered              
        bin <op_not,reg_a[4],reg_b[0]>                    584          1    Covered              
        bin <op_not,reg_a[6],reg_b[0]>                    611          1    Covered              
        bin <op_not,reg_a[5],reg_b[0]>                    587          1    Covered              
        bin <op_not,reg_a[7],reg_b[0]>                    606          1    Covered              
        bin <op_add,reg_a[4],reg_b[0]>                     62          1    Covered              
        bin <op_add,reg_a[6],reg_b[0]>                     64          1    Covered              
        bin <op_add,reg_a[5],reg_b[0]>                     83          1    Covered              
        bin <op_add,reg_a[7],reg_b[0]>                     69          1    Covered              
        bin <op_addc,reg_a[4],reg_b[0]>                    66          1    Covered              
        bin <op_addc,reg_a[6],reg_b[0]>                    89          1    Covered              
        bin <op_addc,reg_a[5],reg_b[0]>                    60          1    Covered              
        bin <op_addc,reg_a[7],reg_b[0]>                    86          1    Covered              
        bin <op_add,reg_a[4],reg_b[4]>                     79          1    Covered              
        bin <op_add,reg_a[6],reg_b[4]>                     76          1    Covered              
        bin <op_add,reg_a[5],reg_b[4]>                     92          1    Covered              
        bin <op_add,reg_a[7],reg_b[4]>                     71          1    Covered              
        bin <op_addc,reg_a[4],reg_b[4]>                    86          1    Covered              
        bin <op_addc,reg_a[6],reg_b[4]>                    67          1    Covered              
        bin <op_addc,reg_a[5],reg_b[4]>                    62          1    Covered              
        bin <op_addc,reg_a[7],reg_b[4]>                    62          1    Covered              
        bin <op_add,reg_a[4],reg_b[2]>                     84          1    Covered              
        bin <op_add,reg_a[6],reg_b[2]>                     73          1    Covered              
        bin <op_add,reg_a[5],reg_b[2]>                     73          1    Covered              
        bin <op_add,reg_a[7],reg_b[2]>                     68          1    Covered              
        bin <op_addc,reg_a[4],reg_b[2]>                    78          1    Covered              
        bin <op_addc,reg_a[6],reg_b[2]>                    66          1    Covered              
        bin <op_addc,reg_a[5],reg_b[2]>                    60          1    Covered              
        bin <op_addc,reg_a[7],reg_b[2]>                    68          1    Covered              
        bin <op_add,reg_a[4],reg_b[6]>                     80          1    Covered              
        bin <op_add,reg_a[6],reg_b[6]>                     58          1    Covered              
        bin <op_add,reg_a[5],reg_b[6]>                     74          1    Covered              
        bin <op_add,reg_a[7],reg_b[6]>                     81          1    Covered              
        bin <op_addc,reg_a[4],reg_b[6]>                    67          1    Covered              
        bin <op_addc,reg_a[6],reg_b[6]>                    68          1    Covered              
        bin <op_addc,reg_a[5],reg_b[6]>                    69          1    Covered              
        bin <op_addc,reg_a[7],reg_b[6]>                    81          1    Covered              
        bin <op_add,reg_a[4],reg_b[1]>                     74          1    Covered              
        bin <op_add,reg_a[6],reg_b[1]>                     78          1    Covered              
        bin <op_add,reg_a[5],reg_b[1]>                     73          1    Covered              
        bin <op_add,reg_a[7],reg_b[1]>                     72          1    Covered              
        bin <op_addc,reg_a[4],reg_b[1]>                    70          1    Covered              
        bin <op_addc,reg_a[6],reg_b[1]>                    75          1    Covered              
        bin <op_addc,reg_a[5],reg_b[1]>                    74          1    Covered              
        bin <op_addc,reg_a[7],reg_b[1]>                    82          1    Covered              
        bin <op_add,reg_a[4],reg_b[5]>                     70          1    Covered              
        bin <op_add,reg_a[6],reg_b[5]>                     99          1    Covered              
        bin <op_add,reg_a[5],reg_b[5]>                     58          1    Covered              
        bin <op_add,reg_a[7],reg_b[5]>                     86          1    Covered              
        bin <op_addc,reg_a[4],reg_b[5]>                    73          1    Covered              
        bin <op_addc,reg_a[6],reg_b[5]>                    78          1    Covered              
        bin <op_addc,reg_a[5],reg_b[5]>                    83          1    Covered              
        bin <op_addc,reg_a[7],reg_b[5]>                    67          1    Covered              
        bin <op_add,reg_a[4],reg_b[3]>                     75          1    Covered              
        bin <op_add,reg_a[6],reg_b[3]>                     90          1    Covered              
        bin <op_add,reg_a[5],reg_b[3]>                     71          1    Covered              
        bin <op_add,reg_a[7],reg_b[3]>                     80          1    Covered              
        bin <op_addc,reg_a[4],reg_b[3]>                    82          1    Covered              
        bin <op_addc,reg_a[6],reg_b[3]>                    81          1    Covered              
        bin <op_addc,reg_a[5],reg_b[3]>                    90          1    Covered              
        bin <op_addc,reg_a[7],reg_b[3]>                    69          1    Covered              
        bin <op_add,reg_a[4],reg_b[7]>                     68          1    Covered              
        bin <op_add,reg_a[6],reg_b[7]>                     87          1    Covered              
        bin <op_add,reg_a[5],reg_b[7]>                     69          1    Covered              
        bin <op_add,reg_a[7],reg_b[7]>                     73          1    Covered              
        bin <op_addc,reg_a[4],reg_b[7]>                    81          1    Covered              
        bin <op_addc,reg_a[6],reg_b[7]>                    83          1    Covered              
        bin <op_addc,reg_a[5],reg_b[7]>                    59          1    Covered              
        bin <op_addc,reg_a[7],reg_b[7]>                    68          1    Covered              
        bin <op_sub,reg_a[4],reg_b[0]>                     76          1    Covered              
        bin <op_sub,reg_a[6],reg_b[0]>                     62          1    Covered              
        bin <op_sub,reg_a[5],reg_b[0]>                     88          1    Covered              
        bin <op_sub,reg_a[7],reg_b[0]>                     53          1    Covered              
        bin <op_subc,reg_a[4],reg_b[0]>                    72          1    Covered              
        bin <op_subc,reg_a[6],reg_b[0]>                    67          1    Covered              
        bin <op_subc,reg_a[5],reg_b[0]>                    78          1    Covered              
        bin <op_subc,reg_a[7],reg_b[0]>                    70          1    Covered              
        bin <op_sub,reg_a[4],reg_b[4]>                     74          1    Covered              
        bin <op_sub,reg_a[6],reg_b[4]>                     64          1    Covered              
        bin <op_sub,reg_a[5],reg_b[4]>                     84          1    Covered              
        bin <op_sub,reg_a[7],reg_b[4]>                     87          1    Covered              
        bin <op_subc,reg_a[4],reg_b[4]>                   101          1    Covered              
        bin <op_subc,reg_a[6],reg_b[4]>                    86          1    Covered              
        bin <op_subc,reg_a[5],reg_b[4]>                    72          1    Covered              
        bin <op_subc,reg_a[7],reg_b[4]>                    64          1    Covered              
        bin <op_sub,reg_a[4],reg_b[2]>                     63          1    Covered              
        bin <op_sub,reg_a[6],reg_b[2]>                     75          1    Covered              
        bin <op_sub,reg_a[5],reg_b[2]>                     87          1    Covered              
        bin <op_sub,reg_a[7],reg_b[2]>                     84          1    Covered              
        bin <op_subc,reg_a[4],reg_b[2]>                    75          1    Covered              
        bin <op_subc,reg_a[6],reg_b[2]>                    68          1    Covered              
        bin <op_subc,reg_a[5],reg_b[2]>                    71          1    Covered              
        bin <op_subc,reg_a[7],reg_b[2]>                    76          1    Covered              
        bin <op_sub,reg_a[4],reg_b[6]>                     70          1    Covered              
        bin <op_sub,reg_a[6],reg_b[6]>                     79          1    Covered              
        bin <op_sub,reg_a[5],reg_b[6]>                     78          1    Covered              
        bin <op_sub,reg_a[7],reg_b[6]>                     68          1    Covered              
        bin <op_subc,reg_a[4],reg_b[6]>                    75          1    Covered              
        bin <op_subc,reg_a[6],reg_b[6]>                    55          1    Covered              
        bin <op_subc,reg_a[5],reg_b[6]>                    66          1    Covered              
        bin <op_subc,reg_a[7],reg_b[6]>                    73          1    Covered              
        bin <op_sub,reg_a[4],reg_b[1]>                     83          1    Covered              
        bin <op_sub,reg_a[6],reg_b[1]>                     69          1    Covered              
        bin <op_sub,reg_a[5],reg_b[1]>                     93          1    Covered              
        bin <op_sub,reg_a[7],reg_b[1]>                     90          1    Covered              
        bin <op_subc,reg_a[4],reg_b[1]>                    65          1    Covered              
        bin <op_subc,reg_a[6],reg_b[1]>                    71          1    Covered              
        bin <op_subc,reg_a[5],reg_b[1]>                    77          1    Covered              
        bin <op_subc,reg_a[7],reg_b[1]>                    85          1    Covered              
        bin <op_sub,reg_a[4],reg_b[5]>                     73          1    Covered              
        bin <op_sub,reg_a[6],reg_b[5]>                     64          1    Covered              
        bin <op_sub,reg_a[5],reg_b[5]>                     61          1    Covered              
        bin <op_sub,reg_a[7],reg_b[5]>                     61          1    Covered              
        bin <op_subc,reg_a[4],reg_b[5]>                    68          1    Covered              
        bin <op_subc,reg_a[6],reg_b[5]>                    73          1    Covered              
        bin <op_subc,reg_a[5],reg_b[5]>                    71          1    Covered              
        bin <op_subc,reg_a[7],reg_b[5]>                    85          1    Covered              
        bin <op_sub,reg_a[4],reg_b[3]>                     64          1    Covered              
        bin <op_sub,reg_a[6],reg_b[3]>                     86          1    Covered              
        bin <op_sub,reg_a[5],reg_b[3]>                     77          1    Covered              
        bin <op_sub,reg_a[7],reg_b[3]>                     69          1    Covered              
        bin <op_subc,reg_a[4],reg_b[3]>                    87          1    Covered              
        bin <op_subc,reg_a[6],reg_b[3]>                    89          1    Covered              
        bin <op_subc,reg_a[5],reg_b[3]>                    80          1    Covered              
        bin <op_subc,reg_a[7],reg_b[3]>                    82          1    Covered              
        bin <op_sub,reg_a[4],reg_b[7]>                     89          1    Covered              
        bin <op_sub,reg_a[6],reg_b[7]>                     64          1    Covered              
        bin <op_sub,reg_a[5],reg_b[7]>                     74          1    Covered              
        bin <op_sub,reg_a[7],reg_b[7]>                     71          1    Covered              
        bin <op_subc,reg_a[4],reg_b[7]>                    80          1    Covered              
        bin <op_subc,reg_a[6],reg_b[7]>                    69          1    Covered              
        bin <op_subc,reg_a[5],reg_b[7]>                    81          1    Covered              
        bin <op_subc,reg_a[7],reg_b[7]>                    67          1    Covered              
        bin <op_comp,reg_a[4],reg_b[0]>                    62          1    Covered              
        bin <op_comp,reg_a[6],reg_b[0]>                    56          1    Covered              
        bin <op_comp,reg_a[5],reg_b[0]>                    75          1    Covered              
        bin <op_comp,reg_a[7],reg_b[0]>                    77          1    Covered              
        bin <op_comp,reg_a[4],reg_b[4]>                    59          1    Covered              
        bin <op_comp,reg_a[6],reg_b[4]>                    61          1    Covered              
        bin <op_comp,reg_a[5],reg_b[4]>                    78          1    Covered              
        bin <op_comp,reg_a[7],reg_b[4]>                    82          1    Covered              
        bin <op_comp,reg_a[4],reg_b[2]>                    82          1    Covered              
        bin <op_comp,reg_a[6],reg_b[2]>                    87          1    Covered              
        bin <op_comp,reg_a[5],reg_b[2]>                    71          1    Covered              
        bin <op_comp,reg_a[7],reg_b[2]>                    63          1    Covered              
        bin <op_comp,reg_a[4],reg_b[6]>                    83          1    Covered              
        bin <op_comp,reg_a[6],reg_b[6]>                    73          1    Covered              
        bin <op_comp,reg_a[5],reg_b[6]>                    66          1    Covered              
        bin <op_comp,reg_a[7],reg_b[6]>                    78          1    Covered              
        bin <op_comp,reg_a[4],reg_b[1]>                    69          1    Covered              
        bin <op_comp,reg_a[6],reg_b[1]>                    82          1    Covered              
        bin <op_comp,reg_a[5],reg_b[1]>                    79          1    Covered              
        bin <op_comp,reg_a[7],reg_b[1]>                    71          1    Covered              
        bin <op_comp,reg_a[4],reg_b[5]>                    78          1    Covered              
        bin <op_comp,reg_a[6],reg_b[5]>                    74          1    Covered              
        bin <op_comp,reg_a[5],reg_b[5]>                    70          1    Covered              
        bin <op_comp,reg_a[7],reg_b[5]>                    63          1    Covered              
        bin <op_comp,reg_a[4],reg_b[3]>                    87          1    Covered              
        bin <op_comp,reg_a[6],reg_b[3]>                    56          1    Covered              
        bin <op_comp,reg_a[5],reg_b[3]>                    76          1    Covered              
        bin <op_comp,reg_a[7],reg_b[3]>                    68          1    Covered              
        bin <op_comp,reg_a[4],reg_b[7]>                    71          1    Covered              
        bin <op_comp,reg_a[6],reg_b[7]>                    71          1    Covered              
        bin <op_comp,reg_a[5],reg_b[7]>                    84          1    Covered              
        bin <op_comp,reg_a[7],reg_b[7]>                    79          1    Covered              
        bin <op_inc,reg_a[4],reg_b[0]>                    607          1    Covered              
        bin <op_inc,reg_a[6],reg_b[0]>                    596          1    Covered              
        bin <op_inc,reg_a[5],reg_b[0]>                    582          1    Covered              
        bin <op_inc,reg_a[7],reg_b[0]>                    610          1    Covered              
        bin <op_dec,reg_a[4],reg_b[0]>                    605          1    Covered              
        bin <op_dec,reg_a[6],reg_b[0]>                    631          1    Covered              
        bin <op_dec,reg_a[5],reg_b[0]>                    592          1    Covered              
        bin <op_dec,reg_a[7],reg_b[0]>                    571          1    Covered              
        bin <op_shr,reg_a[4],reg_b[0]>                    585          1    Covered              
        bin <op_shr,reg_a[6],reg_b[0]>                    612          1    Covered              
        bin <op_shr,reg_a[5],reg_b[0]>                    585          1    Covered              
        bin <op_shr,reg_a[7],reg_b[0]>                    558          1    Covered              
        bin <op_shl,reg_a[4],reg_b[0]>                    594          1    Covered              
        bin <op_shl,reg_a[6],reg_b[0]>                    587          1    Covered              
        bin <op_shl,reg_a[5],reg_b[0]>                    625          1    Covered              
        bin <op_shl,reg_a[7],reg_b[0]>                    637          1    Covered              
        bin <op_shlc,reg_a[4],reg_b[0]>                   588          1    Covered              
        bin <op_shlc,reg_a[6],reg_b[0]>                   625          1    Covered              
        bin <op_shlc,reg_a[5],reg_b[0]>                   599          1    Covered              
        bin <op_shlc,reg_a[7],reg_b[0]>                   592          1    Covered              
        bin <op_shrc,reg_a[4],reg_b[0]>                   536          1    Covered              
        bin <op_shrc,reg_a[6],reg_b[0]>                   585          1    Covered              
        bin <op_shrc,reg_a[5],reg_b[0]>                   588          1    Covered              
        bin <op_shrc,reg_a[7],reg_b[0]>                   604          1    Covered              
        illegal_bin no_reg                                  0               ZERO                 
        illegal_bin only_reg_a                              0               ZERO                 
    Cross cross_op_and_flags                            97.6%        100    Uncovered            
        covered/total bins:                               489        501                      
        missing/total bins:                                12        501                      
        % Hit:                                          97.6%        100                      
        bin <op_nop,carry[0],zero[0]>                    3203          1    Covered              
        bin <op_jump,carry[0],zero[0]>                   3186          1    Covered              
        bin <op_loadi,carry[0],zero[0]>                  3220          1    Covered              
        bin <op_jumpc,carry[0],zero[0]>                  3265          1    Covered              
        bin <op_nop,carry[0],zero[1]>                     318          1    Covered              
        bin <op_jump,carry[0],zero[1]>                    308          1    Covered              
        bin <op_loadi,carry[0],zero[1]>                   281          1    Covered              
        bin <op_jumpc,carry[0],zero[1]>                   287          1    Covered              
        bin <op_nop,carry[0],trans_00>                   3202          1    Covered              
        bin <op_jump,carry[0],trans_00>                  3186          1    Covered              
        bin <op_loadi,carry[0],trans_00>                 3220          1    Covered              
        bin <op_jumpc,carry[0],trans_00>                 3265          1    Covered              
        bin <op_nop,carry[0],trans_11>                    318          1    Covered              
        bin <op_jump,carry[0],trans_11>                   308          1    Covered              
        bin <op_loadi,carry[0],trans_11>                  281          1    Covered              
        bin <op_jumpc,carry[0],trans_11>                  287          1    Covered              
        bin <op_jumpz,carry[0],zero[0]>                  3250          1    Covered              
        bin <op_move,carry[0],zero[0]>                   3233          1    Covered              
        bin <op_jumpz,carry[0],zero[1]>                   255          1    Covered              
        bin <op_move,carry[0],zero[1]>                    270          1    Covered              
        bin <op_jumpz,carry[0],trans_00>                 3250          1    Covered              
        bin <op_move,carry[0],trans_00>                  3233          1    Covered              
        bin <op_jumpz,carry[0],trans_11>                  255          1    Covered              
        bin <op_move,carry[0],trans_11>                   270          1    Covered              
        bin <op_and,carry[0],zero[0]>                    4188          1    Covered              
        bin <op_or,carry[0],zero[0]>                     4659          1    Covered              
        bin <op_and,carry[0],zero[1]>                     628          1    Covered              
        bin <op_or,carry[0],zero[1]>                       62          1    Covered              
        bin <op_and,carry[0],trans_00>                   4015          1    Covered              
        bin <op_or,carry[0],trans_00>                    4372          1    Covered              
        bin <op_and,carry[0],trans_01>                    530          1    Covered              
        bin <op_or,carry[0],trans_01>                      45          1    Covered              
        bin <op_and,carry[0],trans_10>                    173          1    Covered              
        bin <op_or,carry[0],trans_10>                     287          1    Covered              
        bin <op_and,carry[0],trans_11>                     98          1    Covered              
        bin <op_or,carry[0],trans_11>                      17          1    Covered              
        bin <op_xor,carry[0],zero[0]>                    4152          1    Covered              
        bin <op_add,carry[0],zero[0]>                    2778          1    Covered              
        bin <op_not,carry[0],zero[0]>                    4758          1    Covered              
        bin <op_addc,carry[0],zero[0]>                   2768          1    Covered              
        bin <op_xor,carry[0],zero[1]>                     658          1    Covered              
        bin <op_add,carry[0],zero[1]>                      49          1    Covered              
        bin <op_not,carry[0],zero[1]>                      71          1    Covered              
        bin <op_addc,carry[0],zero[1]>                     35          1    Covered              
        bin <op_xor,carry[0],trans_00>                   3897          1    Covered              
        bin <op_add,carry[0],trans_00>                   2586          1    Covered              
        bin <op_not,carry[0],trans_00>                   4454          1    Covered              
        bin <op_addc,carry[0],trans_00>                  2605          1    Covered              
        bin <op_xor,carry[0],trans_01>                    610          1    Covered              
        bin <op_add,carry[0],trans_01>                     33          1    Covered              
        bin <op_not,carry[0],trans_01>                     67          1    Covered              
        bin <op_addc,carry[0],trans_01>                    26          1    Covered              
        bin <op_xor,carry[0],trans_10>                    255          1    Covered              
        bin <op_add,carry[0],trans_10>                    192          1    Covered              
        bin <op_not,carry[0],trans_10>                    304          1    Covered              
        bin <op_addc,carry[0],trans_10>                   163          1    Covered              
        bin <op_xor,carry[0],trans_11>                     48          1    Covered              
        bin <op_add,carry[0],trans_11>                     16          1    Covered              
        bin <op_not,carry[0],trans_11>                      4          1    Covered              
        bin <op_addc,carry[0],trans_11>                     9          1    Covered              
        bin <op_sub,carry[0],zero[0]>                    2072          1    Covered              
        bin <op_subc,carry[0],zero[0]>                   2008          1    Covered              
        bin <op_sub,carry[0],zero[1]>                     641          1    Covered              
        bin <op_subc,carry[0],zero[1]>                    534          1    Covered              
        bin <op_sub,carry[0],trans_00>                   1956          1    Covered              
        bin <op_subc,carry[0],trans_00>                  1886          1    Covered              
        bin <op_sub,carry[0],trans_01>                    610          1    Covered              
        bin <op_subc,carry[0],trans_01>                   482          1    Covered              
        bin <op_sub,carry[0],trans_10>                    116          1    Covered              
        bin <op_subc,carry[0],trans_10>                   122          1    Covered              
        bin <op_sub,carry[0],trans_11>                     31          1    Covered              
        bin <op_subc,carry[0],trans_11>                    52          1    Covered              
        bin <op_comp,carry[0],zero[0]>                   2043          1    Covered              
        bin <op_comp,carry[0],zero[1]>                    632          1    Covered              
        bin <op_comp,carry[0],trans_00>                  1924          1    Covered              
        bin <op_comp,carry[0],trans_01>                   593          1    Covered              
        bin <op_comp,carry[0],trans_10>                   119          1    Covered              
        bin <op_comp,carry[0],trans_11>                    39          1    Covered              
        bin <op_inc,carry[0],zero[0]>                    4707          1    Covered              
        bin <op_inc,carry[0],trans_00>                   4403          1    Covered              
        bin <op_inc,carry[0],trans_10>                    304          1    Covered              
        bin <op_dec,carry[0],zero[0]>                    4458          1    Covered              
        bin <op_shr,carry[0],zero[0]>                    2417          1    Covered              
        bin <op_shl,carry[0],zero[0]>                    2573          1    Covered              
        bin <op_shlc,carry[0],zero[0]>                   2597          1    Covered              
        bin <op_dec,carry[0],zero[1]>                      38          1    Covered              
        bin <op_shr,carry[0],zero[1]>                     216          1    Covered              
        bin <op_shl,carry[0],zero[1]>                     258          1    Covered              
        bin <op_shlc,carry[0],zero[1]>                    204          1    Covered              
        bin <op_dec,carry[0],trans_00>                   4231          1    Covered              
        bin <op_shr,carry[0],trans_00>                   2298          1    Covered              
        bin <op_shl,carry[0],trans_00>                   2423          1    Covered              
        bin <op_shlc,carry[0],trans_00>                  2466          1    Covered              
        bin <op_dec,carry[0],trans_01>                     35          1    Covered              
        bin <op_shr,carry[0],trans_01>                    170          1    Covered              
        bin <op_shl,carry[0],trans_01>                    204          1    Covered              
        bin <op_shlc,carry[0],trans_01>                   147          1    Covered              
        bin <op_dec,carry[0],trans_10>                    227          1    Covered              
        bin <op_shr,carry[0],trans_10>                    119          1    Covered              
        bin <op_shl,carry[0],trans_10>                    150          1    Covered              
        bin <op_shlc,carry[0],trans_10>                   131          1    Covered              
        bin <op_dec,carry[0],trans_11>                      3          1    Covered              
        bin <op_shr,carry[0],trans_11>                     46          1    Covered              
        bin <op_shl,carry[0],trans_11>                     54          1    Covered              
        bin <op_shlc,carry[0],trans_11>                    57          1    Covered              
        bin <op_shrc,carry[0],zero[0]>                   2499          1    Covered              
        bin <op_shrc,carry[0],zero[1]>                    189          1    Covered              
        bin <op_shrc,carry[0],trans_00>                  2378          1    Covered              
        bin <op_shrc,carry[0],trans_01>                   148          1    Covered              
        bin <op_shrc,carry[0],trans_10>                   121          1    Covered              
        bin <op_shrc,carry[0],trans_11>                    41          1    Covered              
        bin <op_nop,carry[1],zero[0]>                    1230          1    Covered              
        bin <op_jump,carry[1],zero[0]>                   1264          1    Covered              
        bin <op_loadi,carry[1],zero[0]>                  1223          1    Covered              
        bin <op_jumpc,carry[1],zero[0]>                  1250          1    Covered              
        bin <op_nop,carry[1],zero[1]>                       8          1    Covered              
        bin <op_jump,carry[1],zero[1]>                     20          1    Covered              
        bin <op_loadi,carry[1],zero[1]>                    13          1    Covered              
        bin <op_jumpc,carry[1],zero[1]>                    17          1    Covered              
        bin <op_nop,carry[1],trans_00>                   1230          1    Covered              
        bin <op_jump,carry[1],trans_00>                  1264          1    Covered              
        bin <op_loadi,carry[1],trans_00>                 1223          1    Covered              
        bin <op_jumpc,carry[1],trans_00>                 1250          1    Covered              
        bin <op_nop,carry[1],trans_11>                      8          1    Covered              
        bin <op_jump,carry[1],trans_11>                    20          1    Covered              
        bin <op_loadi,carry[1],trans_11>                   13          1    Covered              
        bin <op_jumpc,carry[1],trans_11>                   17          1    Covered              
        bin <op_jumpz,carry[1],zero[0]>                  1240          1    Covered              
        bin <op_move,carry[1],zero[0]>                   1211          1    Covered              
        bin <op_jumpz,carry[1],zero[1]>                    16          1    Covered              
        bin <op_move,carry[1],zero[1]>                      9          1    Covered              
        bin <op_jumpz,carry[1],trans_00>                 1240          1    Covered              
        bin <op_move,carry[1],trans_00>                  1211          1    Covered              
        bin <op_jumpz,carry[1],trans_11>                   16          1    Covered              
        bin <op_move,carry[1],trans_11>                     9          1    Covered              
        bin <op_add,carry[1],zero[0]>                    1987          1    Covered              
        bin <op_addc,carry[1],zero[0]>                   1911          1    Covered              
        bin <op_add,carry[1],zero[1]>                       7          1    Covered              
        bin <op_addc,carry[1],zero[1]>                     12          1    Covered              
        bin <op_add,carry[1],trans_00>                   1879          1    Covered              
        bin <op_addc,carry[1],trans_00>                  1820          1    Covered              
        bin <op_add,carry[1],trans_01>                      6          1    Covered              
        bin <op_addc,carry[1],trans_01>                    10          1    Covered              
        bin <op_add,carry[1],trans_10>                    108          1    Covered              
        bin <op_addc,carry[1],trans_10>                    91          1    Covered              
        bin <op_add,carry[1],trans_11>                      1          1    Covered              
        bin <op_addc,carry[1],trans_11>                     2          1    Covered              
        bin <op_sub,carry[1],zero[0]>                    2048          1    Covered              
        bin <op_sub,carry[1],trans_00>                   1944          1    Covered              
        bin <op_sub,carry[1],trans_10>                    104          1    Covered              
        bin <op_subc,carry[1],zero[0]>                   2250          1    Covered              
        bin <op_subc,carry[1],zero[1]>                      2          1    Covered              
        bin <op_subc,carry[1],trans_00>                  2118          1    Covered              
        bin <op_subc,carry[1],trans_01>                     2          1    Covered              
        bin <op_subc,carry[1],trans_10>                   132          1    Covered              
        bin <op_comp,carry[1],zero[0]>                   2007          1    Covered              
        bin <op_comp,carry[1],trans_00>                  1876          1    Covered              
        bin <op_comp,carry[1],trans_10>                   131          1    Covered              
        bin <op_inc,carry[1],zero[1]>                      94          1    Covered              
        bin <op_inc,carry[1],trans_01>                     88          1    Covered              
        bin <op_inc,carry[1],trans_11>                      6          1    Covered              
        bin <op_dec,carry[1],zero[0]>                     259          1    Covered              
        bin <op_dec,carry[1],trans_00>                    207          1    Covered              
        bin <op_dec,carry[1],trans_10>                     52          1    Covered              
        bin <op_shl,carry[1],zero[0]>                    1961          1    Covered              
        bin <op_shl,carry[1],zero[1]>                       7          1    Covered              
        bin <op_shl,carry[1],trans_00>                   1837          1    Covered              
        bin <op_shl,carry[1],trans_01>                      6          1    Covered              
        bin <op_shl,carry[1],trans_10>                    124          1    Covered              
        bin <op_shl,carry[1],trans_11>                      1          1    Covered              
        bin <op_shr,carry[1],zero[0]>                    2036          1    Covered              
        bin <op_shlc,carry[1],zero[0]>                   1916          1    Covered              
        bin <op_shr,carry[1],zero[1]>                      38          1    Covered              
        bin <op_shlc,carry[1],zero[1]>                      5          1    Covered              
        bin <op_shr,carry[1],trans_00>                   1922          1    Covered              
        bin <op_shlc,carry[1],trans_00>                  1796          1    Covered              
        bin <op_shr,carry[1],trans_01>                     36          1    Covered              
        bin <op_shlc,carry[1],trans_01>                     5          1    Covered              
        bin <op_shr,carry[1],trans_10>                    114          1    Covered              
        bin <op_shlc,carry[1],trans_10>                   120          1    Covered              
        bin <op_shr,carry[1],trans_11>                      2          1    Covered              
        bin <op_shrc,carry[1],zero[0]>                   1970          1    Covered              
        bin <op_shrc,carry[1],zero[1]>                     26          1    Covered              
        bin <op_shrc,carry[1],trans_00>                  1853          1    Covered              
        bin <op_shrc,carry[1],trans_01>                    23          1    Covered              
        bin <op_shrc,carry[1],trans_10>                   117          1    Covered              
        bin <op_shrc,carry[1],trans_11>                     3          1    Covered              
        bin <op_nop,trans_00,zero[0]>                    3202          1    Covered              
        bin <op_jump,trans_00,zero[0]>                   3186          1    Covered              
        bin <op_loadi,trans_00,zero[0]>                  3220          1    Covered              
        bin <op_jumpc,trans_00,zero[0]>                  3265          1    Covered              
        bin <op_nop,trans_00,zero[1]>                     318          1    Covered              
        bin <op_jump,trans_00,zero[1]>                    308          1    Covered              
        bin <op_loadi,trans_00,zero[1]>                   281          1    Covered              
        bin <op_jumpc,trans_00,zero[1]>                   287          1    Covered              
        bin <op_nop,trans_00,trans_00>                   3202          1    Covered              
        bin <op_jump,trans_00,trans_00>                  3186          1    Covered              
        bin <op_loadi,trans_00,trans_00>                 3220          1    Covered              
        bin <op_jumpc,trans_00,trans_00>                 3265          1    Covered              
        bin <op_nop,trans_00,trans_11>                    318          1    Covered              
        bin <op_jump,trans_00,trans_11>                   308          1    Covered              
        bin <op_loadi,trans_00,trans_11>                  281          1    Covered              
        bin <op_jumpc,trans_00,trans_11>                  287          1    Covered              
        bin <op_jumpz,trans_00,zero[0]>                  3250          1    Covered              
        bin <op_move,trans_00,zero[0]>                   3233          1    Covered              
        bin <op_jumpz,trans_00,zero[1]>                   255          1    Covered              
        bin <op_move,trans_00,zero[1]>                    270          1    Covered              
        bin <op_jumpz,trans_00,trans_00>                 3250          1    Covered              
        bin <op_move,trans_00,trans_00>                  3233          1    Covered              
        bin <op_jumpz,trans_00,trans_11>                  255          1    Covered              
        bin <op_move,trans_00,trans_11>                   270          1    Covered              
        bin <op_and,trans_00,zero[0]>                    3024          1    Covered              
        bin <op_or,trans_00,zero[0]>                     3459          1    Covered              
        bin <op_and,trans_00,zero[1]>                     477          1    Covered              
        bin <op_or,trans_00,zero[1]>                       50          1    Covered              
        bin <op_and,trans_00,trans_00>                   2860          1    Covered              
        bin <op_or,trans_00,trans_00>                    3187          1    Covered              
        bin <op_and,trans_00,trans_01>                    385          1    Covered              
        bin <op_or,trans_00,trans_01>                      33          1    Covered              
        bin <op_and,trans_00,trans_10>                    164          1    Covered              
        bin <op_or,trans_00,trans_10>                     272          1    Covered              
        bin <op_and,trans_00,trans_11>                     92          1    Covered              
        bin <op_or,trans_00,trans_11>                      17          1    Covered              
        bin <op_xor,trans_00,zero[0]>                    3075          1    Covered              
        bin <op_add,trans_00,zero[0]>                    2087          1    Covered              
        bin <op_not,trans_00,zero[0]>                    3534          1    Covered              
        bin <op_addc,trans_00,zero[0]>                   2074          1    Covered              
        bin <op_xor,trans_00,zero[1]>                     488          1    Covered              
        bin <op_add,trans_00,zero[1]>                      38          1    Covered              
        bin <op_not,trans_00,zero[1]>                      48          1    Covered              
        bin <op_addc,trans_00,zero[1]>                     35          1    Covered              
        bin <op_xor,trans_00,trans_00>                   2828          1    Covered              
        bin <op_add,trans_00,trans_00>                   1904          1    Covered              
        bin <op_not,trans_00,trans_00>                   3243          1    Covered              
        bin <op_addc,trans_00,trans_00>                  1919          1    Covered              
        bin <op_xor,trans_00,trans_01>                    440          1    Covered              
        bin <op_add,trans_00,trans_01>                     22          1    Covered              
        bin <op_not,trans_00,trans_01>                     45          1    Covered              
        bin <op_addc,trans_00,trans_01>                    26          1    Covered              
        bin <op_xor,trans_00,trans_10>                    247          1    Covered              
        bin <op_add,trans_00,trans_10>                    183          1    Covered              
        bin <op_not,trans_00,trans_10>                    291          1    Covered              
        bin <op_addc,trans_00,trans_10>                   155          1    Covered              
        bin <op_xor,trans_00,trans_11>                     48          1    Covered              
        bin <op_add,trans_00,trans_11>                     16          1    Covered              
        bin <op_not,trans_00,trans_11>                      3          1    Covered              
        bin <op_addc,trans_00,trans_11>                     9          1    Covered              
        bin <op_sub,trans_00,zero[0]>                    1510          1    Covered              
        bin <op_subc,trans_00,zero[0]>                   1487          1    Covered              
        bin <op_sub,trans_00,zero[1]>                     469          1    Covered              
        bin <op_subc,trans_00,zero[1]>                    532          1    Covered              
        bin <op_sub,trans_00,trans_00>                   1395          1    Covered              
        bin <op_subc,trans_00,trans_00>                  1374          1    Covered              
        bin <op_sub,trans_00,trans_01>                    439          1    Covered              
        bin <op_subc,trans_00,trans_01>                   481          1    Covered              
        bin <op_sub,trans_00,trans_10>                    115          1    Covered              
        bin <op_subc,trans_00,trans_10>                   113          1    Covered              
        bin <op_sub,trans_00,trans_11>                     30          1    Covered              
        bin <op_subc,trans_00,trans_11>                    51          1    Covered              
        bin <op_comp,trans_00,zero[0]>                   1491          1    Covered              
        bin <op_comp,trans_00,zero[1]>                    477          1    Covered              
        bin <op_comp,trans_00,trans_00>                  1377          1    Covered              
        bin <op_comp,trans_00,trans_01>                   439          1    Covered              
        bin <op_comp,trans_00,trans_10>                   114          1    Covered              
        bin <op_comp,trans_00,trans_11>                    38          1    Covered              
        bin <op_inc,trans_00,zero[0]>                    3498          1    Covered              
        bin <op_inc,trans_00,trans_00>                   3207          1    Covered              
        bin <op_inc,trans_00,trans_10>                    291          1    Covered              
        bin <op_dec,trans_00,zero[0]>                    3333          1    Covered              
        bin <op_shr,trans_00,zero[0]>                    1771          1    Covered              
        bin <op_shl,trans_00,zero[0]>                    1941          1    Covered              
        bin <op_shlc,trans_00,zero[0]>                   1916          1    Covered              
        bin <op_dec,trans_00,zero[1]>                      23          1    Covered              
        bin <op_shr,trans_00,zero[1]>                     168          1    Covered              
        bin <op_shl,trans_00,zero[1]>                     196          1    Covered              
        bin <op_shlc,trans_00,zero[1]>                    204          1    Covered              
        bin <op_dec,trans_00,trans_00>                   3112          1    Covered              
        bin <op_shr,trans_00,trans_00>                   1659          1    Covered              
        bin <op_shl,trans_00,trans_00>                   1798          1    Covered              
        bin <op_shlc,trans_00,trans_00>                  1793          1    Covered              
        bin <op_dec,trans_00,trans_01>                     20          1    Covered              
        bin <op_shr,trans_00,trans_01>                    124          1    Covered              
        bin <op_shl,trans_00,trans_01>                    144          1    Covered              
        bin <op_shlc,trans_00,trans_01>                   147          1    Covered              
        bin <op_dec,trans_00,trans_10>                    221          1    Covered              
        bin <op_shr,trans_00,trans_10>                    112          1    Covered              
        bin <op_shl,trans_00,trans_10>                    143          1    Covered              
        bin <op_shlc,trans_00,trans_10>                   123          1    Covered              
        bin <op_dec,trans_00,trans_11>                      3          1    Covered              
        bin <op_shr,trans_00,trans_11>                     44          1    Covered              
        bin <op_shl,trans_00,trans_11>                     52          1    Covered              
        bin <op_shlc,trans_00,trans_11>                    57          1    Covered              
        bin <op_shrc,trans_00,zero[0]>                   1804          1    Covered              
        bin <op_shrc,trans_00,zero[1]>                    189          1    Covered              
        bin <op_shrc,trans_00,trans_00>                  1687          1    Covered              
        bin <op_shrc,trans_00,trans_01>                   148          1    Covered              
        bin <op_shrc,trans_00,trans_10>                   117          1    Covered              
        bin <op_shrc,trans_00,trans_11>                    41          1    Covered              
        bin <op_add,trans_01,zero[0]>                    1462          1    Covered              
        bin <op_addc,trans_01,zero[0]>                   1335          1    Covered              
        bin <op_add,trans_01,zero[1]>                       6          1    Covered              
        bin <op_addc,trans_01,zero[1]>                      8          1    Covered              
        bin <op_add,trans_01,trans_00>                   1358          1    Covered              
        bin <op_addc,trans_01,trans_00>                  1246          1    Covered              
        bin <op_add,trans_01,trans_01>                      5          1    Covered              
        bin <op_addc,trans_01,trans_01>                     6          1    Covered              
        bin <op_add,trans_01,trans_10>                    104          1    Covered              
        bin <op_addc,trans_01,trans_10>                    89          1    Covered              
        bin <op_add,trans_01,trans_11>                      1          1    Covered              
        bin <op_addc,trans_01,trans_11>                     2          1    Covered              
        bin <op_sub,trans_01,zero[0]>                    1524          1    Covered              
        bin <op_subc,trans_01,zero[0]>                   1568          1    Covered              
        bin <op_sub,trans_01,trans_00>                   1424          1    Covered              
        bin <op_subc,trans_01,trans_00>                  1444          1    Covered              
        bin <op_sub,trans_01,trans_10>                    100          1    Covered              
        bin <op_subc,trans_01,trans_10>                   124          1    Covered              
        bin <op_comp,trans_01,zero[0]>                   1495          1    Covered              
        bin <op_comp,trans_01,trans_00>                  1371          1    Covered              
        bin <op_comp,trans_01,trans_10>                   124          1    Covered              
        bin <op_inc,trans_01,zero[1]>                      60          1    Covered              
        bin <op_inc,trans_01,trans_01>                     56          1    Covered              
        bin <op_inc,trans_01,trans_11>                      4          1    Covered              
        bin <op_dec,trans_01,zero[0]>                     205          1    Covered              
        bin <op_dec,trans_01,trans_00>                    157          1    Covered              
        bin <op_dec,trans_01,trans_10>                     48          1    Covered              
        bin <op_shl,trans_01,zero[0]>                    1424          1    Covered              
        bin <op_shl,trans_01,zero[1]>                       4          1    Covered              
        bin <op_shl,trans_01,trans_00>                   1307          1    Covered              
        bin <op_shl,trans_01,trans_01>                      3          1    Covered              
        bin <op_shl,trans_01,trans_10>                    117          1    Covered              
        bin <op_shl,trans_01,trans_11>                      1          1    Covered              
        bin <op_shr,trans_01,zero[0]>                    1513          1    Covered              
        bin <op_shlc,trans_01,zero[0]>                   1400          1    Covered              
        bin <op_shr,trans_01,zero[1]>                      30          1    Covered              
        bin <op_shlc,trans_01,zero[1]>                      5          1    Covered              
        bin <op_shr,trans_01,trans_00>                   1403          1    Covered              
        bin <op_shlc,trans_01,trans_00>                  1287          1    Covered              
        bin <op_shr,trans_01,trans_01>                     28          1    Covered              
        bin <op_shlc,trans_01,trans_01>                     5          1    Covered              
        bin <op_shr,trans_01,trans_10>                    110          1    Covered              
        bin <op_shlc,trans_01,trans_10>                   113          1    Covered              
        bin <op_shr,trans_01,trans_11>                      2          1    Covered              
        bin <op_shrc,trans_01,zero[0]>                   1429          1    Covered              
        bin <op_shrc,trans_01,zero[1]>                     26          1    Covered              
        bin <op_shrc,trans_01,trans_00>                  1318          1    Covered              
        bin <op_shrc,trans_01,trans_01>                    23          1    Covered              
        bin <op_shrc,trans_01,trans_10>                   111          1    Covered              
        bin <op_shrc,trans_01,trans_11>                     3          1    Covered              
        bin <op_and,trans_10,zero[0]>                    1164          1    Covered              
        bin <op_or,trans_10,zero[0]>                     1200          1    Covered              
        bin <op_and,trans_10,zero[1]>                     151          1    Covered              
        bin <op_or,trans_10,zero[1]>                       12          1    Covered              
        bin <op_and,trans_10,trans_00>                   1155          1    Covered              
        bin <op_or,trans_10,trans_00>                    1185          1    Covered              
        bin <op_and,trans_10,trans_01>                    145          1    Covered              
        bin <op_or,trans_10,trans_01>                      12          1    Covered              
        bin <op_and,trans_10,trans_10>                      9          1    Covered              
        bin <op_or,trans_10,trans_10>                      15          1    Covered              
        bin <op_and,trans_10,trans_11>                      6          1    Covered              
        bin <op_xor,trans_10,zero[0]>                    1077          1    Covered              
        bin <op_sub,trans_10,zero[0]>                     562          1    Covered              
        bin <op_not,trans_10,zero[0]>                    1224          1    Covered              
        bin <op_subc,trans_10,zero[0]>                    521          1    Covered              
        bin <op_xor,trans_10,zero[1]>                     170          1    Covered              
        bin <op_sub,trans_10,zero[1]>                     172          1    Covered              
        bin <op_not,trans_10,zero[1]>                      23          1    Covered              
        bin <op_subc,trans_10,zero[1]>                      2          1    Covered              
        bin <op_xor,trans_10,trans_00>                   1069          1    Covered              
        bin <op_sub,trans_10,trans_00>                    561          1    Covered              
        bin <op_not,trans_10,trans_00>                   1211          1    Covered              
        bin <op_subc,trans_10,trans_00>                   512          1    Covered              
        bin <op_xor,trans_10,trans_01>                    170          1    Covered              
        bin <op_sub,trans_10,trans_01>                    171          1    Covered              
        bin <op_not,trans_10,trans_01>                     22          1    Covered              
        bin <op_subc,trans_10,trans_01>                     1          1    Covered              
        bin <op_xor,trans_10,trans_10>                      8          1    Covered              
        bin <op_sub,trans_10,trans_10>                      1          1    Covered              
        bin <op_not,trans_10,trans_10>                     13          1    Covered              
        bin <op_subc,trans_10,trans_10>                     9          1    Covered              
        bin <op_sub,trans_10,trans_11>                      1          1    Covered              
        bin <op_not,trans_10,trans_11>                      1          1    Covered              
        bin <op_subc,trans_10,trans_11>                     1          1    Covered              
        bin <op_add,trans_10,zero[0]>                     691          1    Covered              
        bin <op_comp,trans_10,zero[0]>                    552          1    Covered              
        bin <op_add,trans_10,zero[1]>                      11          1    Covered              
        bin <op_comp,trans_10,zero[1]>                    155          1    Covered              
        bin <op_add,trans_10,trans_00>                    682          1    Covered              
        bin <op_comp,trans_10,trans_00>                   547          1    Covered              
        bin <op_add,trans_10,trans_01>                     11          1    Covered              
        bin <op_comp,trans_10,trans_01>                   154          1    Covered              
        bin <op_add,trans_10,trans_10>                      9          1    Covered              
        bin <op_comp,trans_10,trans_10>                     5          1    Covered              
        bin <op_comp,trans_10,trans_11>                     1          1    Covered              
        bin <op_addc,trans_10,zero[0]>                    694          1    Covered              
        bin <op_inc,trans_10,zero[0]>                    1209          1    Covered              
        bin <op_addc,trans_10,trans_00>                   686          1    Covered              
        bin <op_inc,trans_10,trans_00>                   1196          1    Covered              
        bin <op_addc,trans_10,trans_10>                     8          1    Covered              
        bin <op_inc,trans_10,trans_10>                     13          1    Covered              
        bin <op_dec,trans_10,zero[0]>                    1125          1    Covered              
        bin <op_shl,trans_10,zero[0]>                     632          1    Covered              
        bin <op_dec,trans_10,zero[1]>                      15          1    Covered              
        bin <op_shl,trans_10,zero[1]>                      62          1    Covered              
        bin <op_dec,trans_10,trans_00>                   1119          1    Covered              
        bin <op_shl,trans_10,trans_00>                    625          1    Covered              
        bin <op_dec,trans_10,trans_01>                     15          1    Covered              
        bin <op_shl,trans_10,trans_01>                     60          1    Covered              
        bin <op_dec,trans_10,trans_10>                      6          1    Covered              
        bin <op_shl,trans_10,trans_10>                      7          1    Covered              
        bin <op_shl,trans_10,trans_11>                      2          1    Covered              
        bin <op_shr,trans_10,zero[0]>                     646          1    Covered              
        bin <op_shr,trans_10,zero[1]>                      48          1    Covered              
        bin <op_shr,trans_10,trans_00>                    639          1    Covered              
        bin <op_shr,trans_10,trans_01>                     46          1    Covered              
        bin <op_shr,trans_10,trans_10>                      7          1    Covered              
        bin <op_shr,trans_10,trans_11>                      2          1    Covered              
        bin <op_shlc,trans_10,zero[0]>                    681          1    Covered              
        bin <op_shlc,trans_10,trans_00>                   673          1    Covered              
        bin <op_shlc,trans_10,trans_10>                     8          1    Covered              
        bin <op_shrc,trans_10,zero[0]>                    695          1    Covered              
        bin <op_shrc,trans_10,trans_00>                   691          1    Covered              
        bin <op_shrc,trans_10,trans_10>                     4          1    Covered              
        bin <op_nop,trans_11,zero[0]>                    1230          1    Covered              
        bin <op_jump,trans_11,zero[0]>                   1264          1    Covered              
        bin <op_loadi,trans_11,zero[0]>                  1223          1    Covered              
        bin <op_jumpc,trans_11,zero[0]>                  1250          1    Covered              
        bin <op_nop,trans_11,zero[1]>                       8          1    Covered              
        bin <op_jump,trans_11,zero[1]>                     20          1    Covered              
        bin <op_loadi,trans_11,zero[1]>                    13          1    Covered              
        bin <op_jumpc,trans_11,zero[1]>                    17          1    Covered              
        bin <op_nop,trans_11,trans_00>                   1230          1    Covered              
        bin <op_jump,trans_11,trans_00>                  1264          1    Covered              
        bin <op_loadi,trans_11,trans_00>                 1223          1    Covered              
        bin <op_jumpc,trans_11,trans_00>                 1250          1    Covered              
        bin <op_nop,trans_11,trans_11>                      8          1    Covered              
        bin <op_jump,trans_11,trans_11>                    20          1    Covered              
        bin <op_loadi,trans_11,trans_11>                   13          1    Covered              
        bin <op_jumpc,trans_11,trans_11>                   17          1    Covered              
        bin <op_jumpz,trans_11,zero[0]>                  1240          1    Covered              
        bin <op_move,trans_11,zero[0]>                   1211          1    Covered              
        bin <op_jumpz,trans_11,zero[1]>                    16          1    Covered              
        bin <op_move,trans_11,zero[1]>                      9          1    Covered              
        bin <op_jumpz,trans_11,trans_00>                 1240          1    Covered              
        bin <op_move,trans_11,trans_00>                  1211          1    Covered              
        bin <op_jumpz,trans_11,trans_11>                   16          1    Covered              
        bin <op_move,trans_11,trans_11>                     9          1    Covered              
        bin <op_add,trans_11,zero[0]>                     525          1    Covered              
        bin <op_addc,trans_11,zero[0]>                    576          1    Covered              
        bin <op_add,trans_11,zero[1]>                       1          1    Covered              
        bin <op_addc,trans_11,zero[1]>                      4          1    Covered              
        bin <op_add,trans_11,trans_00>                    521          1    Covered              
        bin <op_addc,trans_11,trans_00>                   574          1    Covered              
        bin <op_add,trans_11,trans_01>                      1          1    Covered              
        bin <op_addc,trans_11,trans_01>                     4          1    Covered              
        bin <op_add,trans_11,trans_10>                      4          1    Covered              
        bin <op_addc,trans_11,trans_10>                     2          1    Covered              
        bin <op_sub,trans_11,zero[0]>                     524          1    Covered              
        bin <op_sub,trans_11,trans_00>                    520          1    Covered              
        bin <op_sub,trans_11,trans_10>                      4          1    Covered              
        bin <op_subc,trans_11,zero[0]>                    682          1    Covered              
        bin <op_subc,trans_11,zero[1]>                      2          1    Covered              
        bin <op_subc,trans_11,trans_00>                   674          1    Covered              
        bin <op_subc,trans_11,trans_01>                     2          1    Covered              
        bin <op_subc,trans_11,trans_10>                     8          1    Covered              
        bin <op_comp,trans_11,zero[0]>                    512          1    Covered              
        bin <op_comp,trans_11,trans_00>                   505          1    Covered              
        bin <op_comp,trans_11,trans_10>                     7          1    Covered              
        bin <op_inc,trans_11,zero[1]>                      34          1    Covered              
        bin <op_inc,trans_11,trans_01>                     32          1    Covered              
        bin <op_inc,trans_11,trans_11>                      2          1    Covered              
        bin <op_dec,trans_11,zero[0]>                      54          1    Covered              
        bin <op_dec,trans_11,trans_00>                     50          1    Covered              
        bin <op_dec,trans_11,trans_10>                      4          1    Covered              
        bin <op_shl,trans_11,zero[0]>                     537          1    Covered              
        bin <op_shl,trans_11,zero[1]>                       3          1    Covered              
        bin <op_shl,trans_11,trans_00>                    530          1    Covered              
        bin <op_shl,trans_11,trans_01>                      3          1    Covered              
        bin <op_shl,trans_11,trans_10>                      7          1    Covered              
        bin <op_shr,trans_11,zero[0]>                     523          1    Covered              
        bin <op_shr,trans_11,zero[1]>                       8          1    Covered              
        bin <op_shr,trans_11,trans_00>                    519          1    Covered              
        bin <op_shr,trans_11,trans_01>                      8          1    Covered              
        bin <op_shr,trans_11,trans_10>                      4          1    Covered              
        bin <op_shlc,trans_11,zero[0]>                    516          1    Covered              
        bin <op_shlc,trans_11,trans_00>                   509          1    Covered              
        bin <op_shlc,trans_11,trans_10>                     7          1    Covered              
        bin <op_shrc,trans_11,zero[0]>                    541          1    Covered              
        bin <op_shrc,trans_11,trans_00>                   535          1    Covered              
        bin <op_shrc,trans_11,trans_10>                     6          1    Covered              
        illegal_bin no_zero_change                          0               ZERO                 
        illegal_bin no_carry_change                         0               ZERO                 
        illegal_bin carry_not_zero                          0               ZERO                 
        illegal_bin inc_carry_and_zero                      0               ZERO                 
        illegal_bin carry_and_zero_1                        0               ZERO                 
        illegal_bin subc                                    0               ZERO                 
        illegal_bin addc                                    0               ZERO                 
        illegal_bin shl_shlc                                0               ZERO                 
        bin <op_subc,carry[1],trans_11>                     0          1    ZERO                 
        bin <op_shlc,carry[1],trans_11>                     0          1    ZERO                 
        bin <op_shlc,trans_01,trans_11>                     0          1    ZERO                 
        bin <op_or,trans_10,trans_11>                       0          1    ZERO                 
        bin <op_xor,trans_10,trans_11>                      0          1    ZERO                 
        bin <op_add,trans_10,trans_11>                      0          1    ZERO                 
        bin <op_dec,trans_10,trans_11>                      0          1    ZERO                 
        bin <op_add,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_addc,trans_11,trans_11>                     0          1    ZERO                 
        bin <op_subc,trans_11,trans_11>                     0          1    ZERO                 
        bin <op_shl,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_shr,trans_11,trans_11>                      0          1    ZERO                 

TOTAL COVERGROUP COVERAGE: 99.7%  COVERGROUP TYPES: 1
