git clone --depth 1 --no-tags https://github.com/HANSAWOOL/MARtiz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157513690
git clone --depth 1 --no-tags https://github.com/FurlanV/MIPS-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155641128
git clone --depth 1 --no-tags https://github.com/imbafrank/CSEE-4823-Project-18F-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157433143
git clone --depth 1 --no-tags https://github.com/MarceloFCandido/mesi-cache-coherence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157109652
git clone --depth 1 --no-tags https://github.com/lionellloh/ArithmethicLogicUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155248817
git clone --depth 1 --no-tags https://github.com/MarcusXing/openarty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153703824
git clone --depth 1 --no-tags https://github.com/RainbowLinLin/CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153783354
git clone --depth 1 --no-tags https://github.com/LuletterSoul/2018-2019-1-HCD-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153481591
git clone --depth 1 --no-tags https://github.com/Matoro17/PBL-CD-2017-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153640718
git clone --depth 1 --no-tags https://github.com/Prekshita/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154924039
git clone --depth 1 --no-tags https://github.com/KaraThrash/341p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155619769
git clone --depth 1 --no-tags https://github.com/gcgloven/16-bit-alu-1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155462325
git clone --depth 1 --no-tags https://github.com/americast/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156083079
git clone --depth 1 --no-tags https://github.com/bmales/Intel-Arria_V-FPGA-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154956767
git clone --depth 1 --no-tags https://github.com/Breakkk/zzcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155062704
git clone --depth 1 --no-tags https://github.com/dtcan/bomberman-de1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157248654
git clone --depth 1 --no-tags https://github.com/kirra-cat/NIOS_II_LedBlink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156434848
git clone --depth 1 --no-tags https://github.com/KazumaHanada/my_first_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156198372
git clone --depth 1 --no-tags https://github.com/MTamara95/asinhroni_brojaci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156536639
git clone --depth 1 --no-tags https://github.com/LiliaLobato/Lobato_Pipeline_Tarea_AC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157492959
git clone --depth 1 --no-tags https://github.com/jadenreimer/FPGA-Guitar-Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156782706
git clone --depth 1 --no-tags https://github.com/Crazy-wishes/pwm3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156698383
git clone --depth 1 --no-tags https://github.com/mungsoo/MIPS-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157048029
git clone --depth 1 --no-tags https://github.com/petermaksymo/Space-Invaders-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157123160
git clone --depth 1 --no-tags https://github.com/franciscotis/Microarquitetura-with-IOT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157220076
git clone --depth 1 --no-tags https://github.com/NeilNie/Counters_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157494568
git clone --depth 1 --no-tags https://github.com/margaretsands/6111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157615291
git clone --depth 1 --no-tags https://github.com/marwanj/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154028683
git clone --depth 1 --no-tags https://github.com/TomaAndreea97/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154034541
git clone --depth 1 --no-tags https://github.com/bieging/mpp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154222140
git clone --depth 1 --no-tags https://github.com/kabilanmohanraj/furry_waffle_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152961849
git clone --depth 1 --no-tags https://github.com/bkchan96/ECE4305Lab9a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154559852
git clone --depth 1 --no-tags https://github.com/c-thao/cecs460.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153406443
git clone --depth 1 --no-tags https://github.com/NSEE/SimuCam_Development_Data_Transmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153323140
git clone --depth 1 --no-tags https://github.com/SJSU-CMPE-264/group-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153371462
git clone --depth 1 --no-tags https://github.com/u1071673/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154745650
git clone --depth 1 --no-tags https://github.com/fluorine21/Max-10-Single-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154707039
git clone --depth 1 --no-tags https://github.com/rua0/ECE559_Coder_Interleaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153324102
git clone --depth 1 --no-tags https://github.com/BelleL/shreeyam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153555202
git clone --depth 1 --no-tags https://github.com/anil-adepu/VLSI_Lab_Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154369672
git clone --depth 1 --no-tags https://github.com/WilliamCadenas21/Nios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154373537
git clone --depth 1 --no-tags https://github.com/kelayamatoz/A10FringeDoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155332858
git clone --depth 1 --no-tags https://github.com/harrisr8/MIPS-32-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157486634
git clone --depth 1 --no-tags https://github.com/bpkempke/mrr-gateway-genesys2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157235700
git clone --depth 1 --no-tags https://github.com/Austinsuyoyo/DE1SoC_Voltage_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152883307
git clone --depth 1 --no-tags https://github.com/deekshithkrishnegowda/Design-and-verification-of-4Kx128-synchronous-dual-port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152834010
git clone --depth 1 --no-tags https://github.com/BaoAdrian/seven-segment-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152922421
git clone --depth 1 --no-tags https://github.com/Snowysani/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153016577
git clone --depth 1 --no-tags https://github.com/deepaksrini01/I2C-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156061594
git clone --depth 1 --no-tags https://github.com/grand3110/16_bit_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155403227
git clone --depth 1 --no-tags https://github.com/concavegit/multicycle-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156408171
git clone --depth 1 --no-tags https://github.com/Gonhok/2017_LC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156312011
git clone --depth 1 --no-tags https://github.com/Nice-Try/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157137613
git clone --depth 1 --no-tags https://github.com/DrNemo1571497/Verillog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157137615
git clone --depth 1 --no-tags https://github.com/ivanpiatak/BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154707145
git clone --depth 1 --no-tags https://github.com/bryanta0585/CSE401_Lab_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154370585
git clone --depth 1 --no-tags https://github.com/junqiyang/FPGA_XEON_SAMPLE_TOY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154419062
git clone --depth 1 --no-tags https://github.com/SunLibo33/TimingClosure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153855948
git clone --depth 1 --no-tags https://github.com/MIPS32-CPU/MIPS32-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154255854
git clone --depth 1 --no-tags https://github.com/GkHabib/MatrixMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155297252
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tpf-team-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155077251
git clone --depth 1 --no-tags https://github.com/jody1999/50.002-1D-mojo-16bitsALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155168694
git clone --depth 1 --no-tags https://github.com/LiliaLobato/Lobato_Naciff_AC_Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155242567
git clone --depth 1 --no-tags https://github.com/DmitriiVekshin/VERILOG_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154973453
git clone --depth 1 --no-tags https://github.com/DinuDiana/Spectrum-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154723347
git clone --depth 1 --no-tags https://github.com/satooooshi/se345.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154782266
git clone --depth 1 --no-tags https://github.com/cl344/Pac-Man-Verilog-FPGA-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154861051
git clone --depth 1 --no-tags https://github.com/MelonieH/7381project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155476592
git clone --depth 1 --no-tags https://github.com/jmhen/16_bit_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155476932
git clone --depth 1 --no-tags https://github.com/habroland/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155511264
git clone --depth 1 --no-tags https://github.com/Ateeb123/Lab08---Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155515565
git clone --depth 1 --no-tags https://github.com/hisni/CO224.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156081984
git clone --depth 1 --no-tags https://github.com/muazkurt/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154398904
git clone --depth 1 --no-tags https://github.com/AMITROY71/Digital-Clock-interfacing-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153355733
git clone --depth 1 --no-tags https://github.com/qjwzyyqj/cp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156471201
git clone --depth 1 --no-tags https://github.com/my-rubber-toe/mips_microprocesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157256590
git clone --depth 1 --no-tags https://github.com/Leheuvade/ProcessorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157378326
git clone --depth 1 --no-tags https://github.com/Lizhmq/Humbird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157244602
git clone --depth 1 --no-tags https://github.com/gracegan0116/pac-man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157135154
git clone --depth 1 --no-tags https://github.com/LucasAlva/EECS301FPGALAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157269954
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Kintex_UltraScale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157172556
git clone --depth 1 --no-tags https://github.com/BaoliangZhang/My_Git_2018_11_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156993060
git clone --depth 1 --no-tags https://github.com/anushadatar/CompArch-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157096154
git clone --depth 1 --no-tags https://github.com/HeronZhang/cpu.srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156973254
git clone --depth 1 --no-tags https://github.com/pwmarcz/fpga-chip8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160424330
git clone --depth 1 --no-tags https://github.com/hrvach/fpg1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161706166
git clone --depth 1 --no-tags https://github.com/1801BM1/cpu11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158920810
git clone --depth 1 --no-tags https://github.com/tomverbeure/panologic-g2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160108509
git clone --depth 1 --no-tags https://github.com/PulseRain/Reindeer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158824477
git clone --depth 1 --no-tags https://github.com/osresearch/up5k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161929784
git clone --depth 1 --no-tags https://github.com/ZipCPU/qspiflash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158776833
git clone --depth 1 --no-tags https://github.com/ac-optimus/Convolution-using-systolic-arrays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157689455
git clone --depth 1 --no-tags https://github.com/furrtek/Neogeo_MiSTer_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161275071
git clone --depth 1 --no-tags https://github.com/tomtor/HDL-deflate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161908835
git clone --depth 1 --no-tags https://github.com/Grootzz/AD9361_TX_MSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161033261
git clone --depth 1 --no-tags https://github.com/lulinchen/face_detect_open.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159630621
git clone --depth 1 --no-tags https://github.com/WarwickEPR/RePLIA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158376381
git clone --depth 1 --no-tags https://github.com/howardlau1999/flapga-mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158006463
git clone --depth 1 --no-tags https://github.com/blackmesalabs/s7_mini_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158723370
git clone --depth 1 --no-tags https://github.com/BlusLiu/Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157644093
