__NOTOC__
= Register Regions =

{|class="wikitable"
! register region !! base address !! description
|-
| [[#Unhandled|Unhandled]]||align="right"|NA ||
|-
| [[#A2W|A2W]]||align="right"|0x7e102000 ||
|-
| [[#APERF0|APERF0]]||align="right"|0x7e009800 ||
|-
| [[#APERF1|APERF1]]||align="right"|0x7ee08000 ||
|-
| [[#APHY_CSR|APHY_CSR]]||align="right"|0x7ee06000 ||
|-
| [[#ASB|ASB]]||align="right"|0x7e00a000 ||
|-
| [[#AVE_IN|AVE_IN]]||align="right"|0x7e910000 ||
|-
| [[#AVE_OUT|AVE_OUT]]||align="right"|0x7e240000 ||
|-
| [[#CAM0|CAM0]]||align="right"|0x7e800000 ||
|-
| [[#CAM1|CAM1]]||align="right"|0x7e801000 ||
|-
| [[#CCP2TX|CCP2TX]]||align="right"|0x7e001000 ||
|-
| [[#CM|CM]]||align="right"|0x7e101000 ||
|-
| [[#CMI|CMI]]||align="right"|0x7e802000 ||
|-
| [[#CPG|CPG]]||align="right"|0x7e211000 ||
|-
| [[#DMA|DMA]]||align="right"|0x7e007fe0 ||
|-
| [[#DMA0|DMA0]]||align="right"|0x7e007000 ||
|-
| [[#DMA1|DMA1]]||align="right"|0x7e007100 ||
|-
| [[#DMA10|DMA10]]||align="right"|0x7e007a00 ||
|-
| [[#DMA11|DMA11]]||align="right"|0x7e007b00 ||
|-
| [[#DMA12|DMA12]]||align="right"|0x7e007c00 ||
|-
| [[#DMA13|DMA13]]||align="right"|0x7e007d00 ||
|-
| [[#DMA14|DMA14]]||align="right"|0x7e007e00 ||
|-
| [[#DMA15|DMA15]]||align="right"|0x7ee05000 ||
|-
| [[#DMA2|DMA2]]||align="right"|0x7e007200 ||
|-
| [[#DMA3|DMA3]]||align="right"|0x7e007300 ||
|-
| [[#DMA4|DMA4]]||align="right"|0x7e007400 ||
|-
| [[#DMA5|DMA5]]||align="right"|0x7e007500 ||
|-
| [[#DMA6|DMA6]]||align="right"|0x7e007600 ||
|-
| [[#DMA7|DMA7]]||align="right"|0x7e007700 ||
|-
| [[#DMA8|DMA8]]||align="right"|0x7e007800 ||
|-
| [[#DMA9|DMA9]]||align="right"|0x7e007900 ||
|-
| [[#DPHY_CSR|DPHY_CSR]]||align="right"|0x7ee07000 ||
|-
| [[#DPI|DPI]]||align="right"|0x7e208000 ||
|-
| [[#DSI0|DSI0]]||align="right"|0x7e209000 ||
|-
| [[#DSI1|DSI1]]||align="right"|0x7e700000 ||
|-
| [[#EMMC|EMMC]]||align="right"|0x7e300000 ||
|-
| [[#FPGA|FPGA]]||align="right"|0x7e20b600 ||
|-
| [[#FPGA_A0|FPGA_A0]]||align="right"|0x7e213000 ||
|-
| [[#FPGA_B0|FPGA_B0]]||align="right"|0x7e214000 ||
|-
| [[#FPGA_MB|FPGA_MB]]||align="right"|0x7e20b700 ||
|-
| [[#GP|GP]]||align="right"|0x7e200000 ||
|-
| [[#H264|H264]]||align="right"|0x7f000000 ||
|-
| [[#HD|HD]]||align="right"|0x7e808000 ||
|-
| [[#HDCP|HDCP]]||align="right"|0x7e809000 ||
|-
| [[#HDMI|HDMI]]||align="right"|0x7e902000 ||
|-
| [[#I2C0|I2C0]]||align="right"|0x7e205000 ||
|-
| [[#I2C1|I2C1]]||align="right"|0x7e804000 ||
|-
| [[#I2C2|I2C2]]||align="right"|0x7e805000 ||
|-
| [[#I2C_SPI_SLV|I2C_SPI_SLV]]||align="right"|0x7e214000 ||
|-
| [[#IC0|IC0]]||align="right"|0x7e002000 ||
|-
| [[#IC1|IC1]]||align="right"|0x7e002800 ||
|-
| [[#ISP|ISP]]||align="right"|0x7ea00000 ||
|-
| [[#JP|JP]]||align="right"|0x7e005000 ||
|-
| [[#L1|L1]]||align="right"|0x7ee02000 ||
|-
| [[#L2|L2]]||align="right"|0x7ee01000 ||
|-
| [[#MPHI|MPHI]]||align="right"|0x7e006000 ||
|-
| [[#MS|MS]]||align="right"|0x7e000000 ||
|-
| [[#NU|NU]]||align="right"|0x7e008000 ||
|-
| [[#OTP|OTP]]||align="right"|0x7e20f000 ||
|-
| [[#PCM|PCM]]||align="right"|0x7e203000 ||
|-
| [[#PIARBCTL|PIARBCTL]]||align="right"|0x7e80a000 ||
|-
| [[#PIXELVALVE0|PIXELVALVE0]]||align="right"|0x7e206000 ||
|-
| [[#PIXELVALVE1|PIXELVALVE1]]||align="right"|0x7e207000 ||
|-
| [[#PIXELVALVE2|PIXELVALVE2]]||align="right"|0x7e807000 ||
|-
| [[#PM|PM]]||align="right"|0x7e100000 ||
|-
| [[#PRM|PRM]]||align="right"|0x7e20d000 ||
|-
| [[#PWM|PWM]]||align="right"|0x7e20c000 ||
|-
| [[#RNG|RNG]]||align="right"|0x7e104000 ||
|-
| [[#SCALER|SCALER]]||align="right"|0x7e400000 ||
|-
| [[#SD|SD]]||align="right"|0x7ee00000 ||
|-
| [[#SH|SH]]||align="right"|0x7e202000 ||
|-
| [[#SLIM|SLIM]]||align="right"|0x7e210000 ||
|-
| [[#SMI|SMI]]||align="right"|0x7e600000 ||
|-
| [[#SPI|SPI]]||align="right"|0x7e204000 ||
|-
| [[#ST|ST]]||align="right"|0x7e003000 ||
|-
| [[#SYSAC|SYSAC]]||align="right"|0x7e009000 ||
|-
| [[#TB|TB]]||align="right"|0x7e20b000 ||
|-
| [[#TE|TE]]||align="right"|0x7e20e000 ||
|-
| [[#TS|TS]]||align="right"|0x7e212000 ||
|-
| [[#TXP|TXP]]||align="right"|0x7e004000 ||
|-
| [[#USB|USB]]||align="right"|0x7e980000 ||
|-
| [[#V3D|V3D]]||align="right"|0x7ec00000 ||
|-
| [[#VEC|VEC]]||align="right"|0x7e806000 ||
|-
| [[#VPU_ARB_CTRL|VPU_ARB_CTRL]]||align="right"|0x7ee04000 ||
|}
= Register Regions =

= Unhandled =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || NA ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| ACIS_DMA || UNKNOWN ||
|-
| AC_HUFFTABLE_OFFSET || MACRO ||
|-
| AC_MAXCTABLE_OFFSET || MACRO ||
|-
| AC_OSETTABLE_OFFSET || MACRO ||
|-
| ADC_DMA || UNKNOWN ||
|-
| ADDRESS_EXTERNAL || MACRO ||
|-
| ALIAS_ANY_NONALLOCATING || MACRO ||
|-
| ALIAS_COHERENT || MACRO ||
|-
| ALIAS_DIRECT || MACRO ||
|-
| ALIAS_NORMAL || MACRO ||
|-
| ALIAS_STREAMING || MACRO ||
|-
| AM_DB_MEMPRI || UNKNOWN ||
|-
| AM_DB_PERPRI || UNKNOWN ||
|-
| AM_HO_MEMPRI || UNKNOWN ||
|-
| AM_HO_PERPRI || UNKNOWN ||
|-
| AM_HVSM_PRI || UNKNOWN ||
|-
| AM_VP_L2_PRI || UNKNOWN ||
|-
| AM_VP_PERPRI || UNKNOWN ||
|-
| AM_VP_UC_PRI || UNKNOWN ||
|-
| BIT_STREAM_DMA || UNKNOWN ||
|-
| BOOTROM_BASE_ADDRESS || UNKNOWN ||
|-
| BOOTROM_BRCTL || UNKNOWN ||
|-
| BOOTROM_RAM_LENGTH || UNKNOWN ||
|-
| BOOTROM_RAM_START || UNKNOWN ||
|-
| BOOTROM_ROM_LENGTH || UNKNOWN ||
|-
| BOOTROM_ROM_START || UNKNOWN ||
|-
| CAM_DMA || UNKNOWN ||
|-
| CDP_DEBUG0 || UNKNOWN ||
|-
| CDP_DEBUG1 || UNKNOWN ||
|-
| CDP_PHYC || UNKNOWN ||
|-
| CDP_PHYTSTDAT || UNKNOWN ||
|-
| CGMSAE_BOT_CONTROL || UNKNOWN ||
|-
| CGMSAE_BOT_DATA || UNKNOWN ||
|-
| CGMSAE_BOT_FORMAT || UNKNOWN ||
|-
| CGMSAE_RESET || UNKNOWN ||
|-
| CGMSAE_REVID || UNKNOWN ||
|-
| CGMSAE_TOP_CONTROL || UNKNOWN ||
|-
| CGMSAE_TOP_DATA || UNKNOWN ||
|-
| CGMSAE_TOP_FORMAT || UNKNOWN ||
|-
| CRYPTO_IP_DMA || UNKNOWN ||
|-
| CRYPTO_ISR || UNKNOWN ||
|-
| CRYPTO_ISR_RNG_INT || UNKNOWN ||
|-
| CRYPTO_OP_DMA || UNKNOWN ||
|-
| CSI2_DTOV0 || UNKNOWN ||
|-
| CSI2_DTOV1 || UNKNOWN ||
|-
| CSI2_DTOV_x || MACRO ||
|-
| CSI2_RBC0 || UNKNOWN ||
|-
| CSI2_RBC1 || UNKNOWN ||
|-
| CSI2_RBC_x || MACRO ||
|-
| CSI2_RC || UNKNOWN ||
|-
| CSI2_RC0 || UNKNOWN ||
|-
| CSI2_RC1 || UNKNOWN ||
|-
| CSI2_RC_x || MACRO ||
|-
| CSI2_RDEA0 || UNKNOWN ||
|-
| CSI2_RDEA1 || UNKNOWN ||
|-
| CSI2_RDEA_x || MACRO ||
|-
| CSI2_RDLS || UNKNOWN ||
|-
| CSI2_RDS0 || UNKNOWN ||
|-
| CSI2_RDS1 || UNKNOWN ||
|-
| CSI2_RDSA0 || UNKNOWN ||
|-
| CSI2_RDSA1 || UNKNOWN ||
|-
| CSI2_RDSA_x || MACRO ||
|-
| CSI2_RDS_x || MACRO ||
|-
| CSI2_REA0 || UNKNOWN ||
|-
| CSI2_REA1 || UNKNOWN ||
|-
| CSI2_REA_x || MACRO ||
|-
| CSI2_RGSP || UNKNOWN ||
|-
| CSI2_RLS0 || UNKNOWN ||
|-
| CSI2_RLS1 || UNKNOWN ||
|-
| CSI2_RLS_x || MACRO ||
|-
| CSI2_RPC0 || UNKNOWN ||
|-
| CSI2_RPC1 || UNKNOWN ||
|-
| CSI2_RPC_x || MACRO ||
|-
| CSI2_RS || UNKNOWN ||
|-
| CSI2_RS0 || UNKNOWN ||
|-
| CSI2_RS1 || UNKNOWN ||
|-
| CSI2_RSA0 || UNKNOWN ||
|-
| CSI2_RSA1 || UNKNOWN ||
|-
| CSI2_RSA_x || MACRO ||
|-
| CSI2_RS_x || MACRO ||
|-
| CSI2_RWP0 || UNKNOWN ||
|-
| CSI2_RWP1 || UNKNOWN ||
|-
| CSI2_RWP_x || MACRO ||
|-
| CSI2_SRST || UNKNOWN ||
|-
| CSI2_THSCKTO || UNKNOWN ||
|-
| CSI2_THSSET || UNKNOWN ||
|-
| CSI2_THSSTO || UNKNOWN ||
|-
| CSI2_TREN || UNKNOWN ||
|-
| D1CACHE_BASE || UNKNOWN ||
|-
| DC_HUFFTABLE_OFFSET || MACRO ||
|-
| DC_MAXCTABLE_OFFSET || MACRO ||
|-
| DC_OSETTABLE_OFFSET || MACRO ||
|-
| DISP_DMA || UNKNOWN ||
|-
| DSI2_DMA || UNKNOWN ||
|-
| DSI_AFEC0 || UNKNOWN ||
|-
| DSI_AFEC1 || UNKNOWN ||
|-
| DSI_CMD_DATA_FIFO || UNKNOWN ||
|-
| DSI_CMD_PKTC || UNKNOWN ||
|-
| DSI_CMD_PKTH || UNKNOWN ||
|-
| DSI_CTRL || UNKNOWN ||
|-
| DSI_DISP0_CTRL || UNKNOWN ||
|-
| DSI_DISP1_CTRL || UNKNOWN ||
|-
| DSI_DMA || UNKNOWN ||
|-
| DSI_HSTX_TO_CNT || UNKNOWN ||
|-
| DSI_HS_CLT0 || UNKNOWN ||
|-
| DSI_HS_CLT1 || UNKNOWN ||
|-
| DSI_HS_CLT2 || UNKNOWN ||
|-
| DSI_HS_DLT3 || UNKNOWN ||
|-
| DSI_HS_DLT4 || UNKNOWN ||
|-
| DSI_HS_DLT5 || UNKNOWN ||
|-
| DSI_INT_ENABLE || UNKNOWN ||
|-
| DSI_INT_STATUS || UNKNOWN ||
|-
| DSI_LPRX_TO_CNT || UNKNOWN ||
|-
| DSI_LP_DLT6 || UNKNOWN ||
|-
| DSI_LP_DLT7 || UNKNOWN ||
|-
| DSI_PHY_CONTROL || UNKNOWN ||
|-
| DSI_PIX_FIFO || UNKNOWN ||
|-
| DSI_PR_TO_CNT || UNKNOWN ||
|-
| DSI_RX1_PKTH || UNKNOWN ||
|-
| DSI_RX2_PKTH || UNKNOWN ||
|-
| DSI_STAT || UNKNOWN ||
|-
| DSI_TA_TO_CNT || UNKNOWN ||
|-
| DSI_TST_MON || UNKNOWN ||
|-
| DSI_TST_SEL || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_CLRFLG_FETCHES || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_EVICTIONS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FETCHES || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FETCH_STALLS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FE_DISCARDED || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FE_HITS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FE_LINE_REQS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FE_MISSES || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FE_QUAD_REQS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_FE_UNUSED || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_LINE_FLUSHES || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_PBE_HITS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_PBE_MISSES || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_PBE_REQS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_PBE_STALLS || UNKNOWN ||
|-
| GROPCTR_FBC_CZ_UM_STALLS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_CLRFLG_FETCHES || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_EVICTIONS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_FETCHES || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_FETCH_STALLS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_FE_FETCHES || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_FE_HITS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_FE_MISSES || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_FE_REQS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_LINE_FLUSHES || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_PBE_HITS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_PBE_MISSES || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_PBE_REQS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_PBE_STALLS || UNKNOWN ||
|-
| GROPCTR_FBC_EZ_UM_STALLS || UNKNOWN ||
|-
| GROPCTR_FEINVALIDPIXELS || UNKNOWN ||
|-
| GROPCTR_FEPEZIDLE || UNKNOWN ||
|-
| GROPCTR_FEPEZRDY || UNKNOWN ||
|-
| GROPCTR_FESPMRDY || UNKNOWN ||
|-
| GROPCTR_FESPMSTALL || UNKNOWN ||
|-
| GROPCTR_FESTALLPREFETCH || UNKNOWN ||
|-
| GROPCTR_FEVALIDPRIMS || UNKNOWN ||
|-
| GROPCTR_FEVALIDQUADS || UNKNOWN ||
|-
| GROPCTR_FEZCULLEDQUADS || UNKNOWN ||
|-
| GROPCTR_FOVCLIPPEDPRIMS || UNKNOWN ||
|-
| GROPCTR_FOVCULLEDPRIMS || UNKNOWN ||
|-
| GROPCTR_NOFEPIXELPRIMS || UNKNOWN ||
|-
| GROPCTR_PBE_DEPTH_TEST_FAIL || UNKNOWN ||
|-
| GROPCTR_PBE_DPTH_STCL_PASS || UNKNOWN ||
|-
| GROPCTR_PBE_FE_STALLS || UNKNOWN ||
|-
| GROPCTR_PBE_STCL_TEST_FAIL || UNKNOWN ||
|-
| GROPCTR_REVCULLEDPRIMS || UNKNOWN ||
|-
| GROPCTR_TU0_AXI_REQ_FIFO_FULL || UNKNOWN ||
|-
| GROPCTR_TU0_CACHE_ACCESSES || UNKNOWN ||
|-
| GROPCTR_TU0_CACHE_MISSES || UNKNOWN ||
|-
| GROPCTR_TU0_CACHE_RCV_WAITS || UNKNOWN ||
|-
| GROPCTR_TU0_CACHE_REQ_STALLS || UNKNOWN ||
|-
| GROPCTR_TU0_CACHE_STALLS || UNKNOWN ||
|-
| GROPCTR_TU0_SAME_BANK_STALL || UNKNOWN ||
|-
| GROPCTR_TU0_SAME_SET_STALL || UNKNOWN ||
|-
| GROPCTR_TU1_AXI_REQ_FIFO_FULL || UNKNOWN ||
|-
| GROPCTR_TU1_CACHE_ACCESSES || UNKNOWN ||
|-
| GROPCTR_TU1_CACHE_MISSES || UNKNOWN ||
|-
| GROPCTR_TU1_CACHE_RCV_WAITS || UNKNOWN ||
|-
| GROPCTR_TU1_CACHE_REQ_STALLS || UNKNOWN ||
|-
| GROPCTR_TU1_CACHE_STALLS || UNKNOWN ||
|-
| GROPCTR_TU1_SAME_BANK_STALL || UNKNOWN ||
|-
| GROPCTR_TU1_SAME_SET_STALL || UNKNOWN ||
|-
| GRP_FDBGB || UNKNOWN ||
|-
| GRP_FDBGO || UNKNOWN ||
|-
| GRP_FDBGR || UNKNOWN ||
|-
| GRP_FDBGS || UNKNOWN ||
|-
| GRP_SDBG0 || UNKNOWN ||
|-
| GRS_DBGE || UNKNOWN ||
|-
| GRTMPM0_BASE || UNKNOWN ||
|-
| GRTMPM1_BASE || UNKNOWN ||
|-
| GRTMPM_MASK || UNKNOWN ||
|-
| GR_FBC_ADDR_MASK || UNKNOWN ||
|-
| GR_FBC_BASE || UNKNOWN ||
|-
| GR_FBC_DEBUG_ADDR_MASK || UNKNOWN ||
|-
| GR_FBC_DEBUG_BASE || UNKNOWN ||
|-
| GR_PPL_ADDR_MASK || UNKNOWN ||
|-
| GR_PPL_BASE || UNKNOWN ||
|-
| GR_PPL_DEBUG_ADDR_MASK || UNKNOWN ||
|-
| GR_PPL_DEBUG_BASE || UNKNOWN ||
|-
| GR_PSE_ADDR_MASK || UNKNOWN ||
|-
| GR_PSE_BASE || UNKNOWN ||
|-
| GR_PSE_DEBUG_ADDR_MASK || UNKNOWN ||
|-
| GR_PSE_DEBUG_BASE || UNKNOWN ||
|-
| GR_SYSTEM_BASE || UNKNOWN ||
|-
| GR_SYSTEM_DEBUG_BASE || UNKNOWN ||
|-
| GR_TU_ADDR_MASK || UNKNOWN ||
|-
| GR_TU_BASE0 || UNKNOWN ||
|-
| GR_TU_BASE1 || UNKNOWN ||
|-
| GR_TU_BASE2 || UNKNOWN ||
|-
| GR_TU_BASE3 || UNKNOWN ||
|-
| GR_TU_BASE4 || UNKNOWN ||
|-
| GR_TU_BASE5 || UNKNOWN ||
|-
| GR_TU_BASE6 || UNKNOWN ||
|-
| GR_TU_BASE7 || UNKNOWN ||
|-
| GR_TU_DBG_BASE || UNKNOWN ||
|-
| GR_TU_UNIT_MASK || UNKNOWN ||
|-
| GR_UNIFORM_ADDR_MASK || UNKNOWN ||
|-
| GR_UNIFORM_BASE || UNKNOWN ||
|-
| GR_UNIFORM_SIZE || UNKNOWN ||
|-
| GR_VCACHE_ADDR_MASK || UNKNOWN ||
|-
| GR_VCACHE_BASE || UNKNOWN ||
|-
| GR_VCACHE_SIZE || UNKNOWN ||
|-
| GR_VCD_ADDR_MASK || UNKNOWN ||
|-
| GR_VCD_BASE || UNKNOWN ||
|-
| GR_VCM_ADDR_MASK || UNKNOWN ||
|-
| GR_VCM_BASE || UNKNOWN ||
|-
| GR_VCM_CI_ADDR_MASK || UNKNOWN ||
|-
| GR_VCM_CI_BASE || UNKNOWN ||
|-
| GR_VPM_VRFCFG_ADDR_MASK || UNKNOWN ||
|-
| GR_VPM_VRFCFG_BASE || UNKNOWN ||
|-
| HW_POINTER_TO_ADDRESS || MACRO ||
|-
| HW_REGISTER_RO || MACRO ||
|-
| HW_REGISTER_RW || MACRO ||
|-
| I1CACHE_BASE || UNKNOWN ||
|-
| I2CA_0 || UNKNOWN ||
|-
| I2CA_1 || UNKNOWN ||
|-
| I2CA_2 || UNKNOWN ||
|-
| I2CA_3 || UNKNOWN ||
|-
| I2CA_x || MACRO ||
|-
| I2CCLKT_0 || UNKNOWN ||
|-
| I2CCLKT_1 || UNKNOWN ||
|-
| I2CCLKT_2 || UNKNOWN ||
|-
| I2CCLKT_3 || UNKNOWN ||
|-
| I2CCLKT_x || MACRO ||
|-
| I2CC_0 || UNKNOWN ||
|-
| I2CC_1 || UNKNOWN ||
|-
| I2CC_2 || UNKNOWN ||
|-
| I2CC_3 || UNKNOWN ||
|-
| I2CC_x || MACRO ||
|-
| I2CDEL_0 || UNKNOWN ||
|-
| I2CDEL_1 || UNKNOWN ||
|-
| I2CDEL_2 || UNKNOWN ||
|-
| I2CDEL_3 || UNKNOWN ||
|-
| I2CDEL_x || MACRO ||
|-
| I2CDIV_0 || UNKNOWN ||
|-
| I2CDIV_1 || UNKNOWN ||
|-
| I2CDIV_2 || UNKNOWN ||
|-
| I2CDIV_3 || UNKNOWN ||
|-
| I2CDIV_x || MACRO ||
|-
| I2CDLEN_0 || UNKNOWN ||
|-
| I2CDLEN_1 || UNKNOWN ||
|-
| I2CDLEN_2 || UNKNOWN ||
|-
| I2CDLEN_3 || UNKNOWN ||
|-
| I2CDLEN_x || MACRO ||
|-
| I2CFIFO_0 || UNKNOWN ||
|-
| I2CFIFO_1 || UNKNOWN ||
|-
| I2CFIFO_2 || UNKNOWN ||
|-
| I2CFIFO_3 || UNKNOWN ||
|-
| I2CFIFO_x || MACRO ||
|-
| I2CS_0 || UNKNOWN ||
|-
| I2CS_1 || UNKNOWN ||
|-
| I2CS_2 || UNKNOWN ||
|-
| I2CS_3 || UNKNOWN ||
|-
| I2CS_x || MACRO ||
|-
| IC_0 || UNKNOWN ||
|-
| IC_1 || UNKNOWN ||
|-
| IC_MASK0 || UNKNOWN ||
|-
| IC_VADDR || UNKNOWN ||
|-
| IFORCE0_0 || UNKNOWN ||
|-
| IFORCE0_1 || UNKNOWN ||
|-
| IFORCE1_0 || UNKNOWN ||
|-
| IFORCE1_1 || UNKNOWN ||
|-
| IMASK0_0 || UNKNOWN ||
|-
| IMASK0_1 || UNKNOWN ||
|-
| IMASK1_0 || UNKNOWN ||
|-
| IMASK1_1 || UNKNOWN ||
|-
| IMASK2_0 || UNKNOWN ||
|-
| IMASK2_1 || UNKNOWN ||
|-
| IMASK3_0 || UNKNOWN ||
|-
| IMASK3_1 || UNKNOWN ||
|-
| IMASK4_0 || UNKNOWN ||
|-
| IMASK4_1 || UNKNOWN ||
|-
| IMASK5_0 || UNKNOWN ||
|-
| IMASK5_1 || UNKNOWN ||
|-
| IMASK6_0 || UNKNOWN ||
|-
| IMASK6_1 || UNKNOWN ||
|-
| IMASK7_0 || UNKNOWN ||
|-
| IMASK7_1 || UNKNOWN ||
|-
| IMASKx_0 || MACRO ||
|-
| IMASKx_1 || MACRO ||
|-
| INTERRUPT_3D || UNKNOWN ||
|-
| INTERRUPT_ADC || UNKNOWN ||
|-
| INTERRUPT_CCP2 || UNKNOWN ||
|-
| INTERRUPT_CDP || UNKNOWN ||
|-
| INTERRUPT_CODEC0 || UNKNOWN ||
|-
| INTERRUPT_CODEC1 || UNKNOWN ||
|-
| INTERRUPT_CODEC2 || UNKNOWN ||
|-
| INTERRUPT_CRYPTO || UNKNOWN ||
|-
| INTERRUPT_CSI2 || UNKNOWN ||
|-
| INTERRUPT_DMA0 || UNKNOWN ||
|-
| INTERRUPT_DMA1 || UNKNOWN ||
|-
| INTERRUPT_DMA10 || UNKNOWN ||
|-
| INTERRUPT_DMA11 || UNKNOWN ||
|-
| INTERRUPT_DMA12 || UNKNOWN ||
|-
| INTERRUPT_DMA13 || UNKNOWN ||
|-
| INTERRUPT_DMA14 || UNKNOWN ||
|-
| INTERRUPT_DMA15 || UNKNOWN ||
|-
| INTERRUPT_DMA2 || UNKNOWN ||
|-
| INTERRUPT_DMA3 || UNKNOWN ||
|-
| INTERRUPT_DMA4 || UNKNOWN ||
|-
| INTERRUPT_DMA5 || UNKNOWN ||
|-
| INTERRUPT_DMA6 || UNKNOWN ||
|-
| INTERRUPT_DMA7 || UNKNOWN ||
|-
| INTERRUPT_DMA8 || UNKNOWN ||
|-
| INTERRUPT_DMA9 || UNKNOWN ||
|-
| INTERRUPT_DSI0 || UNKNOWN ||
|-
| INTERRUPT_DUMMY || UNKNOWN ||
|-
| INTERRUPT_EXCEPTION_NUM || UNKNOWN ||
|-
| INTERRUPT_EXCEPTION_OFFSET || UNKNOWN ||
|-
| INTERRUPT_GPIO0 || UNKNOWN ||
|-
| INTERRUPT_GPIO1 || UNKNOWN ||
|-
| INTERRUPT_GPIO2 || UNKNOWN ||
|-
| INTERRUPT_GPION || UNKNOWN ||
|-
| INTERRUPT_HARDINT_NUM || UNKNOWN ||
|-
| INTERRUPT_HARDINT_OFFSET || UNKNOWN ||
|-
| INTERRUPT_HDMI0 || UNKNOWN ||
|-
| INTERRUPT_HDMI1 || UNKNOWN ||
|-
| INTERRUPT_HOSTINTERFACE || UNKNOWN ||
|-
| INTERRUPT_HOSTPORT || UNKNOWN ||
|-
| INTERRUPT_HW_NUM || UNKNOWN ||
|-
| INTERRUPT_HW_OFFSET || UNKNOWN ||
|-
| INTERRUPT_I2C || UNKNOWN ||
|-
| INTERRUPT_I2SPCM || UNKNOWN ||
|-
| INTERRUPT_ISP || UNKNOWN ||
|-
| INTERRUPT_JPEG || UNKNOWN ||
|-
| INTERRUPT_MULTICORESYNC0 || UNKNOWN ||
|-
| INTERRUPT_MULTICORESYNC1 || UNKNOWN ||
|-
| INTERRUPT_MULTICORESYNC2 || UNKNOWN ||
|-
| INTERRUPT_MULTICORESYNC3 || UNKNOWN ||
|-
| INTERRUPT_PARALLELCAMERA || UNKNOWN ||
|-
| INTERRUPT_PIXELVALVE0 || UNKNOWN ||
|-
| INTERRUPT_PIXELVALVE1 || UNKNOWN ||
|-
| INTERRUPT_PLL || UNKNOWN ||
|-
| INTERRUPT_SDCARDHOST || UNKNOWN ||
|-
| INTERRUPT_SDIO || UNKNOWN ||
|-
| INTERRUPT_SLIMBUS || UNKNOWN ||
|-
| INTERRUPT_SMI || UNKNOWN ||
|-
| INTERRUPT_SOFTINT_NUM || UNKNOWN ||
|-
| INTERRUPT_SOFTINT_OFFSET || UNKNOWN ||
|-
| INTERRUPT_SPARE1 || UNKNOWN ||
|-
| INTERRUPT_SPARE2 || UNKNOWN ||
|-
| INTERRUPT_SPARE3 || UNKNOWN ||
|-
| INTERRUPT_SPARE4 || UNKNOWN ||
|-
| INTERRUPT_SPARE5 || UNKNOWN ||
|-
| INTERRUPT_SPI || UNKNOWN ||
|-
| INTERRUPT_SW_NUM || UNKNOWN ||
|-
| INTERRUPT_SW_OFFSET || UNKNOWN ||
|-
| INTERRUPT_TIMER0 || UNKNOWN ||
|-
| INTERRUPT_TIMER1 || UNKNOWN ||
|-
| INTERRUPT_TIMER2 || UNKNOWN ||
|-
| INTERRUPT_TIMER3 || UNKNOWN ||
|-
| INTERRUPT_TRANSPOSER || UNKNOWN ||
|-
| INTERRUPT_UART || UNKNOWN ||
|-
| INTERRUPT_USB || UNKNOWN ||
|-
| INTERRUPT_VEC || UNKNOWN ||
|-
| INTERRUPT_VECTOR_BASE || UNKNOWN ||
|-
| INTERRUPT_VIDEOSCALER || UNKNOWN ||
|-
| INT_CTL_BASE_ADDR1 || UNKNOWN ||
|-
| IPROFILE_0 || UNKNOWN ||
|-
| IPROFILE_1 || UNKNOWN ||
|-
| ISRC0_0 || UNKNOWN ||
|-
| ISRC0_1 || UNKNOWN ||
|-
| ISRC1_0 || UNKNOWN ||
|-
| ISRC1_1 || UNKNOWN ||
|-
| IS_0 || UNKNOWN ||
|-
| IS_1 || UNKNOWN ||
|-
| IS_ALIAS_COHERENT || MACRO ||
|-
| IS_ALIAS_DIRECT || MACRO ||
|-
| IS_ALIAS_NONALLOCATING || MACRO ||
|-
| IS_ALIAS_NORMAL || MACRO ||
|-
| IS_ALIAS_STREAMING || MACRO ||
|-
| IVADDR_0 || UNKNOWN ||
|-
| IVADDR_1 || UNKNOWN ||
|-
| IWAKEUP_0 || UNKNOWN ||
|-
| IWAKEUP_1 || UNKNOWN ||
|-
| JCTRL_FLUSH || UNKNOWN ||
|-
| JCTRL_MODE || UNKNOWN ||
|-
| JCTRL_RESET || UNKNOWN ||
|-
| JCTRL_START || UNKNOWN ||
|-
| JCTRL_STUFF || UNKNOWN ||
|-
| JDCCTRL_DCCOMP_MASK || UNKNOWN ||
|-
| JDCCTRL_DISDC || UNKNOWN ||
|-
| JDCCTRL_SETDC || MACRO ||
|-
| JHADDR_TABLEF || UNKNOWN ||
|-
| JICST_CDONE || UNKNOWN ||
|-
| JICST_ERR || UNKNOWN ||
|-
| JICST_INTCD || UNKNOWN ||
|-
| JICST_INTE || UNKNOWN ||
|-
| JICST_INTM || UNKNOWN ||
|-
| JICST_INTSD || UNKNOWN ||
|-
| JICST_MARKER || UNKNOWN ||
|-
| JICST_SDONE || UNKNOWN ||
|-
| JMCTRL_AC_TAB || MACRO ||
|-
| JMCTRL_CMP || MACRO ||
|-
| JMCTRL_DC_TAB || MACRO ||
|-
| JMCTRL_NUMCMP || UNKNOWN ||
|-
| JMCTRL_UNUSED_BITS || UNKNOWN ||
|-
| MAX_DMA_NUM || UNKNOWN ||
|-
| MAX_DMA_SUB || UNKNOWN ||
|-
| MAX_EXCEPTION_NUM || UNKNOWN ||
|-
| MAX_GPIO_NUM || UNKNOWN ||
|-
| MAX_TIMER_NUM || UNKNOWN ||
|-
| MULTICORE_SYNC_ICCLR_0 || UNKNOWN ||
|-
| MULTICORE_SYNC_ICCLR_1 || UNKNOWN ||
|-
| MULTICORE_SYNC_ICSET_0 || UNKNOWN ||
|-
| MULTICORE_SYNC_ICSET_1 || UNKNOWN ||
|-
| MULTICORE_SYNC_IREQ_0 || UNKNOWN ||
|-
| MULTICORE_SYNC_IREQ_1 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_0 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_1 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_2 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_3 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_4 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_5 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_6 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_7 || UNKNOWN ||
|-
| MULTICORE_SYNC_MBOX_MASK || MACRO ||
|-
| MULTICORE_SYNC_NUM_SEMAPHORES || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK || MACRO ||
|-
| MULTICORE_SYNC_SEMA_MASK_0 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_1 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_10 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_11 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_12 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_13 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_14 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_15 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_16 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_17 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_18 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_19 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_2 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_20 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_21 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_22 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_23 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_24 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_25 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_26 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_27 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_28 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_29 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_3 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_30 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_31 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_4 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_5 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_6 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_7 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_8 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_MASK_9 || UNKNOWN ||
|-
| MULTICORE_SYNC_SEMA_STATUS || UNKNOWN ||
|-
| MULTICORE_SYNC_VPU_SEMA_0 || UNKNOWN ||
|-
| MULTICORE_SYNC_VPU_SEMA_1 || UNKNOWN ||
|-
| MULTICORE_SYNC_VPU_SEMA_STATUS || UNKNOWN ||
|-
| MULTICORE_SYNC_VPU_SEMA_x || MACRO ||
|-
| PIXELVALVE_C_0 || UNKNOWN ||
|-
| PIXELVALVE_C_1 || UNKNOWN ||
|-
| PIXELVALVE_C_x || MACRO ||
|-
| PIXELVALVE_HSYNC_0 || UNKNOWN ||
|-
| PIXELVALVE_HSYNC_1 || UNKNOWN ||
|-
| PIXELVALVE_HSYNC_x || MACRO ||
|-
| PIXELVALVE_INTEN_0 || UNKNOWN ||
|-
| PIXELVALVE_INTEN_1 || UNKNOWN ||
|-
| PIXELVALVE_INTEN_x || MACRO ||
|-
| PIXELVALVE_INTSTAT_0 || UNKNOWN ||
|-
| PIXELVALVE_INTSTAT_1 || UNKNOWN ||
|-
| PIXELVALVE_INTSTAT_x || MACRO ||
|-
| PIXELVALVE_STAT_0 || UNKNOWN ||
|-
| PIXELVALVE_STAT_1 || UNKNOWN ||
|-
| PIXELVALVE_STAT_x || MACRO ||
|-
| PIXELVALVE_VC_0 || UNKNOWN ||
|-
| PIXELVALVE_VC_1 || UNKNOWN ||
|-
| PIXELVALVE_VC_x || MACRO ||
|-
| PIXELVALVE_VSIZE_0 || UNKNOWN ||
|-
| PIXELVALVE_VSIZE_1 || UNKNOWN ||
|-
| PIXELVALVE_VSIZE_x || MACRO ||
|-
| PIXELVALVE_VSYNC_0 || UNKNOWN ||
|-
| PIXELVALVE_VSYNC_1 || UNKNOWN ||
|-
| PIXELVALVE_VSYNC_x || MACRO ||
|-
| RUN_ARBITER_CTRL_BASE_ADDRESS || UNKNOWN ||
|-
| SDRAM_CTRL_DMA || UNKNOWN ||
|-
| STC0_0 || UNKNOWN ||
|-
| STC0_1 || UNKNOWN ||
|-
| STC0_x || MACRO ||
|-
| STC1_0 || UNKNOWN ||
|-
| STC1_1 || UNKNOWN ||
|-
| STC1_x || MACRO ||
|-
| STC2_0 || UNKNOWN ||
|-
| STC2_1 || UNKNOWN ||
|-
| STC2_x || MACRO ||
|-
| STC3_0 || UNKNOWN ||
|-
| STC3_1 || UNKNOWN ||
|-
| STC3_x || MACRO ||
|-
| STCHI_0 || UNKNOWN ||
|-
| STCHI_1 || UNKNOWN ||
|-
| STCHI_x || MACRO ||
|-
| STCLO_0 || UNKNOWN ||
|-
| STCLO_1 || UNKNOWN ||
|-
| STCLO_x || MACRO ||
|-
| STCS_0 || UNKNOWN ||
|-
| STCS_1 || UNKNOWN ||
|-
| STCS_x || MACRO ||
|-
| STC_0 || UNKNOWN ||
|-
| STC_1 || UNKNOWN ||
|-
| STC_x || MACRO ||
|-
| SYSTEM_TIMER_BASE1 || UNKNOWN ||
|-
| TE0_VSWIDTH || UNKNOWN ||
|-
| TE1_VSWIDTH || UNKNOWN ||
|-
| TH0_ADDR_MASK || UNKNOWN ||
|-
| TH0_BASE || UNKNOWN ||
|-
| TH1_ADDR_MASK || UNKNOWN ||
|-
| TH1_BASE || UNKNOWN ||
|-
| TRANSPOSER_CONTROL || UNKNOWN ||
|-
| TRANSPOSER_DIMENSIONS || UNKNOWN ||
|-
| TRANSPOSER_DST_PITCH || UNKNOWN ||
|-
| TRANSPOSER_DST_PTR || UNKNOWN ||
|-
| TRANSPOSER_PROGRESS || UNKNOWN ||
|-
| UNUSED_DMA_12 || UNKNOWN ||
|-
| UNUSED_DMA_14 || UNKNOWN ||
|-
| VIDEOCORE_NUM_GPIO_PINS || UNKNOWN ||
|-
| VIDEOCORE_NUM_UART_PORTS || UNKNOWN ||
|-
| VIDEO_ENC_PrimaryControl || UNKNOWN ||
|-
| VIDEO_ENC_RevID || UNKNOWN ||
|-
| VPU1_THREAD_CTRL_BASE_ADDRESS || UNKNOWN ||
|-
| VPU1_UNIFORM_MEM_BASE_ADDRESS || UNKNOWN ||
|-
| VRF_SIZE || UNKNOWN ||
|-
| WSE_CONTROL || UNKNOWN ||
|-
| WSE_RESET || UNKNOWN ||
|-
| WSE_VPS_CONTROL || UNKNOWN ||
|-
| WSE_VPS_DATA_1 || UNKNOWN ||
|-
| WSE_WSS_DATA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|}
== Register details ==
= A2W =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e102000 ||
|-
| id || 0x00613277 ||
|-
| password || 0x5a000000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| A2W_PLLA_DIG0 ||align="right"|0x7e102000 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_DIG1 ||align="right"|0x7e102004 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLA_DIG2 ||align="right"|0x7e102008 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLA_DIG3 ||align="right"|0x7e10200c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLA_ANA0 ||align="right"|0x7e102010 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_ANA1 ||align="right"|0x7e102014 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLA_ANA2 ||align="right"|0x7e102018 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_ANA3 ||align="right"|0x7e10201c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| A2W_PLLC_DIG0 ||align="right"|0x7e102020 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_DIG1 ||align="right"|0x7e102024 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLC_DIG2 ||align="right"|0x7e102028 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLC_DIG3 ||align="right"|0x7e10202c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLC_ANA0 ||align="right"|0x7e102030 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_ANA1 ||align="right"|0x7e102034 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLC_ANA2 ||align="right"|0x7e102038 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_ANA3 ||align="right"|0x7e10203c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| A2W_PLLD_DIG0 ||align="right"|0x7e102040 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_DIG1 ||align="right"|0x7e102044 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLD_DIG2 ||align="right"|0x7e102048 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLD_DIG3 ||align="right"|0x7e10204c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLD_ANA0 ||align="right"|0x7e102050 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_ANA1 ||align="right"|0x7e102054 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLD_ANA2 ||align="right"|0x7e102058 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_ANA3 ||align="right"|0x7e10205c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| A2W_PLLH_DIG0 ||align="right"|0x7e102060 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_DIG1 ||align="right"|0x7e102064 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_DIG2 ||align="right"|0x7e102068 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x000000aa ||
|-
| A2W_PLLH_DIG3 ||align="right"|0x7e10206c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_ANA0 ||align="right"|0x7e102070 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00d80000 ||
|-
| A2W_PLLH_ANA1 ||align="right"|0x7e102074 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000014 ||
|-
| A2W_PLLH_ANA2 ||align="right"|0x7e102078 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_ANA3 ||align="right"|0x7e10207c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_HDMI_CTL0 ||align="right"|0x7e102080 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00470238 ||
|-
| A2W_HDMI_CTL1 ||align="right"|0x7e102084 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00011c00 ||
|-
| A2W_HDMI_CTL2 ||align="right"|0x7e102088 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x0018048e ||
|-
| A2W_HDMI_CTL3 ||align="right"|0x7e10208c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000040 ||
|-
| A2W_XOSC0 ||align="right"|0x7e102090 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00820080 ||
|-
| A2W_XOSC1 ||align="right"|0x7e102094 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000006 ||
|-
| A2W_SMPS_CTLA0 ||align="right"|0x7e1020a0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLA1 ||align="right"|0x7e1020a4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLA2 ||align="right"|0x7e1020a8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLB0 ||align="right"|0x7e1020b0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLB1 ||align="right"|0x7e1020b4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLB2 ||align="right"|0x7e1020b8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC0 ||align="right"|0x7e1020c0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC1 ||align="right"|0x7e1020c4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC2 ||align="right"|0x7e1020c8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC3 ||align="right"|0x7e1020cc ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_LDO0 ||align="right"|0x7e1020d0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_LDO1 ||align="right"|0x7e1020d4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_DIG0 ||align="right"|0x7e1020e0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_DIG1 ||align="right"|0x7e1020e4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLB_DIG2 ||align="right"|0x7e1020e8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLB_DIG3 ||align="right"|0x7e1020ec ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLB_ANA0 ||align="right"|0x7e1020f0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_ANA1 ||align="right"|0x7e1020f4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLB_ANA2 ||align="right"|0x7e1020f8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_ANA3 ||align="right"|0x7e1020fc ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| [[#A2W_PLLA_CTRL|A2W_PLLA_CTRL]] ||align="right"|0x7e102100 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| [[#A2W_PLLA_ANA_SSCS|A2W_PLLA_ANA_SSCS]] ||align="right"|0x7e102110 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLC_CTRL|A2W_PLLC_CTRL]] ||align="right"|0x7e102120 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| [[#A2W_PLLC_ANA_SSCS|A2W_PLLC_ANA_SSCS]] ||align="right"|0x7e102130 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLD_CTRL|A2W_PLLD_CTRL]] ||align="right"|0x7e102140 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| [[#A2W_PLLD_ANA_SSCS|A2W_PLLD_ANA_SSCS]] ||align="right"|0x7e102150 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLH_CTRL|A2W_PLLH_CTRL]] ||align="right"|0x7e102160 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000370ff ||align="right"| 0x00010000 ||
|-
| [[#A2W_HDMI_CTL_RCAL|A2W_HDMI_CTL_RCAL]] ||align="right"|0x7e102180 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x00011f33 ||align="right"| 0x00010000 ||
|-
| [[#A2W_XOSC_CTRL|A2W_XOSC_CTRL]] ||align="right"|0x7e102190 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000ff0ff ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_A_MODE|A2W_SMPS_A_MODE]] ||align="right"|0x7e1021a0 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_B_STAT|A2W_SMPS_B_STAT]] ||align="right"|0x7e1021b0 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x0000111f ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_C_CLK|A2W_SMPS_C_CLK]] ||align="right"|0x7e1021c0 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_L_SPV|A2W_SMPS_L_SPV]] ||align="right"|0x7e1021d0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLB_CTRL|A2W_PLLB_CTRL]] ||align="right"|0x7e1021e0 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| [[#A2W_PLLB_ANA_SSCS|A2W_PLLB_ANA_SSCS]] ||align="right"|0x7e1021f0 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLA_FRAC|A2W_PLLA_FRAC]] ||align="right"|0x7e102200 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLA_ANA_SSCL|A2W_PLLA_ANA_SSCL]] ||align="right"|0x7e102210 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLC_FRAC|A2W_PLLC_FRAC]] ||align="right"|0x7e102220 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_ANA_SSCL ||align="right"|0x7e102230 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLD_FRAC|A2W_PLLD_FRAC]] ||align="right"|0x7e102240 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_ANA_SSCL ||align="right"|0x7e102250 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLH_FRAC|A2W_PLLH_FRAC]] ||align="right"|0x7e102260 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| [[#A2W_HDMI_CTL_HFEN|A2W_HDMI_CTL_HFEN]] ||align="right"|0x7e102280 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#A2W_XOSC_CPR|A2W_XOSC_CPR]] ||align="right"|0x7e102290 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x00000013 ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_A_VOLTS|A2W_SMPS_A_VOLTS]] ||align="right"|0x7e1022a0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_C_CTL|A2W_SMPS_C_CTL]] ||align="right"|0x7e1022c0 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_L_SPA|A2W_SMPS_L_SPA]] ||align="right"|0x7e1022d0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLB_FRAC|A2W_PLLB_FRAC]] ||align="right"|0x7e1022e0 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLB_ANA_SSCL|A2W_PLLB_ANA_SSCL]] ||align="right"|0x7e1022f0 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLA_DSI0|A2W_PLLA_DSI0]] ||align="right"|0x7e102300 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLA_ANA_KAIP|A2W_PLLA_ANA_KAIP]] ||align="right"|0x7e102310 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| [[#A2W_PLLC_CORE2|A2W_PLLC_CORE2]] ||align="right"|0x7e102320 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLC_ANA_KAIP|A2W_PLLC_ANA_KAIP]] ||align="right"|0x7e102330 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| [[#A2W_PLLD_DSI0|A2W_PLLD_DSI0]] ||align="right"|0x7e102340 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLD_ANA_KAIP|A2W_PLLD_ANA_KAIP]] ||align="right"|0x7e102350 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| [[#A2W_PLLH_AUX|A2W_PLLH_AUX]] ||align="right"|0x7e102360 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLH_ANA_KAIP|A2W_PLLH_ANA_KAIP]] ||align="right"|0x7e102370 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| [[#A2W_XOSC_BIAS|A2W_XOSC_BIAS]] ||align="right"|0x7e102390 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0x00000018 ||
|-
| [[#A2W_SMPS_A_GAIN|A2W_SMPS_A_GAIN]] ||align="right"|0x7e1023a0 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_L_SCV|A2W_SMPS_L_SCV]] ||align="right"|0x7e1023d0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLB_ARM|A2W_PLLB_ARM]] ||align="right"|0x7e1023e0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLB_ANA_KAIP|A2W_PLLB_ANA_KAIP]] ||align="right"|0x7e1023f0 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| [[#A2W_PLLA_CORE|A2W_PLLA_CORE]] ||align="right"|0x7e102400 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLA_ANA_STAT|A2W_PLLA_ANA_STAT]] ||align="right"|0x7e102410 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLC_CORE1|A2W_PLLC_CORE1]] ||align="right"|0x7e102420 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLC_ANA_STAT|A2W_PLLC_ANA_STAT]] ||align="right"|0x7e102430 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLD_CORE|A2W_PLLD_CORE]] ||align="right"|0x7e102440 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLD_ANA_STAT|A2W_PLLD_ANA_STAT]] ||align="right"|0x7e102450 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLH_RCAL|A2W_PLLH_RCAL]] ||align="right"|0x7e102460 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_XOSC_PWR|A2W_XOSC_PWR]] ||align="right"|0x7e102490 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0x00000004 ||
|-
| [[#A2W_SMPS_L_SCA|A2W_SMPS_L_SCA]] ||align="right"|0x7e1024d0 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLB_SP0|A2W_PLLB_SP0]] ||align="right"|0x7e1024e0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLB_ANA_STAT|A2W_PLLB_ANA_STAT]] ||align="right"|0x7e1024f0 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLA_PER|A2W_PLLA_PER]] ||align="right"|0x7e102500 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLA_ANA_SCTL|A2W_PLLA_ANA_SCTL]] ||align="right"|0x7e102510 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLC_PER|A2W_PLLC_PER]] ||align="right"|0x7e102520 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLC_ANA_SCTL|A2W_PLLC_ANA_SCTL]] ||align="right"|0x7e102530 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLD_PER|A2W_PLLD_PER]] ||align="right"|0x7e102540 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLD_ANA_SCTL|A2W_PLLD_ANA_SCTL]] ||align="right"|0x7e102550 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLH_PIX|A2W_PLLH_PIX]] ||align="right"|0x7e102560 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLH_ANA_SCTL|A2W_PLLH_ANA_SCTL]] ||align="right"|0x7e102570 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_L_SIV|A2W_SMPS_L_SIV]] ||align="right"|0x7e1025d0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLB_SP1|A2W_PLLB_SP1]] ||align="right"|0x7e1025e0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLB_ANA_SCTL|A2W_PLLB_ANA_SCTL]] ||align="right"|0x7e1025f0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLA_CCP2|A2W_PLLA_CCP2]] ||align="right"|0x7e102600 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLA_ANA_VCO|A2W_PLLA_ANA_VCO]] ||align="right"|0x7e102610 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLC_CORE0|A2W_PLLC_CORE0]] ||align="right"|0x7e102620 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLC_ANA_VCO|A2W_PLLC_ANA_VCO]] ||align="right"|0x7e102630 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLD_DSI1|A2W_PLLD_DSI1]] ||align="right"|0x7e102640 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLD_ANA_VCO|A2W_PLLD_ANA_VCO]] ||align="right"|0x7e102650 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLH_ANA_STAT|A2W_PLLH_ANA_STAT]] ||align="right"|0x7e102660 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x001f1fff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLH_ANA_VCO|A2W_PLLH_ANA_VCO]] ||align="right"|0x7e102670 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#A2W_SMPS_L_SIA|A2W_SMPS_L_SIA]] ||align="right"|0x7e1026d0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0000000000 ||
|-
| [[#A2W_PLLB_SP2|A2W_PLLB_SP2]] ||align="right"|0x7e1026e0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| [[#A2W_PLLB_ANA_VCO|A2W_PLLB_ANA_VCO]] ||align="right"|0x7e1026f0 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_PLLA_DIG0R ||align="right"|0x7e102800 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_DIG1R ||align="right"|0x7e102804 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLA_DIG2R ||align="right"|0x7e102808 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLA_DIG3R ||align="right"|0x7e10280c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLA_ANA0R ||align="right"|0x7e102810 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_ANA1R ||align="right"|0x7e102814 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLA_ANA2R ||align="right"|0x7e102818 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_ANA3R ||align="right"|0x7e10281c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| A2W_PLLC_DIG0R ||align="right"|0x7e102820 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_DIG1R ||align="right"|0x7e102824 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLC_DIG2R ||align="right"|0x7e102828 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLC_DIG3R ||align="right"|0x7e10282c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLC_ANA0R ||align="right"|0x7e102830 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_ANA1R ||align="right"|0x7e102834 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLC_ANA2R ||align="right"|0x7e102838 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_ANA3R ||align="right"|0x7e10283c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| A2W_PLLD_DIG0R ||align="right"|0x7e102840 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_DIG1R ||align="right"|0x7e102844 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLD_DIG2R ||align="right"|0x7e102848 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLD_DIG3R ||align="right"|0x7e10284c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLD_ANA0R ||align="right"|0x7e102850 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_ANA1R ||align="right"|0x7e102854 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLD_ANA2R ||align="right"|0x7e102858 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_ANA3R ||align="right"|0x7e10285c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| A2W_PLLH_DIG0R ||align="right"|0x7e102860 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_DIG1R ||align="right"|0x7e102864 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_DIG2R ||align="right"|0x7e102868 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x000000aa ||
|-
| A2W_PLLH_DIG3R ||align="right"|0x7e10286c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_ANA0R ||align="right"|0x7e102870 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00d80000 ||
|-
| A2W_PLLH_ANA1R ||align="right"|0x7e102874 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000014 ||
|-
| A2W_PLLH_ANA2R ||align="right"|0x7e102878 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_ANA3R ||align="right"|0x7e10287c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_HDMI_CTL0R ||align="right"|0x7e102880 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00470238 ||
|-
| A2W_HDMI_CTL1R ||align="right"|0x7e102884 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00011c00 ||
|-
| A2W_HDMI_CTL2R ||align="right"|0x7e102888 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x0018048e ||
|-
| A2W_HDMI_CTL3R ||align="right"|0x7e10288c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000040 ||
|-
| A2W_XOSC0R ||align="right"|0x7e102890 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00820080 ||
|-
| A2W_XOSC1R ||align="right"|0x7e102894 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000006 ||
|-
| A2W_SMPS_CTLA0R ||align="right"|0x7e1028a0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLA1R ||align="right"|0x7e1028a4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLA2R ||align="right"|0x7e1028a8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLB0R ||align="right"|0x7e1028b0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLB1R ||align="right"|0x7e1028b4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLB2R ||align="right"|0x7e1028b8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC0R ||align="right"|0x7e1028c0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC1R ||align="right"|0x7e1028c4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC2R ||align="right"|0x7e1028c8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_CTLC3R ||align="right"|0x7e1028cc ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_LDO0R ||align="right"|0x7e1028d0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_LDO1R ||align="right"|0x7e1028d4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_DIG0R ||align="right"|0x7e1028e0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_DIG1R ||align="right"|0x7e1028e4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00004000 ||
|-
| A2W_PLLB_DIG2R ||align="right"|0x7e1028e8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00100401 ||
|-
| A2W_PLLB_DIG3R ||align="right"|0x7e1028ec ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000004 ||
|-
| A2W_PLLB_ANA0R ||align="right"|0x7e1028f0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_ANA1R ||align="right"|0x7e1028f4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x001d0000 ||
|-
| A2W_PLLB_ANA2R ||align="right"|0x7e1028f8 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_ANA3R ||align="right"|0x7e1028fc ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000180 ||
|-
| A2W_PLLA_CTRLR ||align="right"|0x7e102900 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| A2W_PLLA_ANA_SSCSR ||align="right"|0x7e102910 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_CTRLR ||align="right"|0x7e102920 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| A2W_PLLC_ANA_SSCSR ||align="right"|0x7e102930 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_CTRLR ||align="right"|0x7e102940 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| A2W_PLLD_ANA_SSCSR ||align="right"|0x7e102950 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_CTRLR ||align="right"|0x7e102960 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000370ff ||align="right"| 0x00010000 ||
|-
| A2W_HDMI_CTL_RCALR ||align="right"|0x7e102980 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x00011f33 ||align="right"| 0x00010000 ||
|-
| A2W_XOSC_CTRLR ||align="right"|0x7e102990 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| A2W_SMPS_A_MODER ||align="right"|0x7e1029a0 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_B_STATR ||align="right"|0x7e1029b0 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x0000111f ||align="right"| 0000000000 ||
|-
| A2W_SMPS_C_CLKR ||align="right"|0x7e1029c0 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| A2W_SMPS_L_SPVR ||align="right"|0x7e1029d0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_PLLB_CTRLR ||align="right"|0x7e1029e0 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x000373ff ||align="right"| 0x00010000 ||
|-
| A2W_PLLB_ANA_SSCSR ||align="right"|0x7e1029f0 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_FRACR ||align="right"|0x7e102a00 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_ANA_SSCLR ||align="right"|0x7e102a10 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_FRACR ||align="right"|0x7e102a20 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_ANA_SSCLR ||align="right"|0x7e102a30 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_FRACR ||align="right"|0x7e102a40 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_ANA_SSCLR ||align="right"|0x7e102a50 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_FRACR ||align="right"|0x7e102a60 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| A2W_HDMI_CTL_HFENR ||align="right"|0x7e102a80 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_XOSC_CPRR ||align="right"|0x7e102a90 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x00000013 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_A_VOLTSR ||align="right"|0x7e102aa0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_SMPS_C_CTLR ||align="right"|0x7e102ac0 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_L_SPAR ||align="right"|0x7e102ad0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_FRACR ||align="right"|0x7e102ae0 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_ANA_SSCLR ||align="right"|0x7e102af0 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_DSI0R ||align="right"|0x7e102b00 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLA_ANA_KAIPR ||align="right"|0x7e102b10 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| A2W_PLLC_CORE2R ||align="right"|0x7e102b20 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLC_ANA_KAIPR ||align="right"|0x7e102b30 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| A2W_PLLD_DSI0R ||align="right"|0x7e102b40 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLD_ANA_KAIPR ||align="right"|0x7e102b50 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| A2W_PLLH_AUXR ||align="right"|0x7e102b60 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLH_ANA_KAIPR ||align="right"|0x7e102b70 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| A2W_XOSC_BIASR ||align="right"|0x7e102b90 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0x00000018 ||
|-
| A2W_SMPS_A_GAINR ||align="right"|0x7e102ba0 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_L_SCVR ||align="right"|0x7e102bd0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_PLLB_ARMR ||align="right"|0x7e102be0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLB_ANA_KAIPR ||align="right"|0x7e102bf0 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000077f ||align="right"| 0x0000033a ||
|-
| A2W_PLLA_CORER ||align="right"|0x7e102c00 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLA_ANA_STATR ||align="right"|0x7e102c10 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| A2W_PLLC_CORE1R ||align="right"|0x7e102c20 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLC_ANA_STATR ||align="right"|0x7e102c30 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| A2W_PLLD_CORER ||align="right"|0x7e102c40 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLD_ANA_STATR ||align="right"|0x7e102c50 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_RCALR ||align="right"|0x7e102c60 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_XOSC_PWRR ||align="right"|0x7e102c90 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0x00000004 ||
|-
| A2W_SMPS_L_SCAR ||align="right"|0x7e102cd0 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_SP0R ||align="right"|0x7e102ce0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLB_ANA_STATR ||align="right"|0x7e102cf0 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| A2W_PLLA_PERR ||align="right"|0x7e102d00 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLA_ANA_SCTLR ||align="right"|0x7e102d10 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_PLLC_PERR ||align="right"|0x7e102d20 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLC_ANA_SCTLR ||align="right"|0x7e102d30 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_PLLD_PERR ||align="right"|0x7e102d40 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLD_ANA_SCTLR ||align="right"|0x7e102d50 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_PLLH_PIXR ||align="right"|0x7e102d60 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLH_ANA_SCTLR ||align="right"|0x7e102d70 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_SMPS_L_SIVR ||align="right"|0x7e102dd0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_PLLB_SP1R ||align="right"|0x7e102de0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLB_ANA_SCTLR ||align="right"|0x7e102df0 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| A2W_PLLA_CCP2R ||align="right"|0x7e102e00 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLA_ANA_VCOR ||align="right"|0x7e102e10 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_PLLC_CORE0R ||align="right"|0x7e102e20 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLC_ANA_VCOR ||align="right"|0x7e102e30 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_PLLD_DSI1R ||align="right"|0x7e102e40 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLD_ANA_VCOR ||align="right"|0x7e102e50 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_PLLH_ANA_STATR ||align="right"|0x7e102e60 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x001f1fff ||align="right"| 0000000000 ||
|-
| A2W_PLLH_ANA_VCOR ||align="right"|0x7e102e70 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_L_SIAR ||align="right"|0x7e102ed0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0000000000 ||
|-
| A2W_PLLB_SP2R ||align="right"|0x7e102ee0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000100 ||
|-
| A2W_PLLB_ANA_VCOR ||align="right"|0x7e102ef0 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| A2W_PLLA_MULTI ||align="right"|0x7e102f00 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLA_ANA_MULTI ||align="right"|0x7e102f10 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLC_MULTI ||align="right"|0x7e102f20 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLC_ANA_MULTI ||align="right"|0x7e102f30 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLD_MULTI ||align="right"|0x7e102f40 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLD_ANA_MULTI ||align="right"|0x7e102f50 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLH_MULTI ||align="right"|0x7e102f60 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLH_ANA_MULTI ||align="right"|0x7e102f70 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_HDMI_CTL_MULTI ||align="right"|0x7e102f80 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_XOSC_MULTI ||align="right"|0x7e102f90 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_A_MULTI ||align="right"|0x7e102fa0 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_B_MULTI ||align="right"|0x7e102fb0 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_C_MULTI ||align="right"|0x7e102fc0 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_SMPS_L_MULTI ||align="right"|0x7e102fd0 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLB_MULTI ||align="right"|0x7e102fe0 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| A2W_PLLB_ANA_MULTI ||align="right"|0x7e102ff0 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|}
== Register details ==
=== A2W_PLLA_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_CTRL_NDIV || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| A2W_PLLA_CTRL_PDIV || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| A2W_PLLA_CTRL_PWRDN || 16 || 16 || 0x00010000 || 0xfffeffff || 0x1 ||
|-
| A2W_PLLA_CTRL_PRSTN || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|}
=== A2W_PLLA_ANA_SSCS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_ANA_SSCS_STEP || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| A2W_PLLA_ANA_SSCS_MODE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|}
=== A2W_PLLC_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_CTRL_NDIV || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| A2W_PLLC_CTRL_PDIV || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| A2W_PLLC_CTRL_PWRDN || 16 || 16 || 0x00010000 || 0xfffeffff || 0x1 ||
|-
| A2W_PLLC_CTRL_PRSTN || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|}
=== A2W_PLLC_ANA_SSCS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_ANA_SSCS_STEP || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| A2W_PLLC_ANA_SSCS_MODE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|}
=== A2W_PLLD_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_CTRL_NDIV || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| A2W_PLLD_CTRL_PDIV || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| A2W_PLLD_CTRL_PWRDN || 16 || 16 || 0x00010000 || 0xfffeffff || 0x1 ||
|-
| A2W_PLLD_CTRL_PRSTN || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|}
=== A2W_PLLD_ANA_SSCS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_ANA_SSCS_STEP || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| A2W_PLLD_ANA_SSCS_MODE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|}
=== A2W_PLLH_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_CTRL_NDIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLH_CTRL_PDIV || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| A2W_PLLH_CTRL_PWRDN || 16 || 16 || 0x00010000 || 0xfffeffff || 0x1 ||
|-
| A2W_PLLH_CTRL_PRSTN || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|}
=== A2W_HDMI_CTL_RCAL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_HDMI_CTL_RCAL_SELAVG || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| A2W_HDMI_CTL_RCAL_SELDIV || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| A2W_HDMI_CTL_RCAL_MANR || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x0 ||
|-
| A2W_HDMI_CTL_RCAL_MANREN || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| A2W_HDMI_CTL_RCAL_RSTB || 16 || 16 || 0x00010000 || 0xfffeffff || 0x1 ||
|}
=== A2W_XOSC_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_XOSC_CTRL_PLLCEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| A2W_XOSC_CTRL_HDMIEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| A2W_XOSC_CTRL_USBEN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| A2W_XOSC_CTRL_SMPSEN || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| A2W_XOSC_CTRL_DDREN || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| A2W_XOSC_CTRL_PLLDEN || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| A2W_XOSC_CTRL_PLLAEN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| A2W_XOSC_CTRL_PLLBEN || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| A2W_XOSC_CTRL_PLLCOK || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| A2W_XOSC_CTRL_HDMIOK || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| A2W_XOSC_CTRL_USBOK || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| A2W_XOSC_CTRL_SMPSOK || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| A2W_XOSC_CTRL_DDROK || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| A2W_XOSC_CTRL_PLLDOK || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| A2W_XOSC_CTRL_PLLAOK || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| A2W_XOSC_CTRL_PLLBOK || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|}
=== A2W_SMPS_A_MODE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_A_MODE_BSTPWMB || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== A2W_SMPS_B_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_B_STAT_VOLTS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| A2W_SMPS_B_STAT_BSTPWMB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| A2W_SMPS_B_STAT_POK || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|}
=== A2W_SMPS_C_CLK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_C_CLK_OSCDIV || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| A2W_SMPS_C_CLK_USEOSC || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| A2W_SMPS_C_CLK_TDEN || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== A2W_SMPS_L_SPV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_L_SPV_VOLTS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|}
=== A2W_PLLB_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_CTRL_NDIV || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| A2W_PLLB_CTRL_PDIV || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| A2W_PLLB_CTRL_PWRDN || 16 || 16 || 0x00010000 || 0xfffeffff || 0x1 ||
|-
| A2W_PLLB_CTRL_PRSTN || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|}
=== A2W_PLLB_ANA_SSCS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_ANA_SSCS_STEP || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| A2W_PLLB_ANA_SSCS_MODE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|}
=== A2W_PLLA_FRAC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_FRAC_FRAC || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|}
=== A2W_PLLA_ANA_SSCL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_ANA_SSCL_LIMIT || 0 || 21 || 0x003fffff || 0xffc00000 || 0x0 ||
|}
=== A2W_PLLC_FRAC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_FRAC_FRAC || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|}
=== A2W_PLLD_FRAC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_FRAC_FRAC || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|}
=== A2W_PLLH_FRAC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_FRAC_FRAC || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|}
=== A2W_HDMI_CTL_HFEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_HDMI_CTL_HFEN_HFEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== A2W_XOSC_CPR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_XOSC_CPR_DIV || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| A2W_XOSC_CPR_CPR1 || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== A2W_SMPS_A_VOLTS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_A_VOLTS_VOLTS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|}
=== A2W_SMPS_C_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_C_CTL_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| A2W_SMPS_C_CTL_UPEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|}
=== A2W_SMPS_L_SPA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_L_SPA_ANA || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|}
=== A2W_PLLB_FRAC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_FRAC_FRAC || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|}
=== A2W_PLLB_ANA_SSCL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_ANA_SSCL_LIMIT || 0 || 21 || 0x003fffff || 0xffc00000 || 0x0 ||
|}
=== A2W_PLLA_DSI0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_DSI0_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLA_DSI0_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLA_DSI0_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLA_ANA_KAIP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_ANA_KAIP_KP || 0 || 3 || 0x0000000f || 0xfffffff0 || 0xa ||
|-
| A2W_PLLA_ANA_KAIP_KI || 4 || 6 || 0x00000070 || 0xffffff8f || 0x3 ||
|-
| A2W_PLLA_ANA_KAIP_KA || 8 || 10 || 0x00000700 || 0xfffff8ff || 0x3 ||
|}
=== A2W_PLLC_CORE2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_CORE2_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLC_CORE2_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLC_CORE2_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLC_ANA_KAIP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_ANA_KAIP_KP || 0 || 3 || 0x0000000f || 0xfffffff0 || 0xa ||
|-
| A2W_PLLC_ANA_KAIP_KI || 4 || 6 || 0x00000070 || 0xffffff8f || 0x3 ||
|-
| A2W_PLLC_ANA_KAIP_KA || 8 || 10 || 0x00000700 || 0xfffff8ff || 0x3 ||
|}
=== A2W_PLLD_DSI0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_DSI0_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLD_DSI0_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLD_DSI0_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLD_ANA_KAIP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_ANA_KAIP_KP || 0 || 3 || 0x0000000f || 0xfffffff0 || 0xa ||
|-
| A2W_PLLD_ANA_KAIP_KI || 4 || 6 || 0x00000070 || 0xffffff8f || 0x3 ||
|-
| A2W_PLLD_ANA_KAIP_KA || 8 || 10 || 0x00000700 || 0xfffff8ff || 0x3 ||
|}
=== A2W_PLLH_AUX ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_AUX_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLH_AUX_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLH_AUX_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLH_ANA_KAIP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_ANA_KAIP_KP || 0 || 3 || 0x0000000f || 0xfffffff0 || 0xa ||
|-
| A2W_PLLH_ANA_KAIP_KI || 4 || 6 || 0x00000070 || 0xffffff8f || 0x3 ||
|-
| A2W_PLLH_ANA_KAIP_KA || 8 || 10 || 0x00000700 || 0xfffff8ff || 0x3 ||
|}
=== A2W_XOSC_BIAS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_XOSC_BIAS_BIAS || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x8 ||
|-
| A2W_XOSC_BIAS_HIGHP || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|}
=== A2W_SMPS_A_GAIN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_A_GAIN_DIGGAIN || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|}
=== A2W_SMPS_L_SCV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_L_SCV_VOLTS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|}
=== A2W_PLLB_ARM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_ARM_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLB_ARM_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLB_ARM_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLB_ANA_KAIP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_ANA_KAIP_KP || 0 || 3 || 0x0000000f || 0xfffffff0 || 0xa ||
|-
| A2W_PLLB_ANA_KAIP_KI || 4 || 6 || 0x00000070 || 0xffffff8f || 0x3 ||
|-
| A2W_PLLB_ANA_KAIP_KA || 8 || 10 || 0x00000700 || 0xfffff8ff || 0x3 ||
|}
=== A2W_PLLA_CORE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_CORE_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLA_CORE_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLA_CORE_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLA_ANA_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_ANA_STAT_DATA || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== A2W_PLLC_CORE1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_CORE1_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLC_CORE1_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLC_CORE1_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLC_ANA_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_ANA_STAT_DATA || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== A2W_PLLD_CORE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_CORE_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLD_CORE_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLD_CORE_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLD_ANA_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_ANA_STAT_DATA || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== A2W_PLLH_RCAL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_RCAL_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLH_RCAL_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLH_RCAL_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_XOSC_PWR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_XOSC_PWR_BYPASS || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| A2W_XOSC_PWR_PWRDN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| A2W_XOSC_PWR_RSTB || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|}
=== A2W_SMPS_L_SCA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_L_SCA_ANA || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== A2W_PLLB_SP0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_SP0_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLB_SP0_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLB_SP0_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLB_ANA_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_ANA_STAT_DATA || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== A2W_PLLA_PER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_PER_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLA_PER_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLA_PER_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLA_ANA_SCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_ANA_SCTL_SEL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| A2W_PLLA_ANA_SCTL_UPDATE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| A2W_PLLA_ANA_SCTL_RESET || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== A2W_PLLC_PER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_PER_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLC_PER_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLC_PER_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLC_ANA_SCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_ANA_SCTL_SEL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| A2W_PLLC_ANA_SCTL_UPDATE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| A2W_PLLC_ANA_SCTL_RESET || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== A2W_PLLD_PER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_PER_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLD_PER_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLD_PER_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLD_ANA_SCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_ANA_SCTL_SEL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| A2W_PLLD_ANA_SCTL_UPDATE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| A2W_PLLD_ANA_SCTL_RESET || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== A2W_PLLH_PIX ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_PIX_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLH_PIX_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLH_PIX_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLH_ANA_SCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_ANA_SCTL_SEL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| A2W_PLLH_ANA_SCTL_UPDATE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| A2W_PLLH_ANA_SCTL_RESET || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== A2W_SMPS_L_SIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_L_SIV_VOLTS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|}
=== A2W_PLLB_SP1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_SP1_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLB_SP1_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLB_SP1_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLB_ANA_SCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_ANA_SCTL_SEL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| A2W_PLLB_ANA_SCTL_UPDATE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| A2W_PLLB_ANA_SCTL_RESET || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== A2W_PLLA_CCP2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_CCP2_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLA_CCP2_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLA_CCP2_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLA_ANA_VCO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLA_ANA_VCO_RANGE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== A2W_PLLC_CORE0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_CORE0_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLC_CORE0_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLC_CORE0_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLC_ANA_VCO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLC_ANA_VCO_RANGE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== A2W_PLLD_DSI1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_DSI1_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLD_DSI1_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLD_DSI1_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLD_ANA_VCO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLD_ANA_VCO_RANGE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== A2W_PLLH_ANA_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_ANA_STAT_DATA || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|-
| A2W_PLLH_ANA_STAT_RCALDONE || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| A2W_PLLH_ANA_STAT_RCALCODE || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| A2W_PLLH_ANA_STAT_CNTLENB || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|}
=== A2W_PLLH_ANA_VCO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLH_ANA_VCO_RANGE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== A2W_SMPS_L_SIA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_SMPS_L_SIA_ANA || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|}
=== A2W_PLLB_SP2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_SP2_DIV || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| A2W_PLLB_SP2_CHENB || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| A2W_PLLB_SP2_BYPEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== A2W_PLLB_ANA_VCO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| A2W_PLLB_ANA_VCO_RANGE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
= APERF0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e009800 ||
|-
| id || 0x41584950 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#APERF0_GEN_CTRL|APERF0_GEN_CTRL]] ||align="right"|0x7e009800 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| [[#APERF0_BW0_CTRL|APERF0_BW0_CTRL]] ||align="right"|0x7e009840 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0001f1f ||align="right"| 0000000000 ||
|-
| APERF0_BW0_ATRANS ||align="right"|0x7e009844 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_ATWAIT ||align="right"|0x7e009848 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_AMAX ||align="right"|0x7e00984c ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_WTRANS ||align="right"|0x7e009850 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_WTWAIT ||align="right"|0x7e009854 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_WMAX ||align="right"|0x7e009858 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_RTRANS ||align="right"|0x7e00985c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_RTWAIT ||align="right"|0x7e009860 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_RMAX ||align="right"|0x7e009864 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW0_RPEND ||align="right"|0x7e009868 ||align="center"| RO ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_RPEND ||align="right"|0x7e009868 ||align="center"| RO ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_RPEND ||align="right"|0x7e009868 ||align="center"| RO ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#APERF0_BW1_CTRL|APERF0_BW1_CTRL]] ||align="right"|0x7e009880 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0001f1f ||align="right"| 0000000000 ||
|-
| APERF0_BW1_ATRANS ||align="right"|0x7e009884 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_ATWAIT ||align="right"|0x7e009888 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_AMAX ||align="right"|0x7e00988c ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_WTRANS ||align="right"|0x7e009890 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_WTWAIT ||align="right"|0x7e009894 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_WMAX ||align="right"|0x7e009898 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_RTRANS ||align="right"|0x7e00989c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_RTWAIT ||align="right"|0x7e0098a0 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW1_RMAX ||align="right"|0x7e0098a4 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#APERF0_BW2_CTRL|APERF0_BW2_CTRL]] ||align="right"|0x7e0098c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0001f1f ||align="right"| 0000000000 ||
|-
| APERF0_BW2_ATRANS ||align="right"|0x7e0098c4 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_ATWAIT ||align="right"|0x7e0098c8 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_AMAX ||align="right"|0x7e0098cc ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_WTRANS ||align="right"|0x7e0098d0 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_WTWAIT ||align="right"|0x7e0098d4 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_WMAX ||align="right"|0x7e0098d8 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0ff0ffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_RTRANS ||align="right"|0x7e0098dc ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_RTWAIT ||align="right"|0x7e0098e0 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF0_BW2_RMAX ||align="right"|0x7e0098e4 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== APERF0_GEN_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF0_GEN_CTRL_ENABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| APERF0_GEN_CTRL_RESET || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|}
=== APERF0_BW0_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF0_BW0_CTRL_BUS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| APERF0_BW0_CTRL_ID || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| APERF0_BW0_CTRL_LATHALT || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| APERF0_BW0_CTRL_ID_EN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| APERF0_BW0_CTRL_EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| APERF0_BW0_CTRL_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== APERF0_BW1_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF0_BW1_CTRL_BUS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| APERF0_BW1_CTRL_ID || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| APERF0_BW1_CTRL_LATHALT || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| APERF0_BW1_CTRL_ID_EN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| APERF0_BW1_CTRL_EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| APERF0_BW1_CTRL_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== APERF0_BW2_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF0_BW2_CTRL_BUS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| APERF0_BW2_CTRL_ID || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| APERF0_BW2_CTRL_LATHALT || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| APERF0_BW2_CTRL_ID_EN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| APERF0_BW2_CTRL_EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| APERF0_BW2_CTRL_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
= APERF1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee08000 ||
|-
| id || 0x41584950 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#APERF1_GEN_CTRL|APERF1_GEN_CTRL]] ||align="right"|0x7ee08000 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| [[#APERF1_BW0_CTRL|APERF1_BW0_CTRL]] ||align="right"|0x7ee08040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0001f1f ||align="right"| 0000000000 ||
|-
| APERF1_BW0_ATRANS ||align="right"|0x7ee08044 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_ATWAIT ||align="right"|0x7ee08048 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_AMAX ||align="right"|0x7ee0804c ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_WTRANS ||align="right"|0x7ee08050 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_WTWAIT ||align="right"|0x7ee08054 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_WMAX ||align="right"|0x7ee08058 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_RTRANS ||align="right"|0x7ee0805c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_RTWAIT ||align="right"|0x7ee08060 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_RMAX ||align="right"|0x7ee08064 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW0_RPEND ||align="right"|0x7ee08068 ||align="center"| RO ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_RPEND ||align="right"|0x7ee08068 ||align="center"| RO ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_RPEND ||align="right"|0x7ee08068 ||align="center"| RO ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#APERF1_BW1_CTRL|APERF1_BW1_CTRL]] ||align="right"|0x7ee08080 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0001f1f ||align="right"| 0000000000 ||
|-
| APERF1_BW1_ATRANS ||align="right"|0x7ee08084 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_ATWAIT ||align="right"|0x7ee08088 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_AMAX ||align="right"|0x7ee0808c ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_WTRANS ||align="right"|0x7ee08090 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_WTWAIT ||align="right"|0x7ee08094 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_WMAX ||align="right"|0x7ee08098 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_RTRANS ||align="right"|0x7ee0809c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_RTWAIT ||align="right"|0x7ee080a0 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW1_RMAX ||align="right"|0x7ee080a4 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#APERF1_BW2_CTRL|APERF1_BW2_CTRL]] ||align="right"|0x7ee080c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0001f1f ||align="right"| 0000000000 ||
|-
| APERF1_BW2_ATRANS ||align="right"|0x7ee080c4 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_ATWAIT ||align="right"|0x7ee080c8 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_AMAX ||align="right"|0x7ee080cc ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_WTRANS ||align="right"|0x7ee080d0 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_WTWAIT ||align="right"|0x7ee080d4 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_WMAX ||align="right"|0x7ee080d8 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0ff0ffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_RTRANS ||align="right"|0x7ee080dc ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_RTWAIT ||align="right"|0x7ee080e0 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| APERF1_BW2_RMAX ||align="right"|0x7ee080e4 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== APERF1_GEN_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF1_GEN_CTRL_ENABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| APERF1_GEN_CTRL_RESET || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|}
=== APERF1_BW0_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF1_BW0_CTRL_BUS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| APERF1_BW0_CTRL_ID || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| APERF1_BW0_CTRL_LATHALT || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| APERF1_BW0_CTRL_ID_EN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| APERF1_BW0_CTRL_EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| APERF1_BW0_CTRL_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== APERF1_BW1_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF1_BW1_CTRL_BUS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| APERF1_BW1_CTRL_ID || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| APERF1_BW1_CTRL_LATHALT || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| APERF1_BW1_CTRL_ID_EN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| APERF1_BW1_CTRL_EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| APERF1_BW1_CTRL_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== APERF1_BW2_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| APERF1_BW2_CTRL_BUS || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| APERF1_BW2_CTRL_ID || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| APERF1_BW2_CTRL_LATHALT || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| APERF1_BW2_CTRL_ID_EN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| APERF1_BW2_CTRL_EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| APERF1_BW2_CTRL_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
= APHY_CSR =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee06000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| APHY_CSR_ADDR_REV_ID ||align="right"|0x7ee06000 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_GLBL_ADDR_DLL_RESET ||align="right"|0x7ee06004 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_GLBL_ADDR_DLL_RECAL ||align="right"|0x7ee06008 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_GLBL_ADDR_DLL_CNTRL ||align="right"|0x7ee0600c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_GLBL_ADDR_DLL_PH_LD_VAL ||align="right"|0x7ee06010 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_MASTER_DLL_OUTPUT ||align="right"|0x7ee06014 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_SLAVE_DLL_OFFSET ||align="right"|0x7ee06018 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_GLBL_ADR_MSTR_DLL_BYPEN ||align="right"|0x7ee0601c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_GLBL_ADR_DLL_LOCK_STAT ||align="right"|0x7ee06020 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_GLOBAL_RESET ||align="right"|0x7ee06024 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_POST_DIV_RESET ||align="right"|0x7ee06028 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL0 ||align="right"|0x7ee0602c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL1 ||align="right"|0x7ee06030 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_MDIV_VALUE ||align="right"|0x7ee06034 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_CONFIG_CNTRL ||align="right"|0x7ee06038 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_MISC_CNTRL ||align="right"|0x7ee0603c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_SPRDSPECT_CTRL0 ||align="right"|0x7ee06040 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_SPRDSPECT_CTRL1 ||align="right"|0x7ee06044 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_LOCK_STATUS ||align="right"|0x7ee06048 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_HOLD_CH ||align="right"|0x7ee0604c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_ENABLE_CH ||align="right"|0x7ee06050 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_BYPASS ||align="right"|0x7ee06054 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_PWRDWN ||align="right"|0x7ee06058 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_CH0_DESKEW_CTRL ||align="right"|0x7ee0605c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_CH1_DESKEW_CTRL ||align="right"|0x7ee06060 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_DDR_PLL_DESKEW_STATUS ||align="right"|0x7ee06064 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_PAD_DRV_SLEW_CTRL ||align="right"|0x7ee06068 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_PAD_MISC_CTRL ||align="right"|0x7ee0606c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_PVT_COMP_CTRL ||align="right"|0x7ee06070 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_PVT_COMP_OVRD_CTRL ||align="right"|0x7ee06074 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_PVT_COMP_STATUS ||align="right"|0x7ee06078 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_PVT_COMP_DEBUG ||align="right"|0x7ee0607c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_PHY_BIST_CNTRL_SPR ||align="right"|0x7ee06080 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_PHY_BIST_CA_CRC_SPR ||align="right"|0x7ee06084 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_SPR0_RW ||align="right"|0x7ee06088 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_SPR1_RO ||align="right"|0x7ee0608c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| APHY_CSR_ADDR_SPR_RO ||align="right"|0x7ee06090 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|}
== Register details ==
= ASB =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e00a000 ||
|-
| id || 0x62726467 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| ASB_AXI_BRDG_VERSION ||align="right"|0x7e00a000 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#ASB_CPR_CTRL|ASB_CPR_CTRL]] ||align="right"|0x7e00a004 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000007 ||
|-
| [[#ASB_V3D_S_CTRL|ASB_V3D_S_CTRL]] ||align="right"|0x7e00a008 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000007 ||
|-
| [[#ASB_V3D_M_CTRL|ASB_V3D_M_CTRL]] ||align="right"|0x7e00a00c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000007 ||
|-
| [[#ASB_ISP_S_CTRL|ASB_ISP_S_CTRL]] ||align="right"|0x7e00a010 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000007 ||
|-
| [[#ASB_ISP_M_CTRL|ASB_ISP_M_CTRL]] ||align="right"|0x7e00a014 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000007 ||
|-
| [[#ASB_H264_S_CTRL|ASB_H264_S_CTRL]] ||align="right"|0x7e00a018 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000007 ||
|-
| [[#ASB_H264_M_CTRL|ASB_H264_M_CTRL]] ||align="right"|0x7e00a01c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00000007 ||
|}
== Register details ==
=== ASB_CPR_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| ASB_CPR_CTRL_CLR_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| ASB_CPR_CTRL_CLR_ACK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| ASB_CPR_CTRL_EMPTY || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| ASB_CPR_CTRL_FULL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| ASB_CPR_CTRL_RCOUNT || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| ASB_CPR_CTRL_WCOUNT || 14 || 23 || 0x00ffc000 || 0xff003fff || 0x0 ||
|}
=== ASB_V3D_S_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| ASB_V3D_S_CTRL_CLR_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| ASB_V3D_S_CTRL_CLR_ACK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| ASB_V3D_S_CTRL_EMPTY || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| ASB_V3D_S_CTRL_FULL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| ASB_V3D_S_CTRL_RCOUNT || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| ASB_V3D_S_CTRL_WCOUNT || 14 || 23 || 0x00ffc000 || 0xff003fff || 0x0 ||
|}
=== ASB_V3D_M_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| ASB_V3D_M_CTRL_CLR_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| ASB_V3D_M_CTRL_CLR_ACK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| ASB_V3D_M_CTRL_EMPTY || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| ASB_V3D_M_CTRL_FULL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| ASB_V3D_M_CTRL_RCOUNT || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| ASB_V3D_M_CTRL_WCOUNT || 14 || 23 || 0x00ffc000 || 0xff003fff || 0x0 ||
|}
=== ASB_ISP_S_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| ASB_ISP_S_CTRL_CLR_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| ASB_ISP_S_CTRL_CLR_ACK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| ASB_ISP_S_CTRL_EMPTY || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| ASB_ISP_S_CTRL_FULL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| ASB_ISP_S_CTRL_RCOUNT || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| ASB_ISP_S_CTRL_WCOUNT || 14 || 23 || 0x00ffc000 || 0xff003fff || 0x0 ||
|}
=== ASB_ISP_M_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| ASB_ISP_M_CTRL_CLR_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| ASB_ISP_M_CTRL_CLR_ACK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| ASB_ISP_M_CTRL_EMPTY || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| ASB_ISP_M_CTRL_FULL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| ASB_ISP_M_CTRL_RCOUNT || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| ASB_ISP_M_CTRL_WCOUNT || 14 || 23 || 0x00ffc000 || 0xff003fff || 0x0 ||
|}
=== ASB_H264_S_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| ASB_H264_S_CTRL_CLR_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| ASB_H264_S_CTRL_CLR_ACK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| ASB_H264_S_CTRL_EMPTY || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| ASB_H264_S_CTRL_FULL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| ASB_H264_S_CTRL_RCOUNT || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| ASB_H264_S_CTRL_WCOUNT || 14 || 23 || 0x00ffc000 || 0xff003fff || 0x0 ||
|}
=== ASB_H264_M_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| ASB_H264_M_CTRL_CLR_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| ASB_H264_M_CTRL_CLR_ACK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| ASB_H264_M_CTRL_EMPTY || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| ASB_H264_M_CTRL_FULL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| ASB_H264_M_CTRL_RCOUNT || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| ASB_H264_M_CTRL_WCOUNT || 14 || 23 || 0x00ffc000 || 0xff003fff || 0x0 ||
|}
= AVE_IN =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e910000 ||
|-
| id || 0x61766530 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#AVE_IN_CTRL|AVE_IN_CTRL]] ||align="right"|0x7e910000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x87ffffff ||align="right"| 0x08000080 ||
|-
| [[#AVE_IN_STATUS|AVE_IN_STATUS]] ||align="right"|0x7e910004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x9f733f7f ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_BUF0_ADDRESS|AVE_IN_BUF0_ADDRESS]] ||align="right"|0x7e910008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_BUF1_ADDRESS|AVE_IN_BUF1_ADDRESS]] ||align="right"|0x7e91000c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_MAX_TRANSFER|AVE_IN_MAX_TRANSFER]] ||align="right"|0x7e910010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_LINE_LENGTH|AVE_IN_LINE_LENGTH]] ||align="right"|0x7e910014 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_CURRENT_ADDRESS|AVE_IN_CURRENT_ADDRESS]] ||align="right"|0x7e910018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_CURRENT_LINE_BUF0|AVE_IN_CURRENT_LINE_BUF0]] ||align="right"|0x7e91001c ||align="center"| RW ||align="right"| 32 ||align="right"| 0x80000fff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_CURRENT_LINE_BUF1|AVE_IN_CURRENT_LINE_BUF1]] ||align="right"|0x7e910020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x80000fff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_CURRENT_LINE_NUM|AVE_IN_CURRENT_LINE_NUM]] ||align="right"|0x7e910024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xe0000fff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_OVERRUN_ADDRESS|AVE_IN_OVERRUN_ADDRESS]] ||align="right"|0x7e910028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_LINE_NUM_INT|AVE_IN_LINE_NUM_INT]] ||align="right"|0x7e91002c ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_CALC_LINE_STEP|AVE_IN_CALC_LINE_STEP]] ||align="right"|0x7e910030 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| AVE_IN_OUTSTANDING_BUFF0 ||align="right"|0x7e910034 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| AVE_IN_OUTSTANDING_BUFF1 ||align="right"|0x7e910038 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| AVE_IN_CHAR_CTRL ||align="right"|0x7e91003c ||align="center"| RW ||align="right"| 32 ||align="right"| 0x8000000f ||align="right"| 0000000000 ||
|-
| AVE_IN_SYNC_CTRL ||align="right"|0x7e910040 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x0000008f ||align="right"| 0000000000 ||
|-
| [[#AVE_IN_FRAME_NUM|AVE_IN_FRAME_NUM]] ||align="right"|0x7e910044 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| AVE_IN_BLOCK_ID ||align="right"|0x7e910060 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x61766530 ||
|}
== Register details ==
=== AVE_IN_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_CTRL_OVERRUN_IRQ_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| AVE_IN_CTRL_BUF0_IRQ_EN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| AVE_IN_CTRL_BUF1_IRQ_EN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| AVE_IN_CTRL_BUF_SER_IRQ_EN || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| AVE_IN_CTRL_LINE_IRQ_EN || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| AVE_IN_CTRL_HSYNC_IRQ_EN || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| AVE_IN_CTRL_FRAME_RATE_IRQ_EN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| AVE_IN_CTRL_PRIV_MODE || 7 || 7 || 0x00000080 || 0xffffff7f || 0x1 ||
|-
| AVE_IN_CTRL_LENGTH_IN_PXLS || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| AVE_IN_CTRL_FRAME_MODE || 9 || 10 || 0x00000600 || 0xfffff9ff || 0x0 ||
|-
| AVE_IN_CTRL_BYTE_ORDER || 11 || 13 || 0x00003800 || 0xffffc7ff || 0x0 ||
|-
| AVE_IN_CTRL_EN_TRANSFER_MAX_ABORT || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| AVE_IN_CTRL_EN_OVERRUN_ABORT || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| AVE_IN_CTRL_LOW_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| AVE_IN_CTRL_HIGH_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| AVE_IN_CTRL_PRIORITY_LIMIT || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| AVE_IN_CTRL_ENABLE || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== AVE_IN_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_STATUS_OVERRUN_DET || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| AVE_IN_STATUS_BUF0_COMPL || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| AVE_IN_STATUS_BUF1_COMPL || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| AVE_IN_STATUS_BUF_NOT_SERV || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| AVE_IN_STATUS_LINE_NUM_HIT || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| AVE_IN_STATUS_HSYNC_DET || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| AVE_IN_STATUS_FRAME_RATE_DET || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| AVE_IN_STATUS_FRAME_RATE || 8 || 9 || 0x00000300 || 0xfffffcff || 0x0 ||
|-
| AVE_IN_STATUS_INTERLACED || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| AVE_IN_STATUS_EVEN_FIELD || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| AVE_IN_STATUS_VFORM_FIELD || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| AVE_IN_STATUS_CSYNC_FIELD || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| AVE_IN_STATUS_MAX_HIT || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| AVE_IN_STATUS_CURRENT_BUF || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| AVE_IN_STATUS_AXI_STATE || 20 || 22 || 0x00700000 || 0xff8fffff || 0x0 ||
|-
| AVE_IN_STATUS_OVERRUN_CNT || 24 || 28 || 0x1f000000 || 0xe0ffffff || 0x0 ||
|-
| AVE_IN_STATUS_CAPTURING || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== AVE_IN_BUF0_ADDRESS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_BUF0_ADDRESS_BUF0_ADDR || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== AVE_IN_BUF1_ADDRESS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_BUF1_ADDRESS_BUF1_ADDR || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== AVE_IN_MAX_TRANSFER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_MAX_TRANSFER_MAX_TRANSFER || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== AVE_IN_LINE_LENGTH ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_LINE_LENGTH_LINE_LENGTH || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== AVE_IN_CURRENT_ADDRESS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_CURRENT_ADDRESS_CUR_ADDR || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== AVE_IN_CURRENT_LINE_BUF0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_CURRENT_LINE_BUF0_CURRENT_LINE || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|-
| AVE_IN_CURRENT_LINE_BUF0_EVEN_FIELD || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== AVE_IN_CURRENT_LINE_BUF1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_CURRENT_LINE_BUF1_CURRENT_LINE || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|-
| AVE_IN_CURRENT_LINE_BUF1_EVEN_FIELD || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== AVE_IN_CURRENT_LINE_NUM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_CURRENT_LINE_NUM_CURRENT_LINE || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|-
| AVE_IN_CURRENT_LINE_NUM_BUFFER_POINTER || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| AVE_IN_CURRENT_LINE_NUM_INTERLACED || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| AVE_IN_CURRENT_LINE_NUM_EVEN_FIELD || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== AVE_IN_OVERRUN_ADDRESS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_OVERRUN_ADDRESS_OVERRUN_ADDR || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== AVE_IN_LINE_NUM_INT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_LINE_NUM_INT_LINE_NUM_INT || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== AVE_IN_CALC_LINE_STEP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_CALC_LINE_STEP_CALC_LINE_STEP || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== AVE_IN_FRAME_NUM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_IN_FRAME_NUM_FRAME_NUM || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
= AVE_OUT =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e240000 ||
|-
| id || 0x61766538 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#AVE_OUT_CTRL|AVE_OUT_CTRL]] ||align="right"|0x7e240000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0fff13f ||align="right"| 0x40000100 ||
|-
| [[#AVE_OUT_STATUS|AVE_OUT_STATUS]] ||align="right"|0x7e240004 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003f7 ||align="right"| 0000000000 ||
|-
| [[#AVE_OUT_OFFSET|AVE_OUT_OFFSET]] ||align="right"|0x7e240008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x80ffffff ||align="right"| 0x80109090 ||
|-
| [[#AVE_OUT_Y_COEFF|AVE_OUT_Y_COEFF]] ||align="right"|0x7e24000c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0x0994b43a ||
|-
| [[#AVE_OUT_CB_COEFF|AVE_OUT_CB_COEFF]] ||align="right"|0x7e240010 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0x3a9d5900 ||
|-
| [[#AVE_OUT_CR_COEFF|AVE_OUT_CR_COEFF]] ||align="right"|0x7e240014 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0x100ca7d6 ||
|-
| AVE_OUT_BLOCK_ID ||align="right"|0x7e240060 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x61766538 ||
|}
== Register details ==
=== AVE_OUT_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_OUT_CTRL_ERROR_IRQ_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| AVE_OUT_CTRL_COEFF_IRQ_EN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| AVE_OUT_CTRL_REFRESH_RATE || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| AVE_OUT_CTRL_MODE || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| AVE_OUT_CTRL_PRIV_ACCESS || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| AVE_OUT_CTRL_INTERLEAVE || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| AVE_OUT_CTRL_NTSC_PAL_IDENT || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| AVE_OUT_CTRL_INVERT_HSYNC || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| AVE_OUT_CTRL_INVERT_VSYNC || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| AVE_OUT_CTRL_INVERT_EVEN_FIELD || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| AVE_OUT_CTRL_INVERT_CSYNC || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| AVE_OUT_CTRL_INVERT_DSYNC || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| AVE_OUT_CTRL_BYTE_SWAP || 19 || 23 || 0x00f80000 || 0xff07ffff || 0x0 ||
|-
| AVE_OUT_CTRL_SOFT_RESET || 30 || 30 || 0x40000000 || 0xbfffffff || 0x1 ||
|-
| AVE_OUT_CTRL_ENABLE || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== AVE_OUT_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_OUT_STATUS_PXL_FORMAT_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| AVE_OUT_STATUS_PXL_OUTPUT_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| AVE_OUT_STATUS_COEFF_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| AVE_OUT_STATUS_HFRONT_PORCH || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| AVE_OUT_STATUS_HBACK_PORCH || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| AVE_OUT_STATUS_HSYNC || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| AVE_OUT_STATUS_VFRONT_PORCH || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| AVE_OUT_STATUS_VBACK_PORCH || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| AVE_OUT_STATUS_VSYNC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== AVE_OUT_OFFSET ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_OUT_OFFSET_BLUE_OFFSET || 0 || 7 || 0x000000ff || 0xffffff00 || 0x90 ||
|-
| AVE_OUT_OFFSET_GREEN_OFFSET || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x90 ||
|-
| AVE_OUT_OFFSET_RED_OFFSET || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x10 ||
|-
| AVE_OUT_OFFSET_EN_YCBCR_CLAMPING || 31 || 31 || 0x80000000 || 0x7fffffff || 0x1 ||
|}
=== AVE_OUT_Y_COEFF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_OUT_Y_COEFF_BLUE_COEFF || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x3a ||
|-
| AVE_OUT_Y_COEFF_GREEN_COEFF || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x12d ||
|-
| AVE_OUT_Y_COEFF_RED_COEFF || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x99 ||
|}
=== AVE_OUT_CB_COEFF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_OUT_CB_COEFF_BLUE_COEFF || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x100 ||
|-
| AVE_OUT_CB_COEFF_GREEN_COEFF || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x356 ||
|-
| AVE_OUT_CB_COEFF_RED_COEFF || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x3a9 ||
|}
=== AVE_OUT_CR_COEFF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| AVE_OUT_CR_COEFF_BLUE_COEFF || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x3d6 ||
|-
| AVE_OUT_CR_COEFF_GREEN_COEFF || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x329 ||
|-
| AVE_OUT_CR_COEFF_RED_COEFF || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x100 ||
|}
= CAM0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e800000 ||
|-
| id || 0x7563616d ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| CAM0_CAMCTL ||align="right"|0x7e800000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMSTA ||align="right"|0x7e800004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMANA ||align="right"|0x7e800008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000777 ||
|-
| CAM0_CAMPRI ||align="right"|0x7e80000c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMCLK ||align="right"|0x7e800010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM0_CAMCLT ||align="right"|0x7e800014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDAT0 ||align="right"|0x7e800018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM0_CAMDAT1 ||align="right"|0x7e80001c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM0_CAMDAT2 ||align="right"|0x7e800020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM0_CAMDAT3 ||align="right"|0x7e800024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM0_CAMDLT ||align="right"|0x7e800028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMCMP0 ||align="right"|0x7e80002c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMCMP1 ||align="right"|0x7e800030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMCAP0 ||align="right"|0x7e800034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMCAP1 ||align="right"|0x7e800038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBG0 ||align="right"|0x7e8000f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBG1 ||align="right"|0x7e8000f4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBG2 ||align="right"|0x7e8000f8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBG3 ||align="right"|0x7e8000fc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMICTL ||align="right"|0x7e800100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMISTA ||align="right"|0x7e800104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIDI0 ||align="right"|0x7e800108 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIPIPE ||align="right"|0x7e80010c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIBSA0 ||align="right"|0x7e800110 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIBEA0 ||align="right"|0x7e800114 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIBLS ||align="right"|0x7e800118 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIBWP ||align="right"|0x7e80011c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIHWIN ||align="right"|0x7e800120 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIHSTA ||align="right"|0x7e800124 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIVWIN ||align="right"|0x7e800128 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIVSTA ||align="right"|0x7e80012c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMICC ||align="right"|0x7e800130 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMICS ||align="right"|0x7e800134 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIDC ||align="right"|0x7e800138 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIDPO ||align="right"|0x7e80013c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIDCA ||align="right"|0x7e800140 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIDCD ||align="right"|0x7e800144 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIDS ||align="right"|0x7e800148 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDCS ||align="right"|0x7e800200 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBSA0 ||align="right"|0x7e800204 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBEA0 ||align="right"|0x7e800208 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBWP ||align="right"|0x7e80020c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBCTL ||align="right"|0x7e800300 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIBSA1 ||align="right"|0x7e800304 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIBEA1 ||align="right"|0x7e800308 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMIDI1 ||align="right"|0x7e80030c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBSA1 ||align="right"|0x7e800310 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMDBEA1 ||align="right"|0x7e800314 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM0_CAMMISC ||align="right"|0x7e800400 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= CAM1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e801000 ||
|-
| id || 0x7563616d ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| CAM1_CAMCTL ||align="right"|0x7e801000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMSTA ||align="right"|0x7e801004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMANA ||align="right"|0x7e801008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000777 ||
|-
| CAM1_CAMPRI ||align="right"|0x7e80100c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMCLK ||align="right"|0x7e801010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM1_CAMCLT ||align="right"|0x7e801014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDAT0 ||align="right"|0x7e801018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM1_CAMDAT1 ||align="right"|0x7e80101c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM1_CAMDAT2 ||align="right"|0x7e801020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM1_CAMDAT3 ||align="right"|0x7e801024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000002 ||
|-
| CAM1_CAMDLT ||align="right"|0x7e801028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMCMP0 ||align="right"|0x7e80102c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMCMP1 ||align="right"|0x7e801030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMCAP0 ||align="right"|0x7e801034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMCAP1 ||align="right"|0x7e801038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBG0 ||align="right"|0x7e8010f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBG1 ||align="right"|0x7e8010f4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBG2 ||align="right"|0x7e8010f8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBG3 ||align="right"|0x7e8010fc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMICTL ||align="right"|0x7e801100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMISTA ||align="right"|0x7e801104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIDI0 ||align="right"|0x7e801108 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIPIPE ||align="right"|0x7e80110c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIBSA0 ||align="right"|0x7e801110 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIBEA0 ||align="right"|0x7e801114 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIBLS ||align="right"|0x7e801118 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIBWP ||align="right"|0x7e80111c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIHWIN ||align="right"|0x7e801120 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIHSTA ||align="right"|0x7e801124 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIVWIN ||align="right"|0x7e801128 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIVSTA ||align="right"|0x7e80112c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMICC ||align="right"|0x7e801130 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMICS ||align="right"|0x7e801134 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIDC ||align="right"|0x7e801138 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIDPO ||align="right"|0x7e80113c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIDCA ||align="right"|0x7e801140 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIDCD ||align="right"|0x7e801144 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIDS ||align="right"|0x7e801148 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDCS ||align="right"|0x7e801200 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBSA0 ||align="right"|0x7e801204 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBEA0 ||align="right"|0x7e801208 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBWP ||align="right"|0x7e80120c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBCTL ||align="right"|0x7e801300 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIBSA1 ||align="right"|0x7e801304 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIBEA1 ||align="right"|0x7e801308 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMIDI1 ||align="right"|0x7e80130c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBSA1 ||align="right"|0x7e801310 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMDBEA1 ||align="right"|0x7e801314 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| CAM1_CAMMISC ||align="right"|0x7e801400 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= CCP2TX =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e001000 ||
|-
| id || 0x63637032 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#CCP2TX_TC|CCP2TX_TC]] ||align="right"|0x7e001000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x8000ff07 ||align="right"| 0x0000ff00 ||
|-
| [[#CCP2TX_TS|CCP2TX_TS]] ||align="right"|0x7e001004 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000f1f7f ||align="right"| 0000000000 ||
|-
| [[#CCP2TX_TAC|CCP2TX_TAC]] ||align="right"|0x7e001008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffff0f ||align="right"| 0x77434307 ||
|-
| [[#CCP2TX_TPC|CCP2TX_TPC]] ||align="right"|0x7e00100c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#CCP2TX_TSC|CCP2TX_TSC]] ||align="right"|0x7e001010 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0x00000002 ||
|-
| [[#CCP2TX_TIC|CCP2TX_TIC]] ||align="right"|0x7e001014 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000f7 ||align="right"| 0000000000 ||
|-
| [[#CCP2TX_TTC|CCP2TX_TTC]] ||align="right"|0x7e001018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x80ff1fff ||align="right"| 0x00000100 ||
|-
| [[#CCP2TX_TBA|CCP2TX_TBA]] ||align="right"|0x7e00101c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#CCP2TX_TDL|CCP2TX_TDL]] ||align="right"|0x7e001020 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#CCP2TX_TD|CCP2TX_TD]] ||align="right"|0x7e001024 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"|  ||
|-
| CCP2TX_TSPARE ||align="right"|0x7e001028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
=== CCP2TX_TC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TC_TEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CCP2TX_TC_MEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CCP2TX_TC_CLKM || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CCP2TX_TC_TIP || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0xff ||
|-
| CCP2TX_TC_SWR || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== CCP2TX_TS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TS_TXB || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CCP2TX_TS_IEB || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CCP2TX_TS_ARE || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CCP2TX_TS_TUE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CCP2TX_TS_TFE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CCP2TX_TS_TFF || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CCP2TX_TS_TFP || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CCP2TX_TS_TQL || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| CCP2TX_TS_IS || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| CCP2TX_TS_TII || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| CCP2TX_TS_TEI || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| CCP2TX_TS_TQI || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|}
=== CCP2TX_TAC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TAC_ARST || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| CCP2TX_TAC_APD || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| CCP2TX_TAC_BPD || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| CCP2TX_TAC_TPC || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CCP2TX_TAC_DLAC || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x43 ||
|-
| CCP2TX_TAC_CLAC || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x43 ||
|-
| CCP2TX_TAC_PTATADJ || 24 || 27 || 0x0f000000 || 0xf0ffffff || 0x7 ||
|-
| CCP2TX_TAC_CTATADJ || 28 || 31 || 0xf0000000 || 0x0fffffff || 0x7 ||
|}
=== CCP2TX_TPC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TPC_TNP || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CCP2TX_TPC_TPP || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| CCP2TX_TPC_TPT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== CCP2TX_TSC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TSC_TSM || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x2 ||
|}
=== CCP2TX_TIC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TIC_TIIE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CCP2TX_TIC_TEIE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CCP2TX_TIC_TQIE || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CCP2TX_TIC_TQIT || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|}
=== CCP2TX_TTC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TTC_LCN || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CCP2TX_TTC_LSC || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| CCP2TX_TTC_LEC || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x1 ||
|-
| CCP2TX_TTC_FSP || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| CCP2TX_TTC_BI || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x0 ||
|-
| CCP2TX_TTC_ATX || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== CCP2TX_TBA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TBA_ADDR || 0 || 29 || 0x3fffffff || 0xc0000000 || 0x0 ||
|}
=== CCP2TX_TDL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TDL_LEN || 0 || 29 || 0x3fffffff || 0xc0000000 || 0x0 ||
|}
=== CCP2TX_TD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CCP2TX_TD_TCS || 0 || 4 || 0x0000001f || 0xffffffe0 ||  ||
|-
| CCP2TX_TD_IES || 5 || 6 || 0x00000060 || 0xffffff9f ||  ||
|}
= CM =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e101000 ||
|-
| id || 0x0000636d ||
|-
| password || 0x5a000000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#CM_GNRICCTL|CM_GNRICCTL]] ||align="right"|0x7e101000 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| [[#CM_GNRICDIV|CM_GNRICDIV]] ||align="right"|0x7e101004 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_VPUCTL|CM_VPUCTL]] ||align="right"|0x7e101008 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003cf ||align="right"| 0x00000041 ||
|-
| [[#CM_VPUDIV|CM_VPUDIV]] ||align="right"|0x7e10100c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00fffff0 ||align="right"| 0x00001000 ||
|-
| [[#CM_SYSCTL|CM_SYSCTL]] ||align="right"|0x7e101010 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x00000040 ||align="right"| 0x00000040 ||
|-
| [[#CM_SYSDIV|CM_SYSDIV]] ||align="right"|0x7e101014 ||align="center"| RO ||align="right"| 13 ||align="right"| 0x00001000 ||align="right"| 0x00001000 ||
|-
| [[#CM_PERIACTL|CM_PERIACTL]] ||align="right"|0x7e101018 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x00000040 ||align="right"| 0x00000040 ||
|-
| [[#CM_PERIADIV|CM_PERIADIV]] ||align="right"|0x7e10101c ||align="center"| RO ||align="right"| 13 ||align="right"| 0x00001000 ||align="right"| 0x00001000 ||
|-
| [[#CM_PERIICTL|CM_PERIICTL]] ||align="right"|0x7e101020 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x00000040 ||align="right"| 0000000000 ||
|-
| [[#CM_PERIIDIV|CM_PERIIDIV]] ||align="right"|0x7e101024 ||align="center"| RO ||align="right"| 13 ||align="right"| 0x00001000 ||align="right"| 0x00001000 ||
|-
| [[#CM_H264CTL|CM_H264CTL]] ||align="right"|0x7e101028 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000040 ||
|-
| [[#CM_H264DIV|CM_H264DIV]] ||align="right"|0x7e10102c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_ISPCTL|CM_ISPCTL]] ||align="right"|0x7e101030 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000040 ||
|-
| [[#CM_ISPDIV|CM_ISPDIV]] ||align="right"|0x7e101034 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_V3DCTL|CM_V3DCTL]] ||align="right"|0x7e101038 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000040 ||
|-
| [[#CM_V3DDIV|CM_V3DDIV]] ||align="right"|0x7e10103c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_CAM0CTL|CM_CAM0CTL]] ||align="right"|0x7e101040 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_CAM0DIV|CM_CAM0DIV]] ||align="right"|0x7e101044 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_CAM1CTL|CM_CAM1CTL]] ||align="right"|0x7e101048 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_CAM1DIV|CM_CAM1DIV]] ||align="right"|0x7e10104c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_CCP2CTL|CM_CCP2CTL]] ||align="right"|0x7e101050 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x00000397 ||align="right"| 0000000000 ||
|-
| [[#CM_CCP2DIV|CM_CCP2DIV]] ||align="right"|0x7e101054 ||align="center"| RO ||align="right"| 13 ||align="right"| 0x00001000 ||align="right"| 0x00001000 ||
|-
| [[#CM_DSI0ECTL|CM_DSI0ECTL]] ||align="right"|0x7e101058 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_DSI0EDIV|CM_DSI0EDIV]] ||align="right"|0x7e10105c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_DSI0PCTL|CM_DSI0PCTL]] ||align="right"|0x7e101060 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x0000039f ||align="right"| 0000000000 ||
|-
| [[#CM_DSI0PDIV|CM_DSI0PDIV]] ||align="right"|0x7e101064 ||align="center"| RO ||align="right"| 13 ||align="right"| 0x00001000 ||align="right"| 0x00001000 ||
|-
| [[#CM_DPICTL|CM_DPICTL]] ||align="right"|0x7e101068 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_DPIDIV|CM_DPIDIV]] ||align="right"|0x7e10106c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_GP0CTL|CM_GP0CTL]] ||align="right"|0x7e101070 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x000007bf ||align="right"| 0x00000200 ||
|-
| [[#CM_GP0DIV|CM_GP0DIV]] ||align="right"|0x7e101074 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_GP1CTL|CM_GP1CTL]] ||align="right"|0x7e101078 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x000007bf ||align="right"| 0x00000200 ||
|-
| [[#CM_GP1DIV|CM_GP1DIV]] ||align="right"|0x7e10107c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_GP2CTL|CM_GP2CTL]] ||align="right"|0x7e101080 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_GP2DIV|CM_GP2DIV]] ||align="right"|0x7e101084 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_HSMCTL|CM_HSMCTL]] ||align="right"|0x7e101088 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0000000000 ||
|-
| [[#CM_HSMDIV|CM_HSMDIV]] ||align="right"|0x7e10108c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_OTPCTL|CM_OTPCTL]] ||align="right"|0x7e101090 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003b3 ||align="right"| 0x00000011 ||
|-
| [[#CM_OTPDIV|CM_OTPDIV]] ||align="right"|0x7e101094 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001f000 ||align="right"| 0x00004000 ||
|-
| [[#CM_PCMCTL|CM_PCMCTL]] ||align="right"|0x7e101098 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x000007bf ||align="right"| 0x00000200 ||
|-
| [[#CM_PCMDIV|CM_PCMDIV]] ||align="right"|0x7e10109c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_PWMCTL|CM_PWMCTL]] ||align="right"|0x7e1010a0 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x000007bf ||align="right"| 0x00000200 ||
|-
| [[#CM_PWMDIV|CM_PWMDIV]] ||align="right"|0x7e1010a4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_SLIMCTL|CM_SLIMCTL]] ||align="right"|0x7e1010a8 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x000007bf ||align="right"| 0x00000200 ||
|-
| [[#CM_SLIMDIV|CM_SLIMDIV]] ||align="right"|0x7e1010ac ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_SMICTL|CM_SMICTL]] ||align="right"|0x7e1010b0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_SMIDIV|CM_SMIDIV]] ||align="right"|0x7e1010b4 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_TCNTCTL|CM_TCNTCTL]] ||align="right"|0x7e1010c0 ||align="center"| RW ||align="right"| 14 ||align="right"| 0x000030cf ||align="right"| 0000000000 ||
|-
| [[#CM_TCNTCNT|CM_TCNTCNT]] ||align="right"|0x7e1010c4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_TECCTL|CM_TECCTL]] ||align="right"|0x7e1010c8 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003b3 ||align="right"| 0000000000 ||
|-
| [[#CM_TECDIV|CM_TECDIV]] ||align="right"|0x7e1010cc ||align="center"| RW ||align="right"| 18 ||align="right"| 0x0003f000 ||align="right"| 0000000000 ||
|-
| [[#CM_TD0CTL|CM_TD0CTL]] ||align="right"|0x7e1010d0 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x00001bff ||align="right"| 0000000000 ||
|-
| [[#CM_TD0DIV|CM_TD0DIV]] ||align="right"|0x7e1010d4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_TD1CTL|CM_TD1CTL]] ||align="right"|0x7e1010d8 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x00001bff ||align="right"| 0000000000 ||
|-
| [[#CM_TD1DIV|CM_TD1DIV]] ||align="right"|0x7e1010dc ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_TSENSCTL|CM_TSENSCTL]] ||align="right"|0x7e1010e0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003b3 ||align="right"| 0000000000 ||
|-
| [[#CM_TSENSDIV|CM_TSENSDIV]] ||align="right"|0x7e1010e4 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001f000 ||align="right"| 0000000000 ||
|-
| [[#CM_TIMERCTL|CM_TIMERCTL]] ||align="right"|0x7e1010e8 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003b3 ||align="right"| 0000000000 ||
|-
| [[#CM_TIMERDIV|CM_TIMERDIV]] ||align="right"|0x7e1010ec ||align="center"| RW ||align="right"| 18 ||align="right"| 0x0003ffff ||align="right"| 0000000000 ||
|-
| [[#CM_UARTCTL|CM_UARTCTL]] ||align="right"|0x7e1010f0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_UARTDIV|CM_UARTDIV]] ||align="right"|0x7e1010f4 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0000000000 ||
|-
| [[#CM_VECCTL|CM_VECCTL]] ||align="right"|0x7e1010f8 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_VECDIV|CM_VECDIV]] ||align="right"|0x7e1010fc ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000f000 ||align="right"| 0000000000 ||
|-
| [[#CM_OSCCOUNT|CM_OSCCOUNT]] ||align="right"|0x7e101100 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_PLLA|CM_PLLA]] ||align="right"|0x7e101104 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000300 ||
|-
| [[#CM_PLLC|CM_PLLC]] ||align="right"|0x7e101108 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000300 ||
|-
| [[#CM_PLLD|CM_PLLD]] ||align="right"|0x7e10110c ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x00000300 ||
|-
| [[#CM_PLLH|CM_PLLH]] ||align="right"|0x7e101110 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x00000307 ||align="right"| 0x00000300 ||
|-
| [[#CM_LOCK|CM_LOCK]] ||align="right"|0x7e101114 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x00001f1f ||align="right"| 0000000000 ||
|-
| [[#CM_EVENT|CM_EVENT]] ||align="right"|0x7e101118 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_INTEN|CM_INTEN]] ||align="right"|0x7e10111c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_DSI0HSCK|CM_DSI0HSCK]] ||align="right"|0x7e101120 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#CM_CKSM|CM_CKSM]] ||align="right"|0x7e101124 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0000000000 ||
|-
| [[#CM_OSCFREQI|CM_OSCFREQI]] ||align="right"|0x7e101128 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#CM_OSCFREQF|CM_OSCFREQF]] ||align="right"|0x7e10112c ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| [[#CM_PLLTCTL|CM_PLLTCTL]] ||align="right"|0x7e101130 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000a7 ||align="right"| 0000000000 ||
|-
| [[#CM_PLLTCNT0|CM_PLLTCNT0]] ||align="right"|0x7e101134 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_PLLTCNT1|CM_PLLTCNT1]] ||align="right"|0x7e101138 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_PLLTCNT2|CM_PLLTCNT2]] ||align="right"|0x7e10113c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_PLLTCNT3|CM_PLLTCNT3]] ||align="right"|0x7e101140 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_TDCLKEN|CM_TDCLKEN]] ||align="right"|0x7e101144 ||align="center"| RW ||align="right"| 14 ||align="right"| 0x00003fff ||align="right"| 0000000000 ||
|-
| [[#CM_BURSTCTL|CM_BURSTCTL]] ||align="right"|0x7e101148 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000b0 ||align="right"| 0000000000 ||
|-
| [[#CM_BURSTCNT|CM_BURSTCNT]] ||align="right"|0x7e10114c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#CM_DSI1ECTL|CM_DSI1ECTL]] ||align="right"|0x7e101158 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_DSI1EDIV|CM_DSI1EDIV]] ||align="right"|0x7e10115c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|-
| [[#CM_DSI1PCTL|CM_DSI1PCTL]] ||align="right"|0x7e101160 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x0000039f ||align="right"| 0000000000 ||
|-
| [[#CM_DSI1PDIV|CM_DSI1PDIV]] ||align="right"|0x7e101164 ||align="center"| RO ||align="right"| 13 ||align="right"| 0x00001000 ||align="right"| 0x00001000 ||
|-
| [[#CM_DFTCTL|CM_DFTCTL]] ||align="right"|0x7e101168 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_DFTDIV|CM_DFTDIV]] ||align="right"|0x7e10116c ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001f000 ||align="right"| 0000000000 ||
|-
| [[#CM_PLLB|CM_PLLB]] ||align="right"|0x7e101170 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x00000303 ||align="right"| 0x00000300 ||
|-
| [[#CM_PULSECTL|CM_PULSECTL]] ||align="right"|0x7e101190 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003b3 ||align="right"| 0x00000011 ||
|-
| [[#CM_PULSEDIV|CM_PULSEDIV]] ||align="right"|0x7e101194 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00fff000 ||align="right"| 0x0001b000 ||
|-
| [[#CM_SDCCTL|CM_SDCCTL]] ||align="right"|0x7e1011a8 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x0003f3bf ||align="right"| 0x00004000 ||
|-
| [[#CM_SDCDIV|CM_SDCDIV]] ||align="right"|0x7e1011ac ||align="center"| RW ||align="right"| 18 ||align="right"| 0x0003f000 ||align="right"| 0000000000 ||
|-
| [[#CM_ARMCTL|CM_ARMCTL]] ||align="right"|0x7e1011b0 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x000013bf ||align="right"| 0x00000004 ||
|-
| [[#CM_ARMDIV|CM_ARMDIV]] ||align="right"|0x7e1011b4 ||align="center"| RO ||align="right"| 13 ||align="right"| 0x00001000 ||align="right"| 0x00001000 ||
|-
| [[#CM_AVEOCTL|CM_AVEOCTL]] ||align="right"|0x7e1011b8 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_AVEODIV|CM_AVEODIV]] ||align="right"|0x7e1011bc ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000f000 ||align="right"| 0000000000 ||
|-
| [[#CM_EMMCCTL|CM_EMMCCTL]] ||align="right"|0x7e1011c0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003bf ||align="right"| 0000000000 ||
|-
| [[#CM_EMMCDIV|CM_EMMCDIV]] ||align="right"|0x7e1011c4 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff0 ||align="right"| 0000000000 ||
|}
== Register details ==
=== CM_GNRICCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GNRICCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_GNRICCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_GNRICCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_GNRICCTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_GNRICCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_GNRICCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_GNRICCTL_MASH || 9 || 10 || 0x00000600 || 0xfffff9ff || 0x0 ||
|-
| CM_GNRICCTL_FLIP || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|}
=== CM_GNRICDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GNRICDIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_VPUCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_VPUCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x1 ||
|-
| CM_VPUCTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|-
| CM_VPUCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_VPUCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_VPUCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_VPUDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_VPUDIV_DIV || 4 || 23 || 0x00fffff0 || 0xff00000f || 0x100 ||
|}
=== CM_SYSCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SYSCTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|}
=== CM_SYSDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SYSDIV_DIV || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== CM_PERIACTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PERIACTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|}
=== CM_PERIADIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PERIADIV_DIV || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== CM_PERIICTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PERIICTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|}
=== CM_PERIIDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PERIIDIV_DIV || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== CM_H264CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_H264CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_H264CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_H264CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_H264CTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|-
| CM_H264CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_H264CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_H264CTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_H264DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_H264DIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_ISPCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_ISPCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_ISPCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_ISPCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_ISPCTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|-
| CM_ISPCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_ISPCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_ISPCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_ISPDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_ISPDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_V3DCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_V3DCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_V3DCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_V3DCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_V3DCTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|-
| CM_V3DCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_V3DCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_V3DCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_V3DDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_V3DDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_CAM0CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_CAM0CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_CAM0CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_CAM0CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_CAM0CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_CAM0CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_CAM0CTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_CAM0DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_CAM0DIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_CAM1CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_CAM1CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_CAM1CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_CAM1CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_CAM1CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_CAM1CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_CAM1CTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_CAM1DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_CAM1DIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_CCP2CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_CCP2CTL_SRC || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| CM_CCP2CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_CCP2CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_CCP2CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_CCP2CTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_CCP2DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_CCP2DIV_DIV || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== CM_DSI0ECTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI0ECTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_DSI0ECTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_DSI0ECTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_DSI0ECTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_DSI0ECTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_DSI0ECTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_DSI0EDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI0EDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_DSI0PCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI0PCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_DSI0PCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_DSI0PCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_DSI0PCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_DSI0PCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_DSI0PDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI0PDIV_DIV || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== CM_DPICTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DPICTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_DPICTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_DPICTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_DPICTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_DPICTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_DPICTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_DPIDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DPIDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_GP0CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GP0CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_GP0CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_GP0CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_GP0CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_GP0CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_GP0CTL_MASH || 9 || 10 || 0x00000600 || 0xfffff9ff || 0x1 ||
|}
=== CM_GP0DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GP0DIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_GP1CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GP1CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_GP1CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_GP1CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_GP1CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_GP1CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_GP1CTL_MASH || 9 || 10 || 0x00000600 || 0xfffff9ff || 0x1 ||
|}
=== CM_GP1DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GP1DIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_GP2CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GP2CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_GP2CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_GP2CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_GP2CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_GP2CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_GP2CTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_GP2DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_GP2DIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_HSMCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_HSMCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_HSMCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_HSMCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_HSMCTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_HSMCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_HSMCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_HSMCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_HSMDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_HSMDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_OTPCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_OTPCTL_SRC || 0 || 1 || 0x00000003 || 0xfffffffc || 0x1 ||
|-
| CM_OTPCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| CM_OTPCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_OTPCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_OTPCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_OTPCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_OTPDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_OTPDIV_DIV || 12 || 16 || 0x0001f000 || 0xfffe0fff || 0x4 ||
|}
=== CM_PCMCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PCMCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_PCMCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_PCMCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_PCMCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_PCMCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_PCMCTL_MASH || 9 || 10 || 0x00000600 || 0xfffff9ff || 0x1 ||
|}
=== CM_PCMDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PCMDIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_PWMCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PWMCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_PWMCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_PWMCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_PWMCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_PWMCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_PWMCTL_MASH || 9 || 10 || 0x00000600 || 0xfffff9ff || 0x1 ||
|}
=== CM_PWMDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PWMDIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_SLIMCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SLIMCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_SLIMCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_SLIMCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_SLIMCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_SLIMCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_SLIMCTL_MASH || 9 || 10 || 0x00000600 || 0xfffff9ff || 0x1 ||
|}
=== CM_SLIMDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SLIMDIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_SMICTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SMICTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_SMICTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_SMICTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_SMICTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_SMICTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_SMICTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_SMIDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SMIDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_TCNTCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TCNTCTL_SRC0 || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_TCNTCTL_KILL || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_TCNTCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_TCNTCTL_SRC1 || 12 || 13 || 0x00003000 || 0xffffcfff || 0x0 ||
|}
=== CM_TCNTCNT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TCNTCNT_CNT || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_TECCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TECCTL_SRC || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| CM_TECCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_TECCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_TECCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_TECCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_TECCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_TECDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TECDIV_DIV || 12 || 17 || 0x0003f000 || 0xfffc0fff || 0x0 ||
|}
=== CM_TD0CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TD0CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_TD0CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_TD0CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_TD0CTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_TD0CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_TD0CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_TD0CTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_TD0CTL_FLIP || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| CM_TD0CTL_STEP || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|}
=== CM_TD0DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TD0DIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_TD1CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TD1CTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_TD1CTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_TD1CTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_TD1CTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_TD1CTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_TD1CTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_TD1CTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_TD1CTL_FLIP || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| CM_TD1CTL_STEP || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|}
=== CM_TD1DIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TD1DIV_DIV || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_TSENSCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TSENSCTL_SRC || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| CM_TSENSCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_TSENSCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_TSENSCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_TSENSCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_TSENSCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_TSENSDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TSENSDIV_DIV || 12 || 16 || 0x0001f000 || 0xfffe0fff || 0x0 ||
|}
=== CM_TIMERCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TIMERCTL_SRC || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| CM_TIMERCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_TIMERCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_TIMERCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_TIMERCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_TIMERCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_TIMERDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TIMERDIV_DIV || 0 || 17 || 0x0003ffff || 0xfffc0000 || 0x0 ||
|}
=== CM_UARTCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_UARTCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_UARTCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_UARTCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_UARTCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_UARTCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_UARTCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_UARTDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_UARTDIV_DIV || 0 || 21 || 0x003fffff || 0xffc00000 || 0x0 ||
|}
=== CM_VECCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_VECCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_VECCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_VECCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_VECCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_VECCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_VECCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_VECDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_VECDIV_DIV || 12 || 15 || 0x0000f000 || 0xffff0fff || 0x0 ||
|}
=== CM_OSCCOUNT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_OSCCOUNT_NUM || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_PLLA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLA_LOADDSI0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_PLLA_HOLDDSI0 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_PLLA_LOADCCP2 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_PLLA_HOLDCCP2 || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CM_PLLA_LOADCORE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_PLLA_HOLDCORE || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_PLLA_LOADPER || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_PLLA_HOLDPER || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_PLLA_ANARST || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| CM_PLLA_DIGRST || 9 || 9 || 0x00000200 || 0xfffffdff || 0x1 ||
|}
=== CM_PLLC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLC_LOADCORE0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_PLLC_HOLDCORE0 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_PLLC_LOADCORE1 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_PLLC_HOLDCORE1 || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CM_PLLC_LOADCORE2 || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_PLLC_HOLDCORE2 || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_PLLC_LOADPER || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_PLLC_HOLDPER || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_PLLC_ANARST || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| CM_PLLC_DIGRST || 9 || 9 || 0x00000200 || 0xfffffdff || 0x1 ||
|}
=== CM_PLLD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLD_LOADDSI0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_PLLD_HOLDDSI0 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_PLLD_LOADDSI1 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_PLLD_HOLDDSI1 || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CM_PLLD_LOADCORE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_PLLD_HOLDCORE || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_PLLD_LOADPER || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_PLLD_HOLDPER || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_PLLD_ANARST || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| CM_PLLD_DIGRST || 9 || 9 || 0x00000200 || 0xfffffdff || 0x1 ||
|}
=== CM_PLLH ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLH_LOADPIX || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_PLLH_LOADAUX || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_PLLH_LOADRCAL || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_PLLH_ANARST || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| CM_PLLH_DIGRST || 9 || 9 || 0x00000200 || 0xfffffdff || 0x1 ||
|}
=== CM_LOCK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_LOCK_LOCKA || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_LOCK_LOCKB || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_LOCK_LOCKC || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_LOCK_LOCKD || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CM_LOCK_LOCKH || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_LOCK_FLOCKA || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_LOCK_FLOCKB || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_LOCK_FLOCKC || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| CM_LOCK_FLOCKD || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| CM_LOCK_FLOCKH || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|}
=== CM_EVENT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_EVENT_GAINA || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_EVENT_GAINB || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_EVENT_GAINC || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_EVENT_GAIND || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CM_EVENT_GAINH || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_EVENT_LOSSA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_EVENT_LOSSB || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_EVENT_LOSSC || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_EVENT_LOSSD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_EVENT_LOSSH || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_EVENT_FGAINA || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| CM_EVENT_FGAINB || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| CM_EVENT_FGAINC || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| CM_EVENT_FGAIND || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| CM_EVENT_FLOSSA || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| CM_EVENT_FLOSSB || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| CM_EVENT_FLOSSC || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| CM_EVENT_FLOSSD || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| CM_EVENT_BADPASS || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| CM_EVENT_WRFAIL || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| CM_EVENT_A2WDONE || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| CM_EVENT_OCDONE || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| CM_EVENT_RESUS || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| CM_EVENT_BURSTDONE || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|}
=== CM_INTEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_INTEN_GAINA || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_INTEN_GAINB || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_INTEN_GAINC || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_INTEN_GAIND || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CM_INTEN_GAINH || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_INTEN_LOSSA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_INTEN_LOSSB || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_INTEN_LOSSC || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_INTEN_LOSSD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_INTEN_LOSSH || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_INTEN_FGAINA || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| CM_INTEN_FGAINB || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| CM_INTEN_FGAINC || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| CM_INTEN_FGAIND || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| CM_INTEN_FLOSSA || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| CM_INTEN_FLOSSB || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| CM_INTEN_FLOSSC || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| CM_INTEN_FLOSSD || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| CM_INTEN_BADPASS || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| CM_INTEN_WRFAIL || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| CM_INTEN_A2WDONE || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| CM_INTEN_OCDONE || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| CM_INTEN_RESUS || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| CM_INTEN_BURSTDONE || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|}
=== CM_DSI0HSCK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI0HSCK_SELPLLD || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== CM_CKSM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_CKSM_STATE || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| CM_CKSM_FRCE || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| CM_CKSM_CFG || 16 || 17 || 0x00030000 || 0xfffcffff || 0x0 ||
|-
| CM_CKSM_OSC || 18 || 19 || 0x000c0000 || 0xfff3ffff || 0x0 ||
|-
| CM_CKSM_AUTO || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| CM_CKSM_STEP || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|}
=== CM_OSCFREQI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_OSCFREQI_INT || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|}
=== CM_OSCFREQF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_OSCFREQF_FRAC || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|}
=== CM_PLLTCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLTCTL_SRC || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| CM_PLLTCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_PLLTCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|}
=== CM_PLLTCNT0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLTCNT0_CNT || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_PLLTCNT1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLTCNT1_CNT || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_PLLTCNT2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLTCNT2_CNT || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_PLLTCNT3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLTCNT3_CNT || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_TDCLKEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_TDCLKEN_PLLABYP || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_TDCLKEN_PLLBBYP || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_TDCLKEN_PLLCBYP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| CM_TDCLKEN_PLLDBYP || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| CM_TDCLKEN_PLLADIV2 || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_TDCLKEN_PLLBDIV2 || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_TDCLKEN_PLLCDIV2 || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| CM_TDCLKEN_PLLDDIV2 || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_TDCLKEN_HDMIBYP || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_TDCLKEN_MPHIWDFT || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_TDCLKEN_MPHIRDFT || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| CM_TDCLKEN_USBDFT || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| CM_TDCLKEN_SLIMDFT || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| CM_TDCLKEN_IMAGETD || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|}
=== CM_BURSTCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_BURSTCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_BURSTCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_BURSTCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|}
=== CM_BURSTCNT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_BURSTCNT_CNT || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== CM_DSI1ECTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI1ECTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_DSI1ECTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_DSI1ECTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_DSI1ECTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_DSI1ECTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_DSI1ECTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_DSI1EDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI1EDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
=== CM_DSI1PCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI1PCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_DSI1PCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_DSI1PCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_DSI1PCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_DSI1PCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_DSI1PDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DSI1PDIV_DIV || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== CM_DFTCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DFTCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_DFTCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_DFTCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_DFTCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_DFTCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_DFTCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_DFTDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_DFTDIV_DIV || 12 || 16 || 0x0001f000 || 0xfffe0fff || 0x0 ||
|}
=== CM_PLLB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PLLB_LOADARM || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| CM_PLLB_HOLDARM || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| CM_PLLB_ANARST || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| CM_PLLB_DIGRST || 9 || 9 || 0x00000200 || 0xfffffdff || 0x1 ||
|}
=== CM_PULSECTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PULSECTL_SRC || 0 || 1 || 0x00000003 || 0xfffffffc || 0x1 ||
|-
| CM_PULSECTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| CM_PULSECTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_PULSECTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_PULSECTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_PULSECTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_PULSEDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_PULSEDIV_DIV || 12 || 23 || 0x00fff000 || 0xff000fff || 0x1b ||
|}
=== CM_SDCCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SDCCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_SDCCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_SDCCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_SDCCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_SDCCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_SDCCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_SDCCTL_CTRL || 12 || 15 || 0x0000f000 || 0xffff0fff || 0x4 ||
|-
| CM_SDCCTL_ACCPT || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| CM_SDCCTL_UPDATE || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|}
=== CM_SDCDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_SDCDIV_DIV || 12 || 17 || 0x0003f000 || 0xfffc0fff || 0x0 ||
|}
=== CM_ARMCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_ARMCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x4 ||
|-
| CM_ARMCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_ARMCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_ARMCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_ARMCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_ARMCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| CM_ARMCTL_AXIHALF || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|}
=== CM_ARMDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_ARMDIV_DIV || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== CM_AVEOCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_AVEOCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_AVEOCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_AVEOCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_AVEOCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_AVEOCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_AVEOCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_AVEODIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_AVEODIV_DIV || 12 || 15 || 0x0000f000 || 0xffff0fff || 0x0 ||
|}
=== CM_EMMCCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_EMMCCTL_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CM_EMMCCTL_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| CM_EMMCCTL_KILL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| CM_EMMCCTL_BUSY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| CM_EMMCCTL_BUSYD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| CM_EMMCCTL_FRAC || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== CM_EMMCDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CM_EMMCDIV_DIV || 4 || 15 || 0x0000fff0 || 0xffff000f || 0x0 ||
|}
= CMI =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e802000 ||
|-
| id || 0x00636d69 ||
|-
| password || 0x5a000000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#CMI_CAM0|CMI_CAM0]] ||align="right"|0x7e802000 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#CMI_CAM1|CMI_CAM1]] ||align="right"|0x7e802004 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0000000000 ||
|-
| [[#CMI_CAMTEST|CMI_CAMTEST]] ||align="right"|0x7e802008 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#CMI_USBCTL|CMI_USBCTL]] ||align="right"|0x7e802010 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x00000040 ||align="right"| 0x00000040 ||
|}
== Register details ==
=== CMI_CAM0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CMI_CAM0_HSSRC || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| CMI_CAM0_RX0SRC || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| CMI_CAM0_RX1SRC || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|}
=== CMI_CAM1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CMI_CAM1_HSSRC || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| CMI_CAM1_RX0SRC || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| CMI_CAM1_RX1SRC || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| CMI_CAM1_RX2SRC || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| CMI_CAM1_RX3SRC || 8 || 9 || 0x00000300 || 0xfffffcff || 0x0 ||
|}
=== CMI_CAMTEST ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CMI_CAMTEST_SRC || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| CMI_CAMTEST_ENAB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== CMI_USBCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| CMI_USBCTL_GATE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|}
= CPG =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e211000 ||
|-
| id || 0x67706320 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| CPG_Config ||align="right"|0x7e211000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_IntStatus ||align="right"|0x7e211004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Trigger ||align="right"|0x7e211008 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"|  ||
|-
| CPG_Param0 ||align="right"|0x7e211010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Param1 ||align="right"|0x7e211014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Param2 ||align="right"|0x7e211018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Param3 ||align="right"|0x7e21101c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Debug0 ||align="right"|0x7e211040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Debug1 ||align="right"|0x7e211044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Debug2 ||align="right"|0x7e211048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| CPG_Debug3 ||align="right"|0x7e21104c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= DMA =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007fe0 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| DMA_CB_2DSTR || MACRO ||
|-
| DMA_CB_ADDR || MACRO ||
|-
| DMA_CB_DA || MACRO ||
|-
| DMA_CB_NEXT || MACRO ||
|-
| DMA_CB_SA || MACRO ||
|-
| DMA_CB_TI || MACRO ||
|-
| DMA_CB_TL || MACRO ||
|-
| DMA_CH_BASE || MACRO ||
|-
| DMA_CS || MACRO ||
|-
| DMA_CS_ABORT || UNKNOWN ||
|-
| DMA_CS_ACTIVE || UNKNOWN ||
|-
| DMA_CS_DIS_DBS_PAUSE || UNKNOWN ||
|-
| DMA_CS_DREQ || UNKNOWN ||
|-
| DMA_CS_DREQ_PAUSED || UNKNOWN ||
|-
| DMA_CS_END || UNKNOWN ||
|-
| DMA_CS_ERROR || UNKNOWN ||
|-
| DMA_CS_INT || UNKNOWN ||
|-
| DMA_CS_PANIC_PRIORITY || UNKNOWN ||
|-
| DMA_CS_PAUSED || UNKNOWN ||
|-
| DMA_CS_PRIORITY || UNKNOWN ||
|-
| DMA_CS_RESET || UNKNOWN ||
|-
| DMA_CS_WAITING_FOR_LAST_WRITE || UNKNOWN ||
|-
| DMA_CS_WAIT_FOR_LAST_WRITE || UNKNOWN ||
|-
| DMA_DEBUG || MACRO ||
|-
| DMA_DEBUG_FIFO_ERR || UNKNOWN ||
|-
| DMA_DEBUG_ID || UNKNOWN ||
|-
| DMA_DEBUG_OUTSTANDING_WRITES || UNKNOWN ||
|-
| DMA_DEBUG_READ_ERR || UNKNOWN ||
|-
| DMA_DEBUG_READ_LAST_ERR || UNKNOWN ||
|-
| DMA_DEBUG_STATE || UNKNOWN ||
|-
| DMA_DEBUG_VERSION || UNKNOWN ||
|-
| DMA_INTERRUPT || MACRO ||
|-
| DMA_REG || MACRO ||
|-
| DMA_TI_BURST_N || MACRO ||
|-
| DMA_TI_D_128 || UNKNOWN ||
|-
| DMA_TI_D_32 || UNKNOWN ||
|-
| DMA_TI_D_DREQ || UNKNOWN ||
|-
| DMA_TI_D_IGNORE || UNKNOWN ||
|-
| DMA_TI_D_INC || UNKNOWN ||
|-
| DMA_TI_D_WIDTH || UNKNOWN ||
|-
| DMA_TI_INT || UNKNOWN ||
|-
| DMA_TI_NO_WIDE_BURSTS || UNKNOWN ||
|-
| DMA_TI_PERMAP || UNKNOWN ||
|-
| DMA_TI_PER_MAP || MACRO ||
|-
| DMA_TI_S_128 || UNKNOWN ||
|-
| DMA_TI_S_32 || UNKNOWN ||
|-
| DMA_TI_S_DREQ || UNKNOWN ||
|-
| DMA_TI_S_IGNORE || UNKNOWN ||
|-
| DMA_TI_S_INC || UNKNOWN ||
|-
| DMA_TI_S_WIDTH || UNKNOWN ||
|-
| DMA_TI_TDMODE || UNKNOWN ||
|-
| DMA_TI_WAITS || MACRO ||
|-
| DMA_TI_WAIT_RESP || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA_INT_STATUS|DMA_INT_STATUS]] ||align="right"|0x7e007fe0 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#DMA_ENABLE|DMA_ENABLE]] ||align="right"|0x7e007ff0 ||align="center"| RW ||align="right"| 15 ||align="right"| 0x00007fff ||align="right"| 0x00007fff ||
|}
== Register details ==
=== DMA_INT_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA_INT_STATUS_INT0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA_INT_STATUS_INT1 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA_INT_STATUS_INT2 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA_INT_STATUS_INT3 || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA_INT_STATUS_INT4 || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA_INT_STATUS_INT5 || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA_INT_STATUS_INT6 || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA_INT_STATUS_INT7 || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| DMA_INT_STATUS_INT8 || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA_INT_STATUS_INT9 || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| DMA_INT_STATUS_INT10 || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| DMA_INT_STATUS_INT11 || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| DMA_INT_STATUS_INT12 || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| DMA_INT_STATUS_INT13 || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| DMA_INT_STATUS_INT14 || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| DMA_INT_STATUS_INT15 || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|}
=== DMA_ENABLE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA_ENABLE_EN0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| DMA_ENABLE_EN1 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| DMA_ENABLE_EN2 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| DMA_ENABLE_EN3 || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x1 ||
|-
| DMA_ENABLE_EN4 || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| DMA_ENABLE_EN5 || 5 || 5 || 0x00000020 || 0xffffffdf || 0x1 ||
|-
| DMA_ENABLE_EN6 || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|-
| DMA_ENABLE_EN7 || 7 || 7 || 0x00000080 || 0xffffff7f || 0x1 ||
|-
| DMA_ENABLE_EN8 || 8 || 8 || 0x00000100 || 0xfffffeff || 0x1 ||
|-
| DMA_ENABLE_EN9 || 9 || 9 || 0x00000200 || 0xfffffdff || 0x1 ||
|-
| DMA_ENABLE_EN10 || 10 || 10 || 0x00000400 || 0xfffffbff || 0x1 ||
|-
| DMA_ENABLE_EN11 || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x1 ||
|-
| DMA_ENABLE_EN12 || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|-
| DMA_ENABLE_EN13 || 13 || 13 || 0x00002000 || 0xffffdfff || 0x1 ||
|-
| DMA_ENABLE_EN14 || 14 || 14 || 0x00004000 || 0xffffbfff || 0x1 ||
|}
= DMA0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA0_CS|DMA0_CS]] ||align="right"|0x7e007000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA0_CONBLK_AD|DMA0_CONBLK_AD]] ||align="right"|0x7e007004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA0_TI|DMA0_TI]] ||align="right"|0x7e007008 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA0_SOURCE_AD|DMA0_SOURCE_AD]] ||align="right"|0x7e00700c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA0_DEST_AD|DMA0_DEST_AD]] ||align="right"|0x7e007010 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA0_TXFR_LEN|DMA0_TXFR_LEN]] ||align="right"|0x7e007014 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA0_STRIDE|DMA0_STRIDE]] ||align="right"|0x7e007018 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA0_NEXTCONBK|DMA0_NEXTCONBK]] ||align="right"|0x7e00701c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA0_DEBUG|DMA0_DEBUG]] ||align="right"|0x7e007020 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA0_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA0_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA0_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA0_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA0_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA0_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA0_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA0_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA0_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA0_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA0_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA0_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA0_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA0_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA0_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA0_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA0_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA0_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA0_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA0_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA0_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA0_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA0_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA0_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA0_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA0_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA0_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA0_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA0_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA0_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA0_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA0_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA0_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA0_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA0_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA0_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA0_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA0_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA0_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA0_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA0_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA0_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA0_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA0_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA0_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA0_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007100 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA1_CS|DMA1_CS]] ||align="right"|0x7e007100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA1_CONBLK_AD|DMA1_CONBLK_AD]] ||align="right"|0x7e007104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA1_TI|DMA1_TI]] ||align="right"|0x7e007108 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA1_SOURCE_AD|DMA1_SOURCE_AD]] ||align="right"|0x7e00710c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA1_DEST_AD|DMA1_DEST_AD]] ||align="right"|0x7e007110 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA1_TXFR_LEN|DMA1_TXFR_LEN]] ||align="right"|0x7e007114 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA1_STRIDE|DMA1_STRIDE]] ||align="right"|0x7e007118 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA1_NEXTCONBK|DMA1_NEXTCONBK]] ||align="right"|0x7e00711c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA1_DEBUG|DMA1_DEBUG]] ||align="right"|0x7e007120 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA1_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA1_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA1_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA1_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA1_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA1_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA1_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA1_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA1_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA1_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA1_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA1_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA1_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA1_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA1_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA1_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA1_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA1_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA1_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA1_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA1_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA1_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA1_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA1_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA1_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA1_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA1_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA1_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA1_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA1_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA1_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA1_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA1_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA1_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA1_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA1_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA1_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA1_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA1_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA1_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA1_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA1_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA1_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA1_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA1_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA1_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA10 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007a00 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA10_CS|DMA10_CS]] ||align="right"|0x7e007a00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA10_CONBLK_AD|DMA10_CONBLK_AD]] ||align="right"|0x7e007a04 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA10_TI|DMA10_TI]] ||align="right"|0x7e007a08 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA10_SOURCE_AD|DMA10_SOURCE_AD]] ||align="right"|0x7e007a0c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA10_DEST_AD|DMA10_DEST_AD]] ||align="right"|0x7e007a10 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA10_TXFR_LEN|DMA10_TXFR_LEN]] ||align="right"|0x7e007a14 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA10_NEXTCONBK|DMA10_NEXTCONBK]] ||align="right"|0x7e007a1c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA10_DEBUG|DMA10_DEBUG]] ||align="right"|0x7e007a20 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA10_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA10_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA10_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA10_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA10_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA10_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA10_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA10_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA10_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA10_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA10_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA10_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA10_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA10_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA10_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA10_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA10_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA10_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA10_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA10_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA10_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA10_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA10_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA10_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA10_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA10_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA10_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA10_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA10_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA10_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA10_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA10_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA10_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA10_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA10_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA10_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA10_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA10_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA10_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA10_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA10_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA11 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007b00 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA11_CS|DMA11_CS]] ||align="right"|0x7e007b00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA11_CONBLK_AD|DMA11_CONBLK_AD]] ||align="right"|0x7e007b04 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA11_TI|DMA11_TI]] ||align="right"|0x7e007b08 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA11_SOURCE_AD|DMA11_SOURCE_AD]] ||align="right"|0x7e007b0c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA11_DEST_AD|DMA11_DEST_AD]] ||align="right"|0x7e007b10 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA11_TXFR_LEN|DMA11_TXFR_LEN]] ||align="right"|0x7e007b14 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA11_NEXTCONBK|DMA11_NEXTCONBK]] ||align="right"|0x7e007b1c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA11_DEBUG|DMA11_DEBUG]] ||align="right"|0x7e007b20 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA11_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA11_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA11_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA11_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA11_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA11_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA11_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA11_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA11_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA11_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA11_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA11_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA11_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA11_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA11_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA11_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA11_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA11_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA11_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA11_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA11_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA11_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA11_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA11_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA11_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA11_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA11_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA11_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA11_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA11_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA11_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA11_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA11_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA11_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA11_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA11_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA11_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA11_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA11_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA11_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA11_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA12 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007c00 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA12_CS|DMA12_CS]] ||align="right"|0x7e007c00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA12_CONBLK_AD|DMA12_CONBLK_AD]] ||align="right"|0x7e007c04 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA12_TI|DMA12_TI]] ||align="right"|0x7e007c08 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA12_SOURCE_AD|DMA12_SOURCE_AD]] ||align="right"|0x7e007c0c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA12_DEST_AD|DMA12_DEST_AD]] ||align="right"|0x7e007c10 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA12_TXFR_LEN|DMA12_TXFR_LEN]] ||align="right"|0x7e007c14 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA12_NEXTCONBK|DMA12_NEXTCONBK]] ||align="right"|0x7e007c1c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA12_DEBUG|DMA12_DEBUG]] ||align="right"|0x7e007c20 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA12_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA12_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA12_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA12_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA12_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA12_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA12_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA12_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA12_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA12_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA12_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA12_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA12_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA12_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA12_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA12_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA12_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA12_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA12_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA12_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA12_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA12_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA12_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA12_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA12_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA12_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA12_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA12_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA12_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA12_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA12_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA12_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA12_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA12_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA12_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA12_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA12_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA12_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA12_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA12_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA12_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA13 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007d00 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA13_CS|DMA13_CS]] ||align="right"|0x7e007d00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA13_CONBLK_AD|DMA13_CONBLK_AD]] ||align="right"|0x7e007d04 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA13_TI|DMA13_TI]] ||align="right"|0x7e007d08 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA13_SOURCE_AD|DMA13_SOURCE_AD]] ||align="right"|0x7e007d0c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA13_DEST_AD|DMA13_DEST_AD]] ||align="right"|0x7e007d10 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA13_TXFR_LEN|DMA13_TXFR_LEN]] ||align="right"|0x7e007d14 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA13_NEXTCONBK|DMA13_NEXTCONBK]] ||align="right"|0x7e007d1c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA13_DEBUG|DMA13_DEBUG]] ||align="right"|0x7e007d20 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA13_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA13_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA13_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA13_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA13_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA13_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA13_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA13_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA13_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA13_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA13_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA13_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA13_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA13_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA13_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA13_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA13_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA13_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA13_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA13_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA13_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA13_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA13_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA13_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA13_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA13_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA13_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA13_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA13_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA13_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA13_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA13_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA13_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA13_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA13_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA13_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA13_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA13_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA13_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA13_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA13_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA14 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007e00 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA14_CS|DMA14_CS]] ||align="right"|0x7e007e00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA14_CONBLK_AD|DMA14_CONBLK_AD]] ||align="right"|0x7e007e04 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA14_TI|DMA14_TI]] ||align="right"|0x7e007e08 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA14_SOURCE_AD|DMA14_SOURCE_AD]] ||align="right"|0x7e007e0c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA14_DEST_AD|DMA14_DEST_AD]] ||align="right"|0x7e007e10 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA14_TXFR_LEN|DMA14_TXFR_LEN]] ||align="right"|0x7e007e14 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA14_NEXTCONBK|DMA14_NEXTCONBK]] ||align="right"|0x7e007e1c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA14_DEBUG|DMA14_DEBUG]] ||align="right"|0x7e007e20 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA14_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA14_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA14_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA14_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA14_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA14_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA14_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA14_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA14_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA14_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA14_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA14_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA14_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA14_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA14_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA14_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA14_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA14_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA14_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA14_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA14_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA14_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA14_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA14_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA14_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA14_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA14_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA14_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA14_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA14_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA14_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA14_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA14_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA14_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA14_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA14_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA14_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA14_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA14_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA14_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA14_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA15 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee05000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA15_CS|DMA15_CS]] ||align="right"|0x7ee05000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA15_CONBLK_AD|DMA15_CONBLK_AD]] ||align="right"|0x7ee05004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA15_TI|DMA15_TI]] ||align="right"|0x7ee05008 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA15_SOURCE_AD|DMA15_SOURCE_AD]] ||align="right"|0x7ee0500c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA15_DEST_AD|DMA15_DEST_AD]] ||align="right"|0x7ee05010 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA15_TXFR_LEN|DMA15_TXFR_LEN]] ||align="right"|0x7ee05014 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA15_STRIDE|DMA15_STRIDE]] ||align="right"|0x7ee05018 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA15_NEXTCONBK|DMA15_NEXTCONBK]] ||align="right"|0x7ee0501c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA15_DEBUG|DMA15_DEBUG]] ||align="right"|0x7ee05020 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA15_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA15_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA15_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA15_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA15_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA15_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA15_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA15_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA15_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA15_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA15_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA15_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA15_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA15_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA15_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA15_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA15_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA15_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA15_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA15_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA15_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA15_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA15_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA15_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA15_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA15_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA15_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA15_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA15_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA15_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA15_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA15_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA15_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA15_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA15_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA15_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA15_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA15_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA15_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA15_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA15_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA15_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA15_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA15_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA15_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA15_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA2 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007200 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA2_CS|DMA2_CS]] ||align="right"|0x7e007200 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA2_CONBLK_AD|DMA2_CONBLK_AD]] ||align="right"|0x7e007204 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA2_TI|DMA2_TI]] ||align="right"|0x7e007208 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA2_SOURCE_AD|DMA2_SOURCE_AD]] ||align="right"|0x7e00720c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA2_DEST_AD|DMA2_DEST_AD]] ||align="right"|0x7e007210 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA2_TXFR_LEN|DMA2_TXFR_LEN]] ||align="right"|0x7e007214 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA2_STRIDE|DMA2_STRIDE]] ||align="right"|0x7e007218 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA2_NEXTCONBK|DMA2_NEXTCONBK]] ||align="right"|0x7e00721c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA2_DEBUG|DMA2_DEBUG]] ||align="right"|0x7e007220 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA2_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA2_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA2_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA2_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA2_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA2_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA2_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA2_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA2_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA2_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA2_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA2_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA2_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA2_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA2_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA2_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA2_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA2_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA2_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA2_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA2_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA2_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA2_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA2_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA2_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA2_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA2_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA2_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA2_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA2_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA2_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA2_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA2_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA2_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA2_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA2_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA2_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA2_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA2_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA2_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA2_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA2_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA2_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA2_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA2_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA2_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA3 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007300 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA3_CS|DMA3_CS]] ||align="right"|0x7e007300 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA3_CONBLK_AD|DMA3_CONBLK_AD]] ||align="right"|0x7e007304 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA3_TI|DMA3_TI]] ||align="right"|0x7e007308 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA3_SOURCE_AD|DMA3_SOURCE_AD]] ||align="right"|0x7e00730c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA3_DEST_AD|DMA3_DEST_AD]] ||align="right"|0x7e007310 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA3_TXFR_LEN|DMA3_TXFR_LEN]] ||align="right"|0x7e007314 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA3_STRIDE|DMA3_STRIDE]] ||align="right"|0x7e007318 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA3_NEXTCONBK|DMA3_NEXTCONBK]] ||align="right"|0x7e00731c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA3_DEBUG|DMA3_DEBUG]] ||align="right"|0x7e007320 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA3_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA3_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA3_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA3_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA3_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA3_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA3_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA3_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA3_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA3_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA3_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA3_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA3_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA3_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA3_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA3_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA3_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA3_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA3_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA3_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA3_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA3_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA3_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA3_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA3_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA3_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA3_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA3_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA3_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA3_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA3_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA3_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA3_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA3_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA3_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA3_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA3_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA3_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA3_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA3_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA3_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA3_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA3_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA3_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA3_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA3_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA4 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007400 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA4_CS|DMA4_CS]] ||align="right"|0x7e007400 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA4_CONBLK_AD|DMA4_CONBLK_AD]] ||align="right"|0x7e007404 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA4_TI|DMA4_TI]] ||align="right"|0x7e007408 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA4_SOURCE_AD|DMA4_SOURCE_AD]] ||align="right"|0x7e00740c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA4_DEST_AD|DMA4_DEST_AD]] ||align="right"|0x7e007410 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA4_TXFR_LEN|DMA4_TXFR_LEN]] ||align="right"|0x7e007414 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA4_STRIDE|DMA4_STRIDE]] ||align="right"|0x7e007418 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA4_NEXTCONBK|DMA4_NEXTCONBK]] ||align="right"|0x7e00741c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA4_DEBUG|DMA4_DEBUG]] ||align="right"|0x7e007420 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA4_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA4_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA4_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA4_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA4_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA4_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA4_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA4_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA4_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA4_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA4_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA4_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA4_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA4_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA4_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA4_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA4_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA4_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA4_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA4_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA4_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA4_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA4_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA4_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA4_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA4_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA4_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA4_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA4_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA4_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA4_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA4_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA4_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA4_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA4_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA4_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA4_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA4_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA4_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA4_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA4_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA4_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA4_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA4_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA4_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA4_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA5 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007500 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA5_CS|DMA5_CS]] ||align="right"|0x7e007500 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA5_CONBLK_AD|DMA5_CONBLK_AD]] ||align="right"|0x7e007504 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA5_TI|DMA5_TI]] ||align="right"|0x7e007508 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA5_SOURCE_AD|DMA5_SOURCE_AD]] ||align="right"|0x7e00750c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA5_DEST_AD|DMA5_DEST_AD]] ||align="right"|0x7e007510 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA5_TXFR_LEN|DMA5_TXFR_LEN]] ||align="right"|0x7e007514 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA5_STRIDE|DMA5_STRIDE]] ||align="right"|0x7e007518 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA5_NEXTCONBK|DMA5_NEXTCONBK]] ||align="right"|0x7e00751c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA5_DEBUG|DMA5_DEBUG]] ||align="right"|0x7e007520 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA5_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA5_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA5_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA5_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA5_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA5_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA5_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA5_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA5_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA5_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA5_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA5_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA5_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA5_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA5_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA5_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA5_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA5_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA5_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA5_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA5_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA5_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA5_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA5_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA5_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA5_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA5_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA5_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA5_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA5_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA5_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA5_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA5_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA5_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA5_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA5_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA5_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA5_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA5_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA5_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA5_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA5_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA5_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA5_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA5_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA5_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA6 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007600 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA6_CS|DMA6_CS]] ||align="right"|0x7e007600 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA6_CONBLK_AD|DMA6_CONBLK_AD]] ||align="right"|0x7e007604 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA6_TI|DMA6_TI]] ||align="right"|0x7e007608 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x07fffffb ||align="right"|  ||
|-
| [[#DMA6_SOURCE_AD|DMA6_SOURCE_AD]] ||align="right"|0x7e00760c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA6_DEST_AD|DMA6_DEST_AD]] ||align="right"|0x7e007610 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA6_TXFR_LEN|DMA6_TXFR_LEN]] ||align="right"|0x7e007614 ||align="center"| RO ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#DMA6_STRIDE|DMA6_STRIDE]] ||align="right"|0x7e007618 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA6_NEXTCONBK|DMA6_NEXTCONBK]] ||align="right"|0x7e00761c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA6_DEBUG|DMA6_DEBUG]] ||align="right"|0x7e007620 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA6_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA6_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA6_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA6_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA6_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA6_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA6_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA6_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA6_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA6_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA6_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA6_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA6_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA6_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA6_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA6_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA6_TI_TDMODE || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| DMA6_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA6_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA6_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA6_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA6_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA6_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA6_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA6_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA6_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA6_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA6_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA6_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|-
| DMA6_TI_NO_WIDE_BURSTS || 26 || 26 || 0x04000000 || 0xfbffffff ||  ||
|}
=== DMA6_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA6_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA6_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA6_TXFR_LEN_YLENGTH || 16 || 29 || 0x3fff0000 || 0xc000ffff ||  ||
|}
=== DMA6_STRIDE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_STRIDE_S_STRIDE || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| DMA6_STRIDE_D_STRIDE || 16 || 31 || 0xffff0000 || 0x0000ffff ||  ||
|}
=== DMA6_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA6_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA6_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA6_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA6_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA6_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA6_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA6_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA6_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA6_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA7 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007700 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA7_CS|DMA7_CS]] ||align="right"|0x7e007700 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA7_CONBLK_AD|DMA7_CONBLK_AD]] ||align="right"|0x7e007704 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA7_TI|DMA7_TI]] ||align="right"|0x7e007708 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA7_SOURCE_AD|DMA7_SOURCE_AD]] ||align="right"|0x7e00770c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA7_DEST_AD|DMA7_DEST_AD]] ||align="right"|0x7e007710 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA7_TXFR_LEN|DMA7_TXFR_LEN]] ||align="right"|0x7e007714 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA7_NEXTCONBK|DMA7_NEXTCONBK]] ||align="right"|0x7e00771c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA7_DEBUG|DMA7_DEBUG]] ||align="right"|0x7e007720 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA7_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA7_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA7_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA7_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA7_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA7_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA7_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA7_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA7_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA7_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA7_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA7_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA7_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA7_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA7_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA7_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA7_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA7_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA7_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA7_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA7_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA7_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA7_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA7_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA7_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA7_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA7_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA7_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA7_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA7_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA7_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA7_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA7_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA7_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA7_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA7_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA7_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA7_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA7_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA7_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA7_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA8 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007800 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA8_CS|DMA8_CS]] ||align="right"|0x7e007800 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA8_CONBLK_AD|DMA8_CONBLK_AD]] ||align="right"|0x7e007804 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA8_TI|DMA8_TI]] ||align="right"|0x7e007808 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA8_SOURCE_AD|DMA8_SOURCE_AD]] ||align="right"|0x7e00780c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA8_DEST_AD|DMA8_DEST_AD]] ||align="right"|0x7e007810 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA8_TXFR_LEN|DMA8_TXFR_LEN]] ||align="right"|0x7e007814 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA8_NEXTCONBK|DMA8_NEXTCONBK]] ||align="right"|0x7e00781c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA8_DEBUG|DMA8_DEBUG]] ||align="right"|0x7e007820 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA8_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA8_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA8_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA8_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA8_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA8_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA8_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA8_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA8_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA8_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA8_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA8_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA8_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA8_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA8_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA8_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA8_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA8_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA8_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA8_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA8_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA8_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA8_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA8_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA8_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA8_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA8_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA8_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA8_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA8_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA8_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA8_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA8_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA8_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA8_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA8_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA8_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA8_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA8_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA8_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA8_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DMA9 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e007900 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DMA9_CS|DMA9_CS]] ||align="right"|0x7e007900 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ff017f ||align="right"| 0000000000 ||
|-
| [[#DMA9_CONBLK_AD|DMA9_CONBLK_AD]] ||align="right"|0x7e007904 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| [[#DMA9_TI|DMA9_TI]] ||align="right"|0x7e007908 ||align="center"| RO ||align="right"| 26 ||align="right"| 0x03fffff9 ||align="right"|  ||
|-
| [[#DMA9_SOURCE_AD|DMA9_SOURCE_AD]] ||align="right"|0x7e00790c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA9_DEST_AD|DMA9_DEST_AD]] ||align="right"|0x7e007910 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#DMA9_TXFR_LEN|DMA9_TXFR_LEN]] ||align="right"|0x7e007914 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#DMA9_NEXTCONBK|DMA9_NEXTCONBK]] ||align="right"|0x7e00791c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"|  ||
|-
| [[#DMA9_DEBUG|DMA9_DEBUG]] ||align="right"|0x7e007920 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1ffffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== DMA9_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_CS_ACTIVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA9_CS_END || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA9_CS_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA9_CS_DREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| DMA9_CS_PAUSED || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DMA9_CS_DREQ_STOPS_DMA || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DMA9_CS_WAITING_FOR_OUTSTANDING_WRITES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DMA9_CS_ERROR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DMA9_CS_PRIORITY || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| DMA9_CS_PANIC_PRIORITY || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| DMA9_CS_WAIT_FOR_OUTSTANDING_WRITES || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| DMA9_CS_DISDEBUG || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| DMA9_CS_ABORT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| DMA9_CS_RESET || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== DMA9_CONBLK_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_CONBLK_AD_SCB_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f || 0x0 ||
|}
=== DMA9_TI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_TI_INTEN || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| DMA9_TI_WAIT_RESP || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| DMA9_TI_DEST_INC || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| DMA9_TI_DEST_WIDTH || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| DMA9_TI_DEST_DREQ || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| DMA9_TI_DEST_IGNORE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| DMA9_TI_SRC_INC || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| DMA9_TI_SRC_WIDTH || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| DMA9_TI_SRC_DREQ || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| DMA9_TI_SRC_IGNORE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| DMA9_TI_BURST_LENGTH || 12 || 15 || 0x0000f000 || 0xffff0fff ||  ||
|-
| DMA9_TI_PERMAP || 16 || 20 || 0x001f0000 || 0xffe0ffff ||  ||
|-
| DMA9_TI_WAITS || 21 || 25 || 0x03e00000 || 0xfc1fffff ||  ||
|}
=== DMA9_SOURCE_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_SOURCE_AD_S_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA9_DEST_AD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_DEST_AD_D_ADDR || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== DMA9_TXFR_LEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_TXFR_LEN_XLENGTH || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
=== DMA9_NEXTCONBK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_NEXTCONBK_ADDR || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|}
=== DMA9_DEBUG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DMA9_DEBUG_READ_LAST_NOT_SET_ERROR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DMA9_DEBUG_FIFO_ERROR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DMA9_DEBUG_READ_ERROR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DMA9_DEBUG_OUTSTANDING_WRITES || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| DMA9_DEBUG_DMA_ID || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| DMA9_DEBUG_DMA_STATE || 16 || 24 || 0x01ff0000 || 0xfe00ffff || 0x0 ||
|-
| DMA9_DEBUG_VERSION || 25 || 27 || 0x0e000000 || 0xf1ffffff || 0x0 ||
|-
| DMA9_DEBUG_LITE || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
= DPHY_CSR =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee07000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| DPHY_CSR_DQ_REV_ID ||align="right"|0x7ee07000 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_GLBL_DQ_DLL_RESET ||align="right"|0x7ee07004 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_GLBL_DQ_DLL_RECALIBRATE ||align="right"|0x7ee07008 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_GLBL_DQ_DLL_CNTRL ||align="right"|0x7ee0700c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_GLBL_DQ_DLL_PHASE_LD_VL ||align="right"|0x7ee07010 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_GLBL_DQ_MSTR_DLL_BYP_EN ||align="right"|0x7ee07014 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_GLBL_MSTR_DLL_LOCK_STAT ||align="right"|0x7ee07018 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE0_SLAVE_DLL_OFFSET ||align="right"|0x7ee0701c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE1_SLAVE_DLL_OFFSET ||align="right"|0x7ee07020 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE2_SLAVE_DLL_OFFSET ||align="right"|0x7ee07024 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE3_SLAVE_DLL_OFFSET ||align="right"|0x7ee07028 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE0_MASTER_DLL_OUTPUT ||align="right"|0x7ee0702c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE1_MASTER_DLL_OUTPUT ||align="right"|0x7ee07030 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE2_MASTER_DLL_OUTPUT ||align="right"|0x7ee07034 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BYTE3_MASTER_DLL_OUTPUT ||align="right"|0x7ee07038 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_NORM_READ_DQS_GATE_CTRL ||align="right"|0x7ee0703c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_BOOT_READ_DQS_GATE_CTRL ||align="right"|0x7ee07040 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_PHY_FIFO_PNTRS ||align="right"|0x7ee07044 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PHY_MISC_CTRL ||align="right"|0x7ee07048 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PAD_DRV_SLEW_CTRL ||align="right"|0x7ee0704c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PAD_MISC_CTRL ||align="right"|0x7ee07050 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PVT_COMP_CTRL ||align="right"|0x7ee07054 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PVT_COMP_OVERRD_CTRL ||align="right"|0x7ee07058 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PVT_COMP_STATUS ||align="right"|0x7ee0705c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PVT_COMP_DEBUG ||align="right"|0x7ee07060 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PHY_READ_CTRL ||align="right"|0x7ee07064 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_PHY_READ_STATUS ||align="right"|0x7ee07068 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_SPR_RW ||align="right"|0x7ee0706c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_SPR1_RO ||align="right"|0x7ee07070 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_DQ_SPR_RO ||align="right"|0x7ee07074 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| DPHY_CSR_CRC_CTRL ||align="right"|0x7ee07800 ||align="center"| RW ||align="right"| 9 ||align="right"| 0x00000111 ||align="right"| 0000000000 ||
|-
| DPHY_CSR_CRC_DATA ||align="right"|0x7ee07804 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= DPI =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e208000 ||
|-
| id || 0x44504920 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| DPI_DPIC || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| DPI_C ||align="right"|0x7e208000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x00003000 ||
|}
== Register details ==
= DSI0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e209000 ||
|-
| id || 0x00647369 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#DSI0_CTRL|DSI0_CTRL]] ||align="right"|0x7e209000 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| DSI0_CMD_PKTC ||align="right"|0x7e209004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI0_CMD_PKTH ||align="right"|0x7e209008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI0_RX1_PKTH ||align="right"|0x7e20900c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI0_RX2_PKTH ||align="right"|0x7e209010 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI0_CMD_DATAF ||align="right"|0x7e209014 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"|  ||
|-
| DSI0_DISP0_CTR ||align="right"|0x7e209018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI0_DISP1_CTR ||align="right"|0x7e20901c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI0_PIX_FIFO ||align="right"|0x7e209020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI0_INT_STAT ||align="right"|0x7e209024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI0_INT_EN ||align="right"|0x7e209028 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| DSI0_STAT ||align="right"|0x7e20902c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI0_HSTX_TO_C ||align="right"|0x7e209030 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| DSI0_LPRX_TO_C ||align="right"|0x7e209034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI0_TA_TO_CNT ||align="right"|0x7e209038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI0_PR_TO_CNT ||align="right"|0x7e20903c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#DSI0_PHYC|DSI0_PHYC]] ||align="right"|0x7e209040 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x0003f777 ||align="right"| 0000000000 ||
|-
| DSI0_HS_CLT0 ||align="right"|0x7e209044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffffffc ||align="right"| 0000000000 ||
|-
| DSI0_HS_CLT1 ||align="right"|0x7e209048 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003fc ||align="right"| 0000000000 ||
|-
| DSI0_HS_CLT2 ||align="right"|0x7e20904c ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003fc ||align="right"| 0000000000 ||
|-
| DSI0_HS_DLT3 ||align="right"|0x7e209050 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003fc ||align="right"| 0000000000 ||
|-
| DSI0_HS_DLT4 ||align="right"|0x7e209054 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003fc ||align="right"| 0000000000 ||
|-
| DSI0_HS_DLT5 ||align="right"|0x7e209058 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003fc ||align="right"| 0000000000 ||
|-
| DSI0_LP_DLT6 ||align="right"|0x7e20905c ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003fc ||align="right"| 0000000000 ||
|-
| DSI0_LP_DLT7 ||align="right"|0x7e209060 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003fc ||align="right"| 0000000000 ||
|-
| DSI0_PHY_AFEC0 ||align="right"|0x7e209064 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| DSI0_PHY_AFEC1 ||align="right"|0x7e209068 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI0_TST_SEL ||align="right"|0x7e20906c ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| DSI0_TST_MON ||align="right"|0x7e209070 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|}
== Register details ==
=== DSI0_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DSI0_CTRL_CTRL0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DSI0_CTRL_CTRL1 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DSI0_CTRL_CTRL2 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|}
=== DSI0_PHYC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| DSI0_PHYC_dlane_hsen_0_sync || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| DSI0_PHYC_txulpshs_0_sync || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| DSI0_PHYC_forcehsstop_sync || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| DSI0_PHYC_unused || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| DSI0_PHYC_dlane_hsen_1_sync || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| DSI0_PHYC_txulpshs_1_sync || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| DSI0_PHYC_clane_hsen_sync || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| DSI0_PHYC_txulps_clk_sync || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| DSI0_PHYC_txhsclk_cont_sync || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| DSI0_PHYC_dsi_esc_lpdt || 12 || 17 || 0x0003f000 || 0xfffc0fff || 0x0 ||
|}
= DSI1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e700000 ||
|-
| id || 0x64736934 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| DSI1_CTRL ||align="right"|0x7e700000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_TXPKT1_C ||align="right"|0x7e700004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_TXPKT1_H ||align="right"|0x7e700008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_TXPKT2_C ||align="right"|0x7e70000c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_TXPKT2_H ||align="right"|0x7e700010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_RXPKT1_H ||align="right"|0x7e700014 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI1_RXPKT2_H ||align="right"|0x7e700018 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI1_TXPKT_CMD_FIFO ||align="right"|0x7e70001c ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"|  ||
|-
| DSI1_TXPKT_PIXD_FIFO ||align="right"|0x7e700020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_RXPKT_FIFO ||align="right"|0x7e700024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_DISP0_CTRL ||align="right"|0x7e700028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI1_DISP1_CTRL ||align="right"|0x7e70002c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI1_INT_STAT ||align="right"|0x7e700030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI1_INT_EN ||align="right"|0x7e700034 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| DSI1_STAT ||align="right"|0x7e700038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| DSI1_HSTX_TO_CNT ||align="right"|0x7e70003c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| DSI1_LPRX_TO_CNT ||align="right"|0x7e700040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_TA_TO_CNT ||align="right"|0x7e700044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_PR_TO_CNT ||align="right"|0x7e700048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_PHYC ||align="right"|0x7e70004c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_HS_CLT0 ||align="right"|0x7e700050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_HS_CLT1 ||align="right"|0x7e700054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_HS_CLT2 ||align="right"|0x7e700058 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_HS_DLT3 ||align="right"|0x7e70005c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_HS_DLT4 ||align="right"|0x7e700060 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_HS_DLT5 ||align="right"|0x7e700064 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_LP_DLT6 ||align="right"|0x7e700068 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_LP_DLT7 ||align="right"|0x7e70006c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_PHY_AFEC0 ||align="right"|0x7e700070 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_PHY_AFEC1 ||align="right"|0x7e700074 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_TST_SEL ||align="right"|0x7e700078 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| DSI1_TST_MON ||align="right"|0x7e70007c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= EMMC =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e300000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| EMMC_ARG2 ||align="right"|0x7e300000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_BLKSIZECNT|EMMC_BLKSIZECNT]] ||align="right"|0x7e300004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| EMMC_ARG1 ||align="right"|0x7e300008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_CMDTM|EMMC_CMDTM]] ||align="right"|0x7e30000c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3ffb003f ||align="right"| 0000000000 ||
|-
| EMMC_RESP0 ||align="right"|0x7e300010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| EMMC_RESP1 ||align="right"|0x7e300014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| EMMC_RESP2 ||align="right"|0x7e300018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| EMMC_RESP3 ||align="right"|0x7e30001c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| EMMC_DATA ||align="right"|0x7e300020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_STATUS|EMMC_STATUS]] ||align="right"|0x7e300024 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1fff0f0f ||align="right"| 0x1ff00000 ||
|-
| [[#EMMC_CONTROL0|EMMC_CONTROL0]] ||align="right"|0x7e300028 ||align="center"| RW ||align="right"| 27 ||align="right"| 0x07ff1fff ||align="right"| 0000000000 ||
|-
| [[#EMMC_CONTROL1|EMMC_CONTROL1]] ||align="right"|0x7e30002c ||align="center"| RW ||align="right"| 27 ||align="right"| 0x070fffe7 ||align="right"| 0000000000 ||
|-
| [[#EMMC_INTERRUPT|EMMC_INTERRUPT]] ||align="right"|0x7e300030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_IRPT_MASK|EMMC_IRPT_MASK]] ||align="right"|0x7e300034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_IRPT_EN|EMMC_IRPT_EN]] ||align="right"|0x7e300038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_CONTROL2|EMMC_CONTROL2]] ||align="right"|0x7e30003c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff009f ||align="right"| 0x00080000 ||
|-
| [[#EMMC_HWCAP0|EMMC_HWCAP0]] ||align="right"|0x7e300040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_HWCAP1|EMMC_HWCAP1]] ||align="right"|0x7e300044 ||align="center"| RW ||align="right"| 26 ||align="right"| 0x03ffef77 ||align="right"| 0x03000777 ||
|-
| [[#EMMC_HWMAXAMP0|EMMC_HWMAXAMP0]] ||align="right"|0x7e300048 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_FORCE_IRPT|EMMC_FORCE_IRPT]] ||align="right"|0x7e300050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff00ff ||align="right"| 0x00000001 ||
|-
| [[#EMMC_DMA_STATUS|EMMC_DMA_STATUS]] ||align="right"|0x7e300054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff00ff ||align="right"| 0000000000 ||
|-
| [[#EMMC_BOOT_TIMEOUT|EMMC_BOOT_TIMEOUT]] ||align="right"|0x7e300070 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_DBG_SEL|EMMC_DBG_SEL]] ||align="right"|0x7e300074 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#EMMC_EXRDFIFO_CFG|EMMC_EXRDFIFO_CFG]] ||align="right"|0x7e300080 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| [[#EMMC_EXRDFIFO_EN|EMMC_EXRDFIFO_EN]] ||align="right"|0x7e300084 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#EMMC_TUNE_STEP|EMMC_TUNE_STEP]] ||align="right"|0x7e300088 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| [[#EMMC_TUNE_STEPS_STD|EMMC_TUNE_STEPS_STD]] ||align="right"|0x7e30008c ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#EMMC_TUNE_STEPS_DDR|EMMC_TUNE_STEPS_DDR]] ||align="right"|0x7e300090 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#EMMC_BUS_CTRL|EMMC_BUS_CTRL]] ||align="right"|0x7e3000e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#EMMC_SPI_INT_SPT|EMMC_SPI_INT_SPT]] ||align="right"|0x7e3000f0 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#EMMC_SLOTISR_VER|EMMC_SLOTISR_VER]] ||align="right"|0x7e3000fc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff00ff ||align="right"| 0x99020000 ||
|}
== Register details ==
=== EMMC_BLKSIZECNT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_BLKSIZECNT_BLKSIZE || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|-
| EMMC_BLKSIZECNT_SDMA_BLKSIZE || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| EMMC_BLKSIZECNT_BLKSIZE_MS1 || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| EMMC_BLKSIZECNT_BLKCNT || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== EMMC_CMDTM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_CMDTM_TM_DMA_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_CMDTM_TM_BLKCNT_EN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_CMDTM_TM_AUTO_CMD_EN || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| EMMC_CMDTM_TM_DAT_DIR || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| EMMC_CMDTM_TM_MULTI_BLOCK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| EMMC_CMDTM_CMD_RSPNS_TYPE || 16 || 17 || 0x00030000 || 0xfffcffff || 0x0 ||
|-
| EMMC_CMDTM_CMD_CRCCHK_EN || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_CMDTM_CMD_IXCHK_EN || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| EMMC_CMDTM_CMD_ISDATA || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| EMMC_CMDTM_CMD_TYPE || 22 || 23 || 0x00c00000 || 0xff3fffff || 0x0 ||
|-
| EMMC_CMDTM_CMD_INDEX || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x0 ||
|}
=== EMMC_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_STATUS_CMD_INHIBIT || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_STATUS_DAT_INHIBIT || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_STATUS_DAT_ACTIVE || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_STATUS_RETUNING_REQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| EMMC_STATUS_WRITE_TRANSFER || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| EMMC_STATUS_READ_TRANSFER || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| EMMC_STATUS_NEW_WRITE_DATA || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| EMMC_STATUS_NEW_READ_DATA || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| EMMC_STATUS_CARD_INSERT || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| EMMC_STATUS_CARD_STABLE || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| EMMC_STATUS_CARD_DETECT || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| EMMC_STATUS_WRT_PROTECT || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_STATUS_DAT_LEVEL0 || 20 || 23 || 0x00f00000 || 0xff0fffff || 0xf ||
|-
| EMMC_STATUS_CMD_LEVEL || 24 || 24 || 0x01000000 || 0xfeffffff || 0x1 ||
|-
| EMMC_STATUS_DAT_LEVEL1 || 25 || 28 || 0x1e000000 || 0xe1ffffff || 0xf ||
|}
=== EMMC_CONTROL0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_CONTROL0_HCTL_LED || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_CONTROL0_HCTL_DWIDTH || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_CONTROL0_HCTL_HS_EN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_CONTROL0_HCTL_DMA || 3 || 4 || 0x00000018 || 0xffffffe7 || 0x0 ||
|-
| EMMC_CONTROL0_HCTL_8BIT || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| EMMC_CONTROL0_HCTL_CRDDET || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| EMMC_CONTROL0_HCTL_CRDDET_S || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| EMMC_CONTROL0_PWCTL_ON || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| EMMC_CONTROL0_PWCTL_SDVOLTS || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| EMMC_CONTROL0_PWCTL_HWRST || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| EMMC_CONTROL0_GAP_STOP || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| EMMC_CONTROL0_GAP_RESTART || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| EMMC_CONTROL0_READWAIT_EN || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| EMMC_CONTROL0_GAP_IEN || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_CONTROL0_SPI_MODE || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| EMMC_CONTROL0_BOOT_EN || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| EMMC_CONTROL0_ALT_BOOT_EN || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| EMMC_CONTROL0_WAKE_ONINT_EN || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| EMMC_CONTROL0_WAKE_ONINS_EN || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| EMMC_CONTROL0_WAKE_ONREM_EN || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|}
=== EMMC_CONTROL1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_CONTROL1_CLK_INTLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_CONTROL1_CLK_STABLE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_CONTROL1_CLK_EN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_CONTROL1_CLK_GENSEL || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| EMMC_CONTROL1_CLK_FREQ_MS2 || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| EMMC_CONTROL1_CLK_FREQ8 || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| EMMC_CONTROL1_DATA_TOUNIT || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| EMMC_CONTROL1_SRST_HC || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| EMMC_CONTROL1_SRST_CMD || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| EMMC_CONTROL1_SRST_DATA || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|}
=== EMMC_INTERRUPT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_INTERRUPT_CMD_DONE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_INTERRUPT_DATA_DONE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_INTERRUPT_BLOCK_GAP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_INTERRUPT_DMA || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| EMMC_INTERRUPT_WRITE_RDY || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| EMMC_INTERRUPT_READ_RDY || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| EMMC_INTERRUPT_CARD_IN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| EMMC_INTERRUPT_CARD_OUT || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| EMMC_INTERRUPT_CARD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| EMMC_INTERRUPT_INT_A || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| EMMC_INTERRUPT_INT_B || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| EMMC_INTERRUPT_INT_C || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| EMMC_INTERRUPT_RETUNE || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| EMMC_INTERRUPT_BOOTACK || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| EMMC_INTERRUPT_ENDBOOT || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| EMMC_INTERRUPT_ERR || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| EMMC_INTERRUPT_CTO_ERR || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| EMMC_INTERRUPT_CCRC_ERR || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| EMMC_INTERRUPT_CEND_ERR || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| EMMC_INTERRUPT_CBAD_ERR || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_INTERRUPT_DTO_ERR || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| EMMC_INTERRUPT_DCRC_ERR || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| EMMC_INTERRUPT_DEND_ERR || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| EMMC_INTERRUPT_SDOFF_ERR || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| EMMC_INTERRUPT_ACMD_ERR || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| EMMC_INTERRUPT_ADMA_ERR || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| EMMC_INTERRUPT_TUNE_ERR || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| EMMC_INTERRUPT_DMA_ERR || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| EMMC_INTERRUPT_ATA_ERR || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| EMMC_INTERRUPT_OEM_ERR || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== EMMC_IRPT_MASK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_IRPT_MASK_CMD_DONE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_IRPT_MASK_DATA_DONE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_IRPT_MASK_BLOCK_GAP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_IRPT_MASK_DMA || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| EMMC_IRPT_MASK_WRITE_RDY || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| EMMC_IRPT_MASK_READ_RDY || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| EMMC_IRPT_MASK_CARD_IN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| EMMC_IRPT_MASK_CARD_OUT || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| EMMC_IRPT_MASK_CARD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| EMMC_IRPT_MASK_INT_A || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| EMMC_IRPT_MASK_INT_B || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| EMMC_IRPT_MASK_INT_C || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| EMMC_IRPT_MASK_RETUNE || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| EMMC_IRPT_MASK_BOOTACK || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| EMMC_IRPT_MASK_ENDBOOT || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| EMMC_IRPT_MASK_CTO_ERR || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| EMMC_IRPT_MASK_CCRC_ERR || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| EMMC_IRPT_MASK_CEND_ERR || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| EMMC_IRPT_MASK_CBAD_ERR || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_IRPT_MASK_DTO_ERR || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| EMMC_IRPT_MASK_DCRC_ERR || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| EMMC_IRPT_MASK_DEND_ERR || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| EMMC_IRPT_MASK_SDOFF_ERR || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| EMMC_IRPT_MASK_ACMD_ERR || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| EMMC_IRPT_MASK_ADMA_ERR || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| EMMC_IRPT_MASK_DMA_ERR || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| EMMC_IRPT_MASK_ATA_ERR || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| EMMC_IRPT_MASK_OEM_ERR || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== EMMC_IRPT_EN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_IRPT_EN_CMD_DONE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_IRPT_EN_DATA_DONE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_IRPT_EN_BLOCK_GAP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_IRPT_EN_DMA || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| EMMC_IRPT_EN_WRITE_RDY || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| EMMC_IRPT_EN_READ_RDY || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| EMMC_IRPT_EN_CARD_IN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| EMMC_IRPT_EN_CARD_OUT || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| EMMC_IRPT_EN_CARD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| EMMC_IRPT_EN_INT_A || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| EMMC_IRPT_EN_INT_B || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| EMMC_IRPT_EN_INT_C || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| EMMC_IRPT_EN_RETUNE || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| EMMC_IRPT_EN_BOOTACK || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| EMMC_IRPT_EN_ENDBOOT || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| EMMC_IRPT_EN_CTO_ERR || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| EMMC_IRPT_EN_CCRC_ERR || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| EMMC_IRPT_EN_CEND_ERR || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| EMMC_IRPT_EN_CBAD_ERR || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_IRPT_EN_DTO_ERR || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| EMMC_IRPT_EN_DCRC_ERR || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| EMMC_IRPT_EN_DEND_ERR || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| EMMC_IRPT_EN_SDOFF_ERR || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| EMMC_IRPT_EN_ACMD_ERR || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| EMMC_IRPT_EN_ADMA_ERR || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| EMMC_IRPT_EN_TUNE_ERR || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| EMMC_IRPT_EN_DMA_ERR || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| EMMC_IRPT_EN_ATA_ERR || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| EMMC_IRPT_EN_OEM_ERR || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== EMMC_CONTROL2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_CONTROL2_ACNOX_ERR || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| EMMC_CONTROL2_ACTO_ERR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_CONTROL2_ACCRC_ERR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_CONTROL2_ACEND_ERR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| EMMC_CONTROL2_ACBAD_ERR || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| EMMC_CONTROL2_NOTC12_ERR || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| EMMC_CONTROL2_UHSMODE || 16 || 18 || 0x00070000 || 0xfff8ffff || 0x0 ||
|-
| EMMC_CONTROL2_SIGTYPE || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x1 ||
|-
| EMMC_CONTROL2_DRVTYPE || 20 || 21 || 0x00300000 || 0xffcfffff || 0x0 ||
|-
| EMMC_CONTROL2_TUNEON || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| EMMC_CONTROL2_TUNED || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| EMMC_CONTROL2_EN_AINT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| EMMC_CONTROL2_EN_PSV || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== EMMC_HWCAP0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_HWCAP0_TCLKFREQ || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|-
| EMMC_HWCAP0_TCLKUNIT || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| EMMC_HWCAP0_BASEMHZ || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| EMMC_HWCAP0_MAXLEN || 16 || 17 || 0x00030000 || 0xfffcffff || 0x0 ||
|-
| EMMC_HWCAP0_XMEDBUS || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| EMMC_HWCAP0_ADMA2 || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_HWCAP0_HS || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| EMMC_HWCAP0_SDMA || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| EMMC_HWCAP0_RESUME || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| EMMC_HWCAP0_V3_3 || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| EMMC_HWCAP0_V3_0 || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| EMMC_HWCAP0_V1_8 || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| EMMC_HWCAP0_BUS64 || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| EMMC_HWCAP0_AINT || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| EMMC_HWCAP0_SLOT_TYPE || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== EMMC_HWCAP1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_HWCAP1_SDR50 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| EMMC_HWCAP1_SDR104 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| EMMC_HWCAP1_DDR50 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x1 ||
|-
| EMMC_HWCAP1_DRV18_TYPEA || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| EMMC_HWCAP1_DRV18_TYPEC || 5 || 5 || 0x00000020 || 0xffffffdf || 0x1 ||
|-
| EMMC_HWCAP1_DRV18_TYPED || 6 || 6 || 0x00000040 || 0xffffffbf || 0x1 ||
|-
| EMMC_HWCAP1_RETUNE_TMR || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x7 ||
|-
| EMMC_HWCAP1_SDR50_TUNE || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| EMMC_HWCAP1_DATA_RETUNE || 14 || 15 || 0x0000c000 || 0xffff3fff || 0x0 ||
|-
| EMMC_HWCAP1_MULTIPLIER || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x0 ||
|-
| EMMC_HWCAP1_SPI_MODE || 24 || 24 || 0x01000000 || 0xfeffffff || 0x1 ||
|-
| EMMC_HWCAP1_SPI_BLOCKMODE || 25 || 25 || 0x02000000 || 0xfdffffff || 0x1 ||
|}
=== EMMC_HWMAXAMP0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_HWMAXAMP0_AMP_33V || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| EMMC_HWMAXAMP0_AMP_30V || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| EMMC_HWMAXAMP0_AMP_18V || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x0 ||
|}
=== EMMC_FORCE_IRPT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_FORCE_IRPT_CMD_DONE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| EMMC_FORCE_IRPT_DATA_DONE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| EMMC_FORCE_IRPT_BLOCK_GAP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| EMMC_FORCE_IRPT_DMA || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| EMMC_FORCE_IRPT_WRITE_RDY || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| EMMC_FORCE_IRPT_READ_RDY || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| EMMC_FORCE_IRPT_CARD_IN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| EMMC_FORCE_IRPT_CARD_OUT || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| EMMC_FORCE_IRPT_CTO_ERR || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_CCRC_ERR || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_CEND_ERR || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_CBAD_ERR || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_DTO_ERR || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_DCRC_ERR || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_DEND_ERR || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_SDOFF_ERR || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_ACMD_ERR || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_ADMA_ERR || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_TUNE_ERR || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_DMA_ERR || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_ATA_ERR || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| EMMC_FORCE_IRPT_OEM_ERR || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== EMMC_DMA_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_DMA_STATUS_ERR_AT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| EMMC_DMA_STATUS_LEN_NOMATCH || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|}
=== EMMC_BOOT_TIMEOUT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_BOOT_TIMEOUT_TIMEOUT || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== EMMC_DBG_SEL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_DBG_SEL_SELECT || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== EMMC_EXRDFIFO_CFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_EXRDFIFO_CFG_RD_THRSH || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|}
=== EMMC_EXRDFIFO_EN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_EXRDFIFO_EN_ENABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== EMMC_TUNE_STEP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_TUNE_STEP_DELAY || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|}
=== EMMC_TUNE_STEPS_STD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_TUNE_STEPS_STD_STEPS || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== EMMC_TUNE_STEPS_DDR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_TUNE_STEPS_DDR_STEPS || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== EMMC_BUS_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_BUS_CTRL_CLK_PINS || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| EMMC_BUS_CTRL_IRQ_PINS || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| EMMC_BUS_CTRL_BUS_WIDTH || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| EMMC_BUS_CTRL_IRQSEL || 20 || 22 || 0x00700000 || 0xff8fffff || 0x0 ||
|-
| EMMC_BUS_CTRL_BE_PWR || 24 || 30 || 0x7f000000 || 0x80ffffff || 0x0 ||
|}
=== EMMC_SPI_INT_SPT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_SPI_INT_SPT_SELECT || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|}
=== EMMC_SLOTISR_VER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| EMMC_SLOTISR_VER_SLOT_STATUS || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| EMMC_SLOTISR_VER_SDVERSION || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x2 ||
|-
| EMMC_SLOTISR_VER_VENDOR || 24 || 31 || 0xff000000 || 0x00ffffff || 0x99 ||
|}
= FPGA =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e20b600 ||
|-
| id || 0x66706761 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| FPGA_CTRL0_OFFSET || 0x08 ||
|-
| FPGA_STATUS0_OFFSET || 0x0C ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| FPGA_VERSION ||align="right"|0x7e20b600 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_SCRATCH ||align="right"|0x7e20b604 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#FPGA_CTRL0|FPGA_CTRL0]] ||align="right"|0x7e20b608 ||align="center"| RW ||align="right"| 36 ||align="right"| 0xfffff3fff ||align="right"|  ||
|-
| [[#FPGA_STATUS0|FPGA_STATUS0]] ||align="right"|0x7e20b60c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xfff800ff ||align="right"|  ||
|-
| [[#FPGA_DCM_WR_DATA|FPGA_DCM_WR_DATA]] ||align="right"|0x7e20b610 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"|  ||
|-
| [[#FPGA_DCM_CTRL|FPGA_DCM_CTRL]] ||align="right"|0x7e20b614 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xff0fffff ||align="right"|  ||
|-
| [[#FPGA_DCM_RD_DATA|FPGA_DCM_RD_DATA]] ||align="right"|0x7e20b618 ||align="center"| RO ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|}
== Register details ==
=== FPGA_CTRL0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| FPGA_CTRL0_DIS_CTL0 || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| FPGA_CTRL0_CAM_CTL0 || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| FPGA_CTRL0_DIS_BL || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| FPGA_CTRL0_CAM_CTL1 || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| FPGA_CTRL0_CAM_CTL2 || 2 || 2 || 0x00000004 || 0xfffffffb ||  ||
|-
| FPGA_CTRL0_DIS_CTL2 || 2 || 2 || 0x00000004 || 0xfffffffb ||  ||
|-
| FPGA_CTRL0_DIS_RST || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| FPGA_CTRL0_SD_PSU_EN || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| FPGA_CTRL0_DIS_SW_SPI || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| FPGA_CTRL0_SW_SPI_SCL || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| FPGA_CTRL0_SW_SPI_SDA_O || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| FPGA_CTRL0_SW_SPI_CS || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| FPGA_CTRL0_SPI0_SEL_A || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| FPGA_CTRL0_SPI1_SEL || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| FPGA_CTRL0_DISP_BUFFER || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| FPGA_CTRL0_SPI0_SEL_B || 12 || 12 || 0x00001000 || 0xffffefff ||  ||
|-
| FPGA_CTRL0_TV_ACTIVITY || 13 || 13 || 0x00002000 || 0xffffdfff ||  ||
|-
| FPGA_CTRL0_TERMEN_DO || 16 || 16 || 0x00010000 || 0xfffeffff ||  ||
|-
| FPGA_CTRL0_TERMEN_CLK || 17 || 17 || 0x00020000 || 0xfffdffff ||  ||
|-
| FPGA_CTRL0_LV_SPARE_OUT || 18 || 19 || 0x000c0000 || 0xfff3ffff ||  ||
|-
| FPGA_CTRL0_SPARE_OUT || 20 || 31 || 0xfff00000 || 0x000fffff ||  ||
|}
=== FPGA_STATUS0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| FPGA_STATUS0_HW_ID || 0 || 3 || 0x0000000f || 0xfffffff0 ||  ||
|-
| FPGA_STATUS0_SD_WP || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| FPGA_STATUS0_SD_CD || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| FPGA_STATUS0_NAND_RNB || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| FPGA_STATUS0_SW_SPI_SPI_IN || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| FPGA_STATUS0_SPARE_IN || 19 || 31 || 0xfff80000 || 0x0007ffff ||  ||
|}
=== FPGA_DCM_WR_DATA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| FPGA_DCM_WR_DATA_DATA || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| FPGA_DCM_WR_DATA_ADDRESS || 16 || 23 || 0x00ff0000 || 0xff00ffff ||  ||
|}
=== FPGA_DCM_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| FPGA_DCM_CTRL_REMOTE_RST || 0 || 4 || 0x0000001f || 0xffffffe0 ||  ||
|-
| FPGA_DCM_CTRL_REMOTE_EN || 8 || 12 || 0x00001f00 || 0xffffe0ff ||  ||
|-
| FPGA_DCM_CTRL_PERI_RST || 16 || 19 || 0x000f0000 || 0xfff0ffff ||  ||
|-
| FPGA_DCM_CTRL_PERI_EN || 24 || 27 || 0x0f000000 || 0xf0ffffff ||  ||
|-
| FPGA_DCM_CTRL_PERI_WR_EN || 28 || 31 || 0xf0000000 || 0x0fffffff ||  ||
|}
=== FPGA_DCM_RD_DATA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| FPGA_DCM_RD_DATA_DATA || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|}
= FPGA_A0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e213000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|}
== Register details ==
= FPGA_B0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e214000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|}
== Register details ==
= FPGA_MB =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e20b700 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| FPGA_MB_XSYS_BUILD_NUM ||align="right"|0x7e20b700 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XC0_BUILD_NUM ||align="right"|0x7e20b704 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XC1_BUILD_NUM ||align="right"|0x7e20b708 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XPERI_BUILD_NUM ||align="right"|0x7e20b70c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XH264_BUILD_NUM ||align="right"|0x7e20b710 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XV3D_BUILD_NUM ||align="right"|0x7e20b714 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XSLC1_BUILD_NUM ||align="right"|0x7e20b718 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XSLC2_BUILD_NUM ||align="right"|0x7e20b71c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_XSLC3_BUILD_NUM ||align="right"|0x7e20b720 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_CORE_CLK_FREQ ||align="right"|0x7e20b724 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_SDC_CLK_FREQ ||align="right"|0x7e20b728 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_SDC_H264_FREQ ||align="right"|0x7e20b72c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_SDC_V3D_FREQ ||align="right"|0x7e20b730 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| FPGA_MB_SDC_ISP_FREQ ||align="right"|0x7e20b734 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= GP =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e200000 ||
|-
| id || 0x6770696f ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#GP_FSEL0|GP_FSEL0]] ||align="right"|0x7e200000 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FSEL1|GP_FSEL1]] ||align="right"|0x7e200004 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FSEL2|GP_FSEL2]] ||align="right"|0x7e200008 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FSEL3|GP_FSEL3]] ||align="right"|0x7e20000c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FSEL4|GP_FSEL4]] ||align="right"|0x7e200010 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FSEL5|GP_FSEL5]] ||align="right"|0x7e200014 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FSEL6|GP_FSEL6]] ||align="right"|0x7e200018 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| [[#GP_SET0|GP_SET0]] ||align="right"|0x7e20001c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_SET1|GP_SET1]] ||align="right"|0x7e200020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_SET2|GP_SET2]] ||align="right"|0x7e200024 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_CLR0|GP_CLR0]] ||align="right"|0x7e200028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_CLR1|GP_CLR1]] ||align="right"|0x7e20002c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_CLR2|GP_CLR2]] ||align="right"|0x7e200030 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_LEV0|GP_LEV0]] ||align="right"|0x7e200034 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_LEV1|GP_LEV1]] ||align="right"|0x7e200038 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_LEV2|GP_LEV2]] ||align="right"|0x7e20003c ||align="center"| RO ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_EDS0|GP_EDS0]] ||align="right"|0x7e200040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_EDS1|GP_EDS1]] ||align="right"|0x7e200044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_EDS2|GP_EDS2]] ||align="right"|0x7e200048 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_REN0|GP_REN0]] ||align="right"|0x7e20004c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_REN1|GP_REN1]] ||align="right"|0x7e200050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_REN2|GP_REN2]] ||align="right"|0x7e200054 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_FEN0|GP_FEN0]] ||align="right"|0x7e200058 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FEN1|GP_FEN1]] ||align="right"|0x7e20005c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_FEN2|GP_FEN2]] ||align="right"|0x7e200060 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_HEN0|GP_HEN0]] ||align="right"|0x7e200064 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_HEN1|GP_HEN1]] ||align="right"|0x7e200068 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_HEN2|GP_HEN2]] ||align="right"|0x7e20006c ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_LEN0|GP_LEN0]] ||align="right"|0x7e200070 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_LEN1|GP_LEN1]] ||align="right"|0x7e200074 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_LEN2|GP_LEN2]] ||align="right"|0x7e200078 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_AREN0|GP_AREN0]] ||align="right"|0x7e20007c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_AREN1|GP_AREN1]] ||align="right"|0x7e200080 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_AREN2|GP_AREN2]] ||align="right"|0x7e200084 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_AFEN0|GP_AFEN0]] ||align="right"|0x7e200088 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_AFEN1|GP_AFEN1]] ||align="right"|0x7e20008c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_AFEN2|GP_AFEN2]] ||align="right"|0x7e200090 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_PUD|GP_PUD]] ||align="right"|0x7e200094 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| [[#GP_PUDCLK0|GP_PUDCLK0]] ||align="right"|0x7e200098 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_PUDCLK1|GP_PUDCLK1]] ||align="right"|0x7e20009c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#GP_PUDCLK2|GP_PUDCLK2]] ||align="right"|0x7e2000a0 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#GP_SEN0|GP_SEN0]] ||align="right"|0x7e2000a4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0xffffffff ||
|-
| [[#GP_SEN1|GP_SEN1]] ||align="right"|0x7e2000a8 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0x003fffff ||
|-
| [[#GP_GPTEST|GP_GPTEST]] ||align="right"|0x7e2000b0 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| GP_AJBCONF ||align="right"|0x7e2000c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x80ffffff ||align="right"| 0000000000 ||
|-
| GP_AJBTMS ||align="right"|0x7e2000c4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| GP_AJBTDI ||align="right"|0x7e2000c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| GP_AJBTDO ||align="right"|0x7e2000cc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== GP_FSEL0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FSEL0_FSEL00 || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| GP_FSEL0_FSEL01 || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| GP_FSEL0_FSEL02 || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x0 ||
|-
| GP_FSEL0_FSEL03 || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| GP_FSEL0_FSEL04 || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| GP_FSEL0_FSEL05 || 15 || 17 || 0x00038000 || 0xfffc7fff || 0x0 ||
|-
| GP_FSEL0_FSEL06 || 18 || 20 || 0x001c0000 || 0xffe3ffff || 0x0 ||
|-
| GP_FSEL0_FSEL07 || 21 || 23 || 0x00e00000 || 0xff1fffff || 0x0 ||
|-
| GP_FSEL0_FSEL08 || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| GP_FSEL0_FSEL09 || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|}
=== GP_FSEL1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FSEL1_FSEL10 || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| GP_FSEL1_FSEL11 || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| GP_FSEL1_FSEL12 || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x0 ||
|-
| GP_FSEL1_FSEL13 || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| GP_FSEL1_FSEL14 || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| GP_FSEL1_FSEL15 || 15 || 17 || 0x00038000 || 0xfffc7fff || 0x0 ||
|-
| GP_FSEL1_FSEL16 || 18 || 20 || 0x001c0000 || 0xffe3ffff || 0x0 ||
|-
| GP_FSEL1_FSEL17 || 21 || 23 || 0x00e00000 || 0xff1fffff || 0x0 ||
|-
| GP_FSEL1_FSEL18 || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| GP_FSEL1_FSEL19 || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|}
=== GP_FSEL2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FSEL2_FSEL20 || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| GP_FSEL2_FSEL21 || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| GP_FSEL2_FSEL22 || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x0 ||
|-
| GP_FSEL2_FSEL23 || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| GP_FSEL2_FSEL24 || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| GP_FSEL2_FSEL25 || 15 || 17 || 0x00038000 || 0xfffc7fff || 0x0 ||
|-
| GP_FSEL2_FSEL26 || 18 || 20 || 0x001c0000 || 0xffe3ffff || 0x0 ||
|-
| GP_FSEL2_FSEL27 || 21 || 23 || 0x00e00000 || 0xff1fffff || 0x0 ||
|-
| GP_FSEL2_FSEL28 || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| GP_FSEL2_FSEL29 || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|}
=== GP_FSEL3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FSEL3_FSEL30 || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| GP_FSEL3_FSEL31 || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| GP_FSEL3_FSEL32 || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x0 ||
|-
| GP_FSEL3_FSEL33 || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| GP_FSEL3_FSEL34 || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| GP_FSEL3_FSEL35 || 15 || 17 || 0x00038000 || 0xfffc7fff || 0x0 ||
|-
| GP_FSEL3_FSEL36 || 18 || 20 || 0x001c0000 || 0xffe3ffff || 0x0 ||
|-
| GP_FSEL3_FSEL37 || 21 || 23 || 0x00e00000 || 0xff1fffff || 0x0 ||
|-
| GP_FSEL3_FSEL38 || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| GP_FSEL3_FSEL39 || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|}
=== GP_FSEL4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FSEL4_FSEL40 || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| GP_FSEL4_FSEL41 || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| GP_FSEL4_FSEL42 || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x0 ||
|-
| GP_FSEL4_FSEL43 || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| GP_FSEL4_FSEL44 || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| GP_FSEL4_FSEL45 || 15 || 17 || 0x00038000 || 0xfffc7fff || 0x0 ||
|-
| GP_FSEL4_FSEL46 || 18 || 20 || 0x001c0000 || 0xffe3ffff || 0x0 ||
|-
| GP_FSEL4_FSEL47 || 21 || 23 || 0x00e00000 || 0xff1fffff || 0x0 ||
|-
| GP_FSEL4_FSEL48 || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| GP_FSEL4_FSEL49 || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|}
=== GP_FSEL5 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FSEL5_FSEL50 || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| GP_FSEL5_FSEL51 || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| GP_FSEL5_FSEL52 || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x0 ||
|-
| GP_FSEL5_FSEL53 || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| GP_FSEL5_FSEL54 || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| GP_FSEL5_FSEL55 || 15 || 17 || 0x00038000 || 0xfffc7fff || 0x0 ||
|-
| GP_FSEL5_FSEL56 || 18 || 20 || 0x001c0000 || 0xffe3ffff || 0x0 ||
|-
| GP_FSEL5_FSEL57 || 21 || 23 || 0x00e00000 || 0xff1fffff || 0x0 ||
|-
| GP_FSEL5_FSEL58 || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| GP_FSEL5_FSEL59 || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|}
=== GP_FSEL6 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FSEL6_FSEL60 || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| GP_FSEL6_FSEL61 || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x0 ||
|-
| GP_FSEL6_FSEL62 || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x0 ||
|-
| GP_FSEL6_FSEL63 || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x0 ||
|-
| GP_FSEL6_FSEL64 || 12 || 14 || 0x00007000 || 0xffff8fff || 0x0 ||
|-
| GP_FSEL6_FSEL65 || 15 || 17 || 0x00038000 || 0xfffc7fff || 0x0 ||
|-
| GP_FSEL6_FSEL66 || 18 || 20 || 0x001c0000 || 0xffe3ffff || 0x0 ||
|-
| GP_FSEL6_FSEL67 || 21 || 23 || 0x00e00000 || 0xff1fffff || 0x0 ||
|-
| GP_FSEL6_FSEL68 || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| GP_FSEL6_FSEL69 || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|}
=== GP_SET0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_SET0_SETn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_SET1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_SET1_SETn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_SET2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_SET2_SETn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_CLR0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_CLR0_CLRn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_CLR1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_CLR1_CLRn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_CLR2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_CLR2_CLRn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_LEV0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_LEV0_LEVn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_LEV1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_LEV1_LEVn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_LEV2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_LEV2_LEVn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_EDS0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_EDS0_EDSn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_EDS1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_EDS1_EDSn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_EDS2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_EDS2_EDSn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_REN0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_REN0_RENn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_REN1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_REN1_RENn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_REN2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_REN2_RENn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_FEN0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FEN0_FENn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_FEN1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FEN1_FENn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_FEN2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_FEN2_FENn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_HEN0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_HEN0_HENn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_HEN1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_HEN1_HENn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_HEN2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_HEN2_HENn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_LEN0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_LEN0_LENn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_LEN1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_LEN1_LENn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_LEN2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_LEN2_LENn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_AREN0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_AREN0_ARENn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_AREN1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_AREN1_ARENn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_AREN2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_AREN2_ARENn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_AFEN0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_AFEN0_AFENn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_AFEN1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_AFEN1_AFENn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_AFEN2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_AFEN2_AFENn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_PUD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_PUD_PUD || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|}
=== GP_PUDCLK0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_PUDCLK0_PUDCLKn0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_PUDCLK1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_PUDCLK1_PUDCLKn32 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== GP_PUDCLK2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_PUDCLK2_PUDCLKn64 || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|}
=== GP_SEN0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_SEN0_SEN || 0 || 31 || 0xffffffff || 0x00000000 || 0xffffffff ||
|}
=== GP_SEN1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_SEN1_SEN || 0 || 21 || 0x003fffff || 0xffc00000 || 0x3fffff ||
|}
=== GP_GPTEST ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| GP_GPTEST_SMPS || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| GP_GPTEST_SPARE || 1 || 3 || 0x0000000e || 0xfffffff1 || 0x0 ||
|}
= H264 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7f000000 ||
|-
| id || 0x68323634 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| H264_RC ||align="right"|0x7f000000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= HD =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e808000 ||
|-
| id || 0x48444d49 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#HD_HDM_CTL|HD_HDM_CTL]] ||align="right"|0x7e80800c ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003f7 ||align="right"| 0x000000f0 ||
|-
| [[#HD_MAI_CTL|HD_MAI_CTL]] ||align="right"|0x7e808014 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x00000020 ||
|-
| [[#HD_MAI_THR|HD_MAI_THR]] ||align="right"|0x7e808018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x01010101 ||
|-
| HD_MAI_FMT ||align="right"|0x7e80801c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_MAI_DAT ||align="right"|0x7e808020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_SPARE ||align="right"|0x7e808024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_MAI_SMP ||align="right"|0x7e80802c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#HD_VID_CTL|HD_VID_CTL]] ||align="right"|0x7e808038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffc0000 ||align="right"| 0x00040000 ||
|-
| [[#HD_CSC_CTL|HD_CSC_CTL]] ||align="right"|0x7e808040 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| HD_CSC_12_11 ||align="right"|0x7e808044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_CSC_14_13 ||align="right"|0x7e808048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_CSC_22_21 ||align="right"|0x7e80804c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_CSC_24_23 ||align="right"|0x7e808050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_CSC_32_31 ||align="right"|0x7e808054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_CSC_34_33 ||align="right"|0x7e808058 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HD_FRAME_CNT ||align="right"|0x7e808068 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== HD_HDM_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HD_HDM_CTL_ENABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| HD_HDM_CTL_ENDIAN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| HD_HDM_CTL_SW_RST || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| HD_HDM_CTL_PDSTBY || 4 || 5 || 0x00000030 || 0xffffffcf || 0x3 ||
|-
| HD_HDM_CTL_RFSTBY || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x3 ||
|-
| HD_HDM_CTL_CECOVR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| HD_HDM_CTL_CECRXD || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== HD_MAI_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HD_MAI_CTL_RST_MAI || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| HD_MAI_CTL_ERRORF || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| HD_MAI_CTL_ERRORE || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| HD_MAI_CTL_ENABLE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| HD_MAI_CTL_CHNUM || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x2 ||
|-
| HD_MAI_CTL_PAREN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| HD_MAI_CTL_FLUSH || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| HD_MAI_CTL_EMPTY || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| HD_MAI_CTL_FULL || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| HD_MAI_CTL_WHOLSMP || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| HD_MAI_CTL_CHALIGN || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| HD_MAI_CTL_BUSY || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| HD_MAI_CTL_DLATE || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|}
=== HD_MAI_THR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HD_MAI_THR_DREQLOW || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x1 ||
|-
| HD_MAI_THR_DREQHIGH || 8 || 13 || 0x00003f00 || 0xffffc0ff || 0x1 ||
|-
| HD_MAI_THR_PANICLOW || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| HD_MAI_THR_PANICHIGH || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|}
=== HD_VID_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HD_VID_CTL_BLANKPIX || 18 || 18 || 0x00040000 || 0xfffbffff || 0x1 ||
|-
| HD_VID_CTL_EMPRGB || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| HD_VID_CTL_EMPSYNC || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| HD_VID_CTL_FULRGB || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| HD_VID_CTL_FULSYNC || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| HD_VID_CTL_CLRRGB || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| HD_VID_CTL_CLRSYNC || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| HD_VID_CTL_ERROR || 25 || 26 || 0x06000000 || 0xf9ffffff || 0x0 ||
|-
| HD_VID_CTL_HPOL || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| HD_VID_CTL_VPOL || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| HD_VID_CTL_RST_FRAMEC || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| HD_VID_CTL_UFEN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| HD_VID_CTL_ENABLE || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== HD_CSC_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HD_CSC_CTL_ENABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| HD_CSC_CTL_USERGB2YCC || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| HD_CSC_CTL_MODE || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| HD_CSC_CTL_PADMSB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| HD_CSC_CTL_COLORD || 5 || 7 || 0x000000e0 || 0xffffff1f || 0x0 ||
|}
= HDCP =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e809000 ||
|-
| id || 0x48444350 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#HDCP_KEY_CTL|HDCP_KEY_CTL]] ||align="right"|0x7e809000 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| HDCP_KEY_ADR ||align="right"|0x7e809004 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| HDCP_KEY_KY0 ||align="right"|0x7e809008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDCP_KEY_KY1 ||align="right"|0x7e80900c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== HDCP_KEY_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDCP_KEY_CTL_START || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| HDCP_KEY_CTL_DONE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| HDCP_KEY_CTL_DISHDCP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|}
= HDMI =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e902000 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| HDMI_ASYNC_RM_BASE || UNKNOWN ||
|-
| HDMI_ASYNC_RM_CONTROL || UNKNOWN ||
|-
| HDMI_ASYNC_RM_FORMAT || UNKNOWN ||
|-
| HDMI_ASYNC_RM_INTEGRATOR || UNKNOWN ||
|-
| HDMI_ASYNC_RM_OFFSET || UNKNOWN ||
|-
| HDMI_ASYNC_RM_PHASE_INC || UNKNOWN ||
|-
| HDMI_ASYNC_RM_RATE_RATIO || UNKNOWN ||
|-
| HDMI_ASYNC_RM_SAMPLE_INC || UNKNOWN ||
|-
| HDMI_DMA || UNKNOWN ||
|-
| HDMI_HDMI_13_AUDIO_CFG_1 || UNKNOWN ||
|-
| HDMI_HDMI_13_AUDIO_STATUS_1 || UNKNOWN ||
|-
| HDMI_HDMI_HBR_AUDIO_PACKET_HEADER || UNKNOWN ||
|-
| HDMI_INTR2_BASE || UNKNOWN ||
|-
| HDMI_PCI_CLEAR || UNKNOWN ||
|-
| HDMI_PCI_MASK_CLEAR || UNKNOWN ||
|-
| HDMI_PCI_MASK_SET || UNKNOWN ||
|-
| HDMI_PCI_MASK_STATUS || UNKNOWN ||
|-
| HDMI_PCI_SET || UNKNOWN ||
|-
| HDMI_PCI_STATUS || UNKNOWN ||
|-
| HDMI_PERT_INSERT_ERR_SEPARATION || UNKNOWN ||
|-
| HDMI_RAM_BASE || UNKNOWN ||
|-
| HDMI_RAM_PACKET_RSVD_0 || UNKNOWN ||
|-
| HDMI_RAM_PACKET_RSVD_1 || UNKNOWN ||
|-
| HDMI_RBUS_REGS || UNKNOWN ||
|-
| HDMI_TX_PHY_BASE || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI_TX_PHY_CTL_0 || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI_TX_PHY_CTL_1 || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI_TX_PHY_CTL_2 || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI_TX_PHY_SPARE || UNKNOWN ||
|-
| HDMI_TX_PHY_HDMI_TX_PHY_STATUS || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| HDMI_CORE_REV ||align="right"|0x7e902000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x00000600 ||
|-
| HDMI_SW_RESET_CNTRL ||align="right"|0x7e902004 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| HDMI_HOTPLUG_INT ||align="right"|0x7e902008 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0x00000006 ||
|-
| HDMI_HOTPLUG ||align="right"|0x7e90200c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| HDMI_BKSV0 ||align="right"|0x7e902010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_BKSV1 ||align="right"|0x7e902014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_AN0 ||align="right"|0x7e902018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_AN1 ||align="right"|0x7e90201c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_AN_INFLUENCE_1 ||align="right"|0x7e902020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_AN_INFLUENCE_2 ||align="right"|0x7e902024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_TST_AN0 ||align="right"|0x7e902028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_TST_AN1 ||align="right"|0x7e90202c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_KSV_FIFO_0 ||align="right"|0x7e902030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_KSV_FIFO_1 ||align="right"|0x7e902034 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| HDMI_V ||align="right"|0x7e902038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_HDCP_KEY_1 ||align="right"|0x7e90203c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffff3f ||align="right"| 0000000000 ||
|-
| HDMI_HDCP_KEY_2 ||align="right"|0x7e902040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_HDCP_CTL ||align="right"|0x7e902044 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001030f ||align="right"| 0000000000 ||
|-
| HDMI_CP_STATUS ||align="right"|0x7e902048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x8000031f ||align="right"| 0x00000100 ||
|-
| HDMI_CP_INTEGRITY ||align="right"|0x7e90204c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffff03 ||align="right"| 0000000000 ||
|-
| HDMI_CP_INTEGRITY_CFG ||align="right"|0x7e902050 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0x00001000 ||
|-
| HDMI_CP_CONFIG ||align="right"|0x7e902054 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7fffffff ||align="right"| 0x00130080 ||
|-
| HDMI_CP_TST ||align="right"|0x7e902058 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x002001ff ||align="right"| 0000000000 ||
|-
| [[#HDMI_FIFO_CTL|HDMI_FIFO_CTL]] ||align="right"|0x7e90205c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000efff ||align="right"| 0000000000 ||
|-
| [[#HDMI_READ_POINTERS|HDMI_READ_POINTERS]] ||align="right"|0x7e902060 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7fffffff ||align="right"| 0000000000 ||
|-
| HDMI_ENCODER_CTL ||align="right"|0x7e902070 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| HDMI_PERT_CONFIG ||align="right"|0x7e902074 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| HDMI_PERT_LFSR_PRELOAD ||align="right"|0x7e902078 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_PERT_LFSR_FEEDBACK_MASK ||align="right"|0x7e90207c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_PERT_INSERT_ERR ||align="right"|0x7e902080 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| HDMI_PERT_INSERT_ERR_SEP ||align="right"|0x7e902084 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_PERT_TEST_LENGTH ||align="right"|0x7e902088 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_PERT_DATA ||align="right"|0x7e90208c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| HDMI_MAI_CHANNEL_MAP ||align="right"|0x7e902090 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00fac688 ||
|-
| HDMI_MAI_CONFIG ||align="right"|0x7e902094 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0x00000003 ||
|-
| HDMI_MAI_FORMAT ||align="right"|0x7e902098 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_AUDIO_PACKET_CONFIG ||align="right"|0x7e90209c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0x21000403 ||
|-
| HDMI_RAM_PACKET_CONFIG ||align="right"|0x7e9020a0 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x00013fff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_STATUS ||align="right"|0x7e9020a4 ||align="center"| RW ||align="right"| 14 ||align="right"| 0x00003fff ||align="right"| 0000000000 ||
|-
| HDMI_CRP_CFG ||align="right"|0x7e9020a8 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0x08000000 ||
|-
| HDMI_CTS_0 ||align="right"|0x7e9020ac ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| HDMI_CTS_1 ||align="right"|0x7e9020b0 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| HDMI_CTS_PERIOD_0 ||align="right"|0x7e9020b4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xff0fffff ||align="right"| 0x010124f8 ||
|-
| HDMI_CTS_PERIOD_1 ||align="right"|0x7e9020b8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xff0fffff ||align="right"| 0x010124f8 ||
|-
| HDMI_BCH_CONFIGURATION ||align="right"|0x7e9020bc ||align="center"| RW ||align="right"| 9 ||align="right"| 0x000001ff ||align="right"| 0x00000083 ||
|-
| [[#HDMI_SCHEDULER_CONTROL|HDMI_SCHEDULER_CONTROL]] ||align="right"|0x7e9020c0 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fff7f ||align="right"| 0x000cb008 ||
|-
| [[#HDMI_HORZA|HDMI_HORZA]] ||align="right"|0x7e9020c4 ||align="center"| RW ||align="right"| 15 ||align="right"| 0x00007fff ||align="right"| 0x00000280 ||
|-
| [[#HDMI_HORZB|HDMI_HORZB]] ||align="right"|0x7e9020c8 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0x03018010 ||
|-
| [[#HDMI_VERTA0|HDMI_VERTA0]] ||align="right"|0x7e9020cc ||align="center"| RW ||align="right"| 25 ||align="right"| 0x01ffffff ||align="right"| 0x002141e0 ||
|-
| [[#HDMI_VERTB0|HDMI_VERTB0]] ||align="right"|0x7e9020d0 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0x00000021 ||
|-
| [[#HDMI_VERTA1|HDMI_VERTA1]] ||align="right"|0x7e9020d4 ||align="center"| RW ||align="right"| 25 ||align="right"| 0x01ffffff ||align="right"| 0x002141e0 ||
|-
| [[#HDMI_VERTB1|HDMI_VERTB1]] ||align="right"|0x7e9020d8 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0x00000021 ||
|-
| HDMI_TEST ||align="right"|0x7e9020dc ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|-
| HDMI_MBIST_TM ||align="right"|0x7e9020e0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| HDMI_MISC_CONTROL ||align="right"|0x7e9020e4 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7fffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_CNTRL_1 ||align="right"|0x7e9020e8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0000e7be ||
|-
| HDMI_CEC_CNTRL_2 ||align="right"|0x7e9020ec ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7fffffff ||align="right"| 0x508d63d5 ||
|-
| HDMI_CEC_CNTRL_3 ||align="right"|0x7e9020f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x96826f5c ||
|-
| HDMI_CEC_CNTRL_4 ||align="right"|0x7e9020f4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0xead4c3be ||
|-
| HDMI_CEC_CNTRL_5 ||align="right"|0x7e9020f8 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0x004cfff5 ||
|-
| HDMI_CEC_TX_DATA_1 ||align="right"|0x7e9020fc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_TX_DATA_2 ||align="right"|0x7e902100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_TX_DATA_3 ||align="right"|0x7e902104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_TX_DATA_4 ||align="right"|0x7e902108 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_RX_DATA_1 ||align="right"|0x7e90210c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_RX_DATA_2 ||align="right"|0x7e902110 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_RX_DATA_3 ||align="right"|0x7e902114 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CEC_RX_DATA_4 ||align="right"|0x7e902118 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_PACKET_FIFO_CTL ||align="right"|0x7e90211c ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| HDMI_PACKET_FIFO_CFG ||align="right"|0x7e902120 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| HDMI_PACKET_FIFO_STATUS ||align="right"|0x7e902124 ||align="center"| RW ||align="right"| 26 ||align="right"| 0x03073f1f ||align="right"| 0x03010000 ||
|-
| HDMI_DVO_TIMING_ADJUST_A ||align="right"|0x7e902128 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0x00088888 ||
|-
| HDMI_DVO_TIMING_ADJUST_B ||align="right"|0x7e90212c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x88888888 ||
|-
| HDMI_DVO_TIMING_ADJUST_C ||align="right"|0x7e902130 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x88888888 ||
|-
| HDMI_DVO_TIMING_ADJUST_D ||align="right"|0x7e902134 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x88888888 ||
|-
| [[#HDMI_DETECTED_HORZA|HDMI_DETECTED_HORZA]] ||align="right"|0x7e902138 ||align="center"| RW ||align="right"| 15 ||align="right"| 0x00007fff ||align="right"| 0x00000280 ||
|-
| [[#HDMI_DETECTED_HORZB|HDMI_DETECTED_HORZB]] ||align="right"|0x7e90213c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3ffffe00 ||align="right"| 0x03018010 ||
|-
| [[#HDMI_DETECTED_VERTA0|HDMI_DETECTED_VERTA0]] ||align="right"|0x7e902140 ||align="center"| RW ||align="right"| 25 ||align="right"| 0x01ffffff ||align="right"| 0x002141e0 ||
|-
| [[#HDMI_DETECTED_VERTB0|HDMI_DETECTED_VERTB0]] ||align="right"|0x7e902144 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fff00 ||align="right"| 0x00000021 ||
|-
| [[#HDMI_DETECTED_VERTA1|HDMI_DETECTED_VERTA1]] ||align="right"|0x7e902148 ||align="center"| RW ||align="right"| 25 ||align="right"| 0x01ffffff ||align="right"| 0x002141e0 ||
|-
| [[#HDMI_DETECTED_VERTB1|HDMI_DETECTED_VERTB1]] ||align="right"|0x7e90214c ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fff00 ||align="right"| 0x00000021 ||
|-
| HDMI_13_AUDIO_CFG_1 ||align="right"|0x7e902150 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"| 0x000000c8 ||
|-
| HDMI_13_AUDIO_STATUS_1 ||align="right"|0x7e902154 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| HDMI_HBR_AUDIO_PACKET_HEADER ||align="right"|0x7e902158 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0x00000009 ||
|-
| HDMI_POSTING_MASTER ||align="right"|0x7e90215c ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0x000000ff ||
|-
| HDMI_TX_PHY_TX_PHY_RESET_CTL ||align="right"|0x7e9022c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x003f01ff ||
|-
| HDMI_TX_PHY_TX_PHY_CTL_0 ||align="right"|0x7e9022c4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x8e000000 ||
|-
| HDMI_TX_PHY_TX_PHY_CTL_1 ||align="right"|0x7e9022c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0404a808 ||
|-
| HDMI_TX_PHY_TX_PHY_CTL_2 ||align="right"|0x7e9022cc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00a63004 ||
|-
| HDMI_TX_PHY_TX_PHY_PLL_CFG ||align="right"|0x7e9022d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc3fbffff ||align="right"| 0x07f80112 ||
|-
| HDMI_TX_PHY_TX_PHY_TMDS_CFG ||align="right"|0x7e9022d4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0000001f ||
|-
| HDMI_TX_PHY_TX_PHY_STATUS ||align="right"|0x7e9022d8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_TX_PHY_SPREAD_SPECTRUM ||align="right"|0x7e9022dc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00003c00 ||
|-
| HDMI_TX_PHY_TX_PHY_SPARE ||align="right"|0x7e9022e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0xffff0000 ||
|-
| HDMI_CPU_STATUS ||align="right"|0x7e902340 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CPU_SET ||align="right"|0x7e902344 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CPU_CLEAR ||align="right"|0x7e902348 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_CPU_MASK_STATUS ||align="right"|0x7e90234c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0001ffff ||
|-
| HDMI_CPU_MASK_SET ||align="right"|0x7e902350 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0001ffff ||
|-
| HDMI_CPU_MASK_CLEAR ||align="right"|0x7e902354 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0001ffff ||
|-
| HDMI_RAM_GCP_0 ||align="right"|0x7e902400 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_1 ||align="right"|0x7e902404 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_2 ||align="right"|0x7e902408 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_3 ||align="right"|0x7e90240c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_4 ||align="right"|0x7e902410 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_5 ||align="right"|0x7e902414 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_6 ||align="right"|0x7e902418 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_7 ||align="right"|0x7e90241c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_GCP_8 ||align="right"|0x7e902420 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_0 ||align="right"|0x7e902424 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_1 ||align="right"|0x7e902428 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_2 ||align="right"|0x7e90242c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_3 ||align="right"|0x7e902430 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_4 ||align="right"|0x7e902434 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_5 ||align="right"|0x7e902438 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_6 ||align="right"|0x7e90243c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_7 ||align="right"|0x7e902440 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_1_8 ||align="right"|0x7e902444 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_0 ||align="right"|0x7e902448 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_1 ||align="right"|0x7e90244c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_2 ||align="right"|0x7e902450 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_3 ||align="right"|0x7e902454 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_4 ||align="right"|0x7e902458 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_5 ||align="right"|0x7e90245c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_6 ||align="right"|0x7e902460 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_7 ||align="right"|0x7e902464 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_2_8 ||align="right"|0x7e902468 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_0 ||align="right"|0x7e90246c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_1 ||align="right"|0x7e902470 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_2 ||align="right"|0x7e902474 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_3 ||align="right"|0x7e902478 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_4 ||align="right"|0x7e90247c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_5 ||align="right"|0x7e902480 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_6 ||align="right"|0x7e902484 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_7 ||align="right"|0x7e902488 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_3_8 ||align="right"|0x7e90248c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_0 ||align="right"|0x7e902490 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_1 ||align="right"|0x7e902494 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_2 ||align="right"|0x7e902498 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_3 ||align="right"|0x7e90249c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_4 ||align="right"|0x7e9024a0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_5 ||align="right"|0x7e9024a4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_6 ||align="right"|0x7e9024a8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_7 ||align="right"|0x7e9024ac ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_4_8 ||align="right"|0x7e9024b0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_0 ||align="right"|0x7e9024b4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_1 ||align="right"|0x7e9024b8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_2 ||align="right"|0x7e9024bc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_3 ||align="right"|0x7e9024c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_4 ||align="right"|0x7e9024c4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_5 ||align="right"|0x7e9024c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_6 ||align="right"|0x7e9024cc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_7 ||align="right"|0x7e9024d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_5_8 ||align="right"|0x7e9024d4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_0 ||align="right"|0x7e9024d8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_1 ||align="right"|0x7e9024dc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_2 ||align="right"|0x7e9024e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_3 ||align="right"|0x7e9024e4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_4 ||align="right"|0x7e9024e8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_5 ||align="right"|0x7e9024ec ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_6 ||align="right"|0x7e9024f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_7 ||align="right"|0x7e9024f4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_6_8 ||align="right"|0x7e9024f8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_0 ||align="right"|0x7e9024fc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_1 ||align="right"|0x7e902500 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_2 ||align="right"|0x7e902504 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_3 ||align="right"|0x7e902508 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_4 ||align="right"|0x7e90250c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_5 ||align="right"|0x7e902510 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_6 ||align="right"|0x7e902514 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_7 ||align="right"|0x7e902518 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_7_8 ||align="right"|0x7e90251c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_0 ||align="right"|0x7e902520 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_1 ||align="right"|0x7e902524 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_2 ||align="right"|0x7e902528 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_3 ||align="right"|0x7e90252c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_4 ||align="right"|0x7e902530 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_5 ||align="right"|0x7e902534 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_6 ||align="right"|0x7e902538 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_7 ||align="right"|0x7e90253c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_8_8 ||align="right"|0x7e902540 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_0 ||align="right"|0x7e902544 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_1 ||align="right"|0x7e902548 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_2 ||align="right"|0x7e90254c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_3 ||align="right"|0x7e902550 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_4 ||align="right"|0x7e902554 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_5 ||align="right"|0x7e902558 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_6 ||align="right"|0x7e90255c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_7 ||align="right"|0x7e902560 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_9_8 ||align="right"|0x7e902564 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_0 ||align="right"|0x7e902568 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_1 ||align="right"|0x7e90256c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_2 ||align="right"|0x7e902570 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_3 ||align="right"|0x7e902574 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_4 ||align="right"|0x7e902578 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_5 ||align="right"|0x7e90257c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_6 ||align="right"|0x7e902580 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_7 ||align="right"|0x7e902584 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_10_8 ||align="right"|0x7e902588 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_0 ||align="right"|0x7e90258c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_1 ||align="right"|0x7e902590 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_2 ||align="right"|0x7e902594 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_3 ||align="right"|0x7e902598 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_4 ||align="right"|0x7e90259c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_5 ||align="right"|0x7e9025a0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_6 ||align="right"|0x7e9025a4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_7 ||align="right"|0x7e9025a8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_11_8 ||align="right"|0x7e9025ac ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_0 ||align="right"|0x7e9025b0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_1 ||align="right"|0x7e9025b4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_2 ||align="right"|0x7e9025b8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_3 ||align="right"|0x7e9025bc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_4 ||align="right"|0x7e9025c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_5 ||align="right"|0x7e9025c4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_6 ||align="right"|0x7e9025c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_7 ||align="right"|0x7e9025cc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_12_8 ||align="right"|0x7e9025d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_0 ||align="right"|0x7e9025d4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_1 ||align="right"|0x7e9025d8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_2 ||align="right"|0x7e9025dc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_3 ||align="right"|0x7e9025e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_4 ||align="right"|0x7e9025e4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_5 ||align="right"|0x7e9025e8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_6 ||align="right"|0x7e9025ec ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_7 ||align="right"|0x7e9025f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| HDMI_RAM_PACKET_13_8 ||align="right"|0x7e9025f4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== HDMI_FIFO_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_FIFO_CTL_MASTER_SLAVE_N || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| HDMI_FIFO_CTL_USE_FULL || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| HDMI_FIFO_CTL_CAPTURE_POINTER || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| HDMI_FIFO_CTL_INV_CLK_XFR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| HDMI_FIFO_CTL_USE_PLL_LOCK || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| HDMI_FIFO_CTL_FIFO_RESET || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| HDMI_FIFO_CTL_RECENTER || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| HDMI_FIFO_CTL_ON_VB || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| HDMI_FIFO_CTL_VB_CNT || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x0 ||
|-
| HDMI_FIFO_CTL_USE_EMPTY || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| HDMI_FIFO_CTL_RECENTER_DONE || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| HDMI_FIFO_CTL_ON_VB_DONE || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|}
=== HDMI_READ_POINTERS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_READ_POINTERS_DRFT_RD_ADDR || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_WR_ADDR || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_UNDERFLOW || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_EMPTY_MINUS || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_ALMOST_MT || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_OVERFLOW || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_FULL_MINUS || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_ALMOST_FULL || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_HOLD_RD || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DRFT_HOLD_WR || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DOMAIN_RESYNC_RD || 24 || 26 || 0x07000000 || 0xf8ffffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DOMAIN_WR_ADDR || 27 || 29 || 0x38000000 || 0xc7ffffff || 0x0 ||
|-
| HDMI_READ_POINTERS_DOMAIN_HALF_FULL || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|}
=== HDMI_SCHEDULER_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_SCHEDULER_CONTROL_MODE_REQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_MODE_ACTIVE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_USE_PREDICTS || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_ALWS_VERT_KEEPOUT || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x1 ||
|-
| HDMI_SCHEDULER_CONTROL_ALWS_REKEY_KEEPOUT || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_IGN_VSYNC_PREDS || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_ENC_ONLY_WHEN_AUTH || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_POSTLN_AVOID || 8 || 13 || 0x00003f00 || 0xffffc0ff || 0x30 ||
|-
| HDMI_SCHEDULER_CONTROL_USE_POSTLN_AVOID || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_MANUAL_FORMAT || 15 || 15 || 0x00008000 || 0xffff7fff || 0x1 ||
|-
| HDMI_SCHEDULER_CONTROL_HSYNC_PHYST_EN || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_VSYNC_PHYST_EN || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| HDMI_SCHEDULER_CONTROL_VSYNC_RESET_VAL || 18 || 21 || 0x003c0000 || 0xffc3ffff || 0x3 ||
|}
=== HDMI_HORZA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_HORZA_MANUAL_HAP || 0 || 12 || 0x00001fff || 0xffffe000 || 0x280 ||
|-
| HDMI_HORZA_MANUAL_HPOL || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| HDMI_HORZA_MANUAL_VPOL || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|}
=== HDMI_HORZB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_HORZB_MANUAL_HFP || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| HDMI_HORZB_MANUAL_HSP || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x60 ||
|-
| HDMI_HORZB_MANUAL_HBP || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x30 ||
|}
=== HDMI_VERTA0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_VERTA0_MANUAL_VAL0 || 0 || 12 || 0x00001fff || 0xffffe000 || 0x1e0 ||
|-
| HDMI_VERTA0_MANUAL_VFP0 || 13 || 19 || 0x000fe000 || 0xfff01fff || 0xa ||
|-
| HDMI_VERTA0_MANUAL_VSP0 || 20 || 24 || 0x01f00000 || 0xfe0fffff || 0x2 ||
|}
=== HDMI_VERTB0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_VERTB0_MANUAL_VBP0 || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| HDMI_VERTB0_MANUAL_VSPO0 || 9 || 21 || 0x003ffe00 || 0xffc001ff || 0x0 ||
|}
=== HDMI_VERTA1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_VERTA1_MANUAL_VAL1 || 0 || 12 || 0x00001fff || 0xffffe000 || 0x1e0 ||
|-
| HDMI_VERTA1_MANUAL_VFP1 || 13 || 19 || 0x000fe000 || 0xfff01fff || 0xa ||
|-
| HDMI_VERTA1_MANUAL_VSP1 || 20 || 24 || 0x01f00000 || 0xfe0fffff || 0x2 ||
|}
=== HDMI_VERTB1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_VERTB1_MANUAL_VBP1 || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| HDMI_VERTB1_MANUAL_VSPO1 || 9 || 21 || 0x003ffe00 || 0xffc001ff || 0x0 ||
|}
=== HDMI_DETECTED_HORZA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_DETECTED_HORZA_MANUAL_HAP || 0 || 12 || 0x00001fff || 0xffffe000 || 0x280 ||
|-
| HDMI_DETECTED_HORZA_MANUAL_HPOL || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| HDMI_DETECTED_HORZA_MANUAL_VPOL || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|}
=== HDMI_DETECTED_HORZB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_DETECTED_HORZB_MANUAL_HFP || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| HDMI_DETECTED_HORZB_MANUAL_HSP || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x60 ||
|-
| HDMI_DETECTED_HORZB_MANUAL_HBP || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x30 ||
|}
=== HDMI_DETECTED_VERTA0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_DETECTED_VERTA0_MANUAL_VAL0 || 0 || 12 || 0x00001fff || 0xffffe000 || 0x1e0 ||
|-
| HDMI_DETECTED_VERTA0_MANUAL_VFP0 || 13 || 19 || 0x000fe000 || 0xfff01fff || 0xa ||
|-
| HDMI_DETECTED_VERTA0_MANUAL_VSP0 || 20 || 24 || 0x01f00000 || 0xfe0fffff || 0x2 ||
|}
=== HDMI_DETECTED_VERTB0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_DETECTED_VERTB0_MANUAL_VBP0 || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| HDMI_DETECTED_VERTB0_MANUAL_VSPO0 || 9 || 21 || 0x003ffe00 || 0xffc001ff || 0x0 ||
|}
=== HDMI_DETECTED_VERTA1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_DETECTED_VERTA1_MANUAL_VAL1 || 0 || 12 || 0x00001fff || 0xffffe000 || 0x1e0 ||
|-
| HDMI_DETECTED_VERTA1_MANUAL_VFP1 || 13 || 19 || 0x000fe000 || 0xfff01fff || 0xa ||
|-
| HDMI_DETECTED_VERTA1_MANUAL_VSP1 || 20 || 24 || 0x01f00000 || 0xfe0fffff || 0x2 ||
|}
=== HDMI_DETECTED_VERTB1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| HDMI_DETECTED_VERTB1_MANUAL_VBP1 || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| HDMI_DETECTED_VERTB1_MANUAL_VSPO1 || 9 || 21 || 0x003ffe00 || 0xffc001ff || 0x0 ||
|}
= I2C0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e205000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| I2C0_C ||align="right"|0x7e205000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x00008701 ||align="right"| 0000000000 ||
|-
| I2C0_S ||align="right"|0x7e205004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000050 ||
|-
| I2C0_DLEN ||align="right"|0x7e205008 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| I2C0_A ||align="right"|0x7e20500c ||align="center"| RW ||align="right"| 7 ||align="right"| 0x0000007f ||align="right"| 0000000000 ||
|-
| I2C0_FIFO ||align="right"|0x7e205010 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| I2C0_DIV ||align="right"|0x7e205014 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x000005dc ||
|-
| I2C0_DEL ||align="right"|0x7e205018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00300030 ||
|-
| I2C0_CLKT ||align="right"|0x7e20501c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x00000040 ||
|}
== Register details ==
= I2C1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e804000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| I2C1_C ||align="right"|0x7e804000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x00008701 ||align="right"| 0000000000 ||
|-
| I2C1_S ||align="right"|0x7e804004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000050 ||
|-
| I2C1_DLEN ||align="right"|0x7e804008 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| I2C1_A ||align="right"|0x7e80400c ||align="center"| RW ||align="right"| 7 ||align="right"| 0x0000007f ||align="right"| 0000000000 ||
|-
| I2C1_FIFO ||align="right"|0x7e804010 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| I2C1_DIV ||align="right"|0x7e804014 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x000005dc ||
|-
| I2C1_DEL ||align="right"|0x7e804018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00300030 ||
|-
| I2C1_CLKT ||align="right"|0x7e80401c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x00000040 ||
|}
== Register details ==
= I2C2 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e805000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| I2C2_C ||align="right"|0x7e805000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x00008701 ||align="right"| 0000000000 ||
|-
| I2C2_S ||align="right"|0x7e805004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000050 ||
|-
| I2C2_DLEN ||align="right"|0x7e805008 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| I2C2_A ||align="right"|0x7e80500c ||align="center"| RW ||align="right"| 7 ||align="right"| 0x0000007f ||align="right"| 0000000000 ||
|-
| I2C2_FIFO ||align="right"|0x7e805010 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| I2C2_DIV ||align="right"|0x7e805014 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x000005dc ||
|-
| I2C2_DEL ||align="right"|0x7e805018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00300030 ||
|-
| I2C2_CLKT ||align="right"|0x7e80501c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x00000040 ||
|}
== Register details ==
= I2C_SPI_SLV =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e214000 ||
|-
| id || 0x73506783 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#I2C_SPI_SLV_DR|I2C_SPI_SLV_DR]] ||align="right"|0x7e214000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff3fff ||align="right"| 0x00120000 ||
|-
| [[#I2C_SPI_SLV_RSR|I2C_SPI_SLV_RSR]] ||align="right"|0x7e214004 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_SLV|I2C_SPI_SLV_SLV]] ||align="right"|0x7e214008 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x0000007f ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_CR|I2C_SPI_SLV_CR]] ||align="right"|0x7e21400c ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_FR|I2C_SPI_SLV_FR]] ||align="right"|0x7e214010 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x00000012 ||
|-
| [[#I2C_SPI_SLV_IFLS|I2C_SPI_SLV_IFLS]] ||align="right"|0x7e214014 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0x00000492 ||
|-
| [[#I2C_SPI_SLV_IMSC|I2C_SPI_SLV_IMSC]] ||align="right"|0x7e214018 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_RIS|I2C_SPI_SLV_RIS]] ||align="right"|0x7e21401c ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0x00000002 ||
|-
| [[#I2C_SPI_SLV_MIS|I2C_SPI_SLV_MIS]] ||align="right"|0x7e214020 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_ICR|I2C_SPI_SLV_ICR]] ||align="right"|0x7e214024 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_DMACR|I2C_SPI_SLV_DMACR]] ||align="right"|0x7e214028 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_TDR|I2C_SPI_SLV_TDR]] ||align="right"|0x7e21402c ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_VCSTAT|I2C_SPI_SLV_VCSTAT]] ||align="right"|0x7e214030 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_HCTRL|I2C_SPI_SLV_HCTRL]] ||align="right"|0x7e214034 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#I2C_SPI_SLV_DEBUG1|I2C_SPI_SLV_DEBUG1]] ||align="right"|0x7e214038 ||align="center"| RW ||align="right"| 26 ||align="right"| 0x03ffffff ||align="right"| 0x0000000e ||
|-
| [[#I2C_SPI_SLV_DEBUG2|I2C_SPI_SLV_DEBUG2]] ||align="right"|0x7e21403c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0x00400000 ||
|}
== Register details ==
=== I2C_SPI_SLV_DR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_DR_DATA || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| I2C_SPI_SLV_DR_OE || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| I2C_SPI_SLV_DR_UE || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| I2C_SPI_SLV_DR_TXDMAPREQ || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| I2C_SPI_SLV_DR_TXDMABREQ || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| I2C_SPI_SLV_DR_RXDMAPREQ || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| I2C_SPI_SLV_DR_RXDMABREQ || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| I2C_SPI_SLV_DR_TXBUSY || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| I2C_SPI_SLV_DR_RXFE || 17 || 17 || 0x00020000 || 0xfffdffff || 0x1 ||
|-
| I2C_SPI_SLV_DR_TXFF || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| I2C_SPI_SLV_DR_RXFF || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| I2C_SPI_SLV_DR_TXFE || 20 || 20 || 0x00100000 || 0xffefffff || 0x1 ||
|-
| I2C_SPI_SLV_DR_RXBUSY || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| I2C_SPI_SLV_DR_TXFLEVEL || 22 || 26 || 0x07c00000 || 0xf83fffff || 0x0 ||
|-
| I2C_SPI_SLV_DR_RXFLEVEL || 27 || 31 || 0xf8000000 || 0x07ffffff || 0x0 ||
|}
=== I2C_SPI_SLV_RSR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_RSR_OE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_RSR_UE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| I2C_SPI_SLV_RSR_TXDMAPREQ || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| I2C_SPI_SLV_RSR_TXDMABREQ || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| I2C_SPI_SLV_RSR_RXDMAPREQ || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| I2C_SPI_SLV_RSR_RXDMABREQ || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|}
=== I2C_SPI_SLV_SLV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_SLV_ADDR || 0 || 6 || 0x0000007f || 0xffffff80 || 0x0 ||
|}
=== I2C_SPI_SLV_CR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_CR_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_CR_SPI || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| I2C_SPI_SLV_CR_I2C || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| I2C_SPI_SLV_CR_CPHA || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| I2C_SPI_SLV_CR_CPOL || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| I2C_SPI_SLV_CR_ENSTAT || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| I2C_SPI_SLV_CR_ENCTRL || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| I2C_SPI_SLV_CR_BRK || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| I2C_SPI_SLV_CR_TXE || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| I2C_SPI_SLV_CR_RXE || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| I2C_SPI_SLV_CR_INV_RXF || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| I2C_SPI_SLV_CR_TESTFIFO || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| I2C_SPI_SLV_CR_HOSTCTRLEN || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| I2C_SPI_SLV_CR_INV_TXF || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|}
=== I2C_SPI_SLV_FR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_FR_TXBUSY || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_FR_RXFE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| I2C_SPI_SLV_FR_TXFF || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| I2C_SPI_SLV_FR_RXFF || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| I2C_SPI_SLV_FR_TXFE || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| I2C_SPI_SLV_FR_RXBUSY || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| I2C_SPI_SLV_FR_TXFLEVEL || 10 || 6 || 0x00000000000 || 0xffffffff111 || 0x0 ||
|-
| I2C_SPI_SLV_FR_RXFLEVEL || 11 || 15 || 0x0000f800 || 0xffff07ff || 0x0 ||
|}
=== I2C_SPI_SLV_IFLS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_IFLS_TXIFLSEL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x2 ||
|-
| I2C_SPI_SLV_IFLS_RXIFLSEL || 3 || 5 || 0x00000038 || 0xffffffc7 || 0x2 ||
|-
| I2C_SPI_SLV_IFLS_TXIFPSEL || 6 || 8 || 0x000001c0 || 0xfffffe3f || 0x2 ||
|-
| I2C_SPI_SLV_IFLS_RXIFPSEL || 9 || 11 || 0x00000e00 || 0xfffff1ff || 0x2 ||
|}
=== I2C_SPI_SLV_IMSC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_IMSC_RXIM || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_IMSC_TXIM || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| I2C_SPI_SLV_IMSC_BEIM || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| I2C_SPI_SLV_IMSC_OEIM || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== I2C_SPI_SLV_RIS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_RIS_RXRIS || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_RIS_TXRIS || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| I2C_SPI_SLV_RIS_BERIS || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| I2C_SPI_SLV_RIS_OERIS || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== I2C_SPI_SLV_MIS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_MIS_RXMIS || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_MIS_TXMIS || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| I2C_SPI_SLV_MIS_BEMIS || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| I2C_SPI_SLV_MIS_OEMIS || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== I2C_SPI_SLV_ICR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_ICR_RXIC || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_ICR_TXIC || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| I2C_SPI_SLV_ICR_BEIC || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| I2C_SPI_SLV_ICR_OEIC || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== I2C_SPI_SLV_DMACR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_DMACR_RXDMAE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| I2C_SPI_SLV_DMACR_TXDMAE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| I2C_SPI_SLV_DMACR_DMAONERR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|}
=== I2C_SPI_SLV_TDR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_TDR_DATA || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|}
=== I2C_SPI_SLV_VCSTAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_VCSTAT_DATA || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|}
=== I2C_SPI_SLV_HCTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_HCTRL_DATA || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|}
=== I2C_SPI_SLV_DEBUG1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_DEBUG1_DATA || 0 || 25 || 0x03ffffff || 0xfc000000 || 0xe ||
|}
=== I2C_SPI_SLV_DEBUG2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| I2C_SPI_SLV_DEBUG2_DATA || 0 || 23 || 0x00ffffff || 0xff000000 || 0x400000 ||
|}
= IC0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e002000 ||
|-
| id || 0x494e5445 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| IC0_C ||align="right"|0x7e002000 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| IC0_S ||align="right"|0x7e002004 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x073f073f ||align="right"|  ||
|-
| IC0_SRC0 ||align="right"|0x7e002008 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| IC0_SRC1 ||align="right"|0x7e00200c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| IC0_MASK0 ||align="right"|0x7e002010 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_MASK1 ||align="right"|0x7e002014 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_MASK2 ||align="right"|0x7e002018 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_MASK3 ||align="right"|0x7e00201c ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_MASK4 ||align="right"|0x7e002020 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_MASK5 ||align="right"|0x7e002024 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_MASK6 ||align="right"|0x7e002028 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_MASK7 ||align="right"|0x7e00202c ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC0_VADDR ||align="right"|0x7e002030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffffe00 ||align="right"| 0000000000 ||
|-
| IC0_WAKEUP ||align="right"|0x7e002034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffffffe ||align="right"| 0x10000000 ||
|-
| IC0_PROFILE ||align="right"|0x7e002038 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| IC0_FORCE0 ||align="right"|0x7e002040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC0_FORCE1 ||align="right"|0x7e002044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC0_FORCE0_SET ||align="right"|0x7e002048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC0_FORCE1_SET ||align="right"|0x7e00204c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC0_FORCE0_CLR ||align="right"|0x7e002050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC0_FORCE1_CLR ||align="right"|0x7e002054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= IC1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e002800 ||
|-
| id || 0x494e5445 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| IC1_C ||align="right"|0x7e002800 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| IC1_S ||align="right"|0x7e002804 ||align="center"| RO ||align="right"| 27 ||align="right"| 0x073f073f ||align="right"|  ||
|-
| IC1_SRC0 ||align="right"|0x7e002808 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| IC1_SRC1 ||align="right"|0x7e00280c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| IC1_MASK0 ||align="right"|0x7e002810 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_MASK1 ||align="right"|0x7e002814 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_MASK2 ||align="right"|0x7e002818 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_MASK3 ||align="right"|0x7e00281c ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_MASK4 ||align="right"|0x7e002820 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_MASK5 ||align="right"|0x7e002824 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_MASK6 ||align="right"|0x7e002828 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_MASK7 ||align="right"|0x7e00282c ||align="center"| RW ||align="right"| 31 ||align="right"| 0x77777777 ||align="right"| 0000000000 ||
|-
| IC1_VADDR ||align="right"|0x7e002830 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffffe00 ||align="right"| 0000000000 ||
|-
| IC1_WAKEUP ||align="right"|0x7e002834 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffffffe ||align="right"| 0x10000000 ||
|-
| IC1_PROFILE ||align="right"|0x7e002838 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| IC1_FORCE0 ||align="right"|0x7e002840 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC1_FORCE1 ||align="right"|0x7e002844 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC1_FORCE0_SET ||align="right"|0x7e002848 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC1_FORCE1_SET ||align="right"|0x7e00284c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC1_FORCE0_CLR ||align="right"|0x7e002850 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| IC1_FORCE1_CLR ||align="right"|0x7e002854 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= ISP =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ea00000 ||
|-
| id || 0x20697370 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| ISP_RC ||align="right"|0x7ea00000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= JP =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e005000 ||
|-
| id || 0x4a504547 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| JP_CTRL ||align="right"|0x7e005000 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_ICST ||align="right"|0x7e005004 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_MCTRL ||align="right"|0x7e005008 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_DCCTRL ||align="right"|0x7e00500c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_CBA ||align="right"|0x7e005010 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_NCB ||align="right"|0x7e005014 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_SDA ||align="right"|0x7e005018 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_NSB ||align="right"|0x7e00501c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_SBO ||align="right"|0x7e005020 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_MOP ||align="right"|0x7e005024 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_HADDR ||align="right"|0x7e005028 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_HWDATA ||align="right"|0x7e00502c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_MADDR ||align="right"|0x7e005030 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_MWDATA ||align="right"|0x7e005034 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_OADDR ||align="right"|0x7e005038 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_OWDATA ||align="right"|0x7e00503c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_QADDR ||align="right"|0x7e005040 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_QWDATA ||align="right"|0x7e005044 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_QCTRL ||align="right"|0x7e005048 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C0BA ||align="right"|0x7e00504c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C1BA ||align="right"|0x7e005050 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C2BA ||align="right"|0x7e005054 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C0S ||align="right"|0x7e005058 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C1S ||align="right"|0x7e00505c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C2S ||align="right"|0x7e005060 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C0W ||align="right"|0x7e005064 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C1W ||align="right"|0x7e005068 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| JP_C2W ||align="right"|0x7e00506c ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|}
== Register details ==
= L1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee02000 ||
|-
| id || 0x4c314343 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#L1_IC0_CONTROL|L1_IC0_CONTROL]] ||align="right"|0x7ee02000 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x0000007f ||align="right"| 0000000000 ||
|-
| [[#L1_IC0_PRIORITY|L1_IC0_PRIORITY]] ||align="right"|0x7ee02004 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x000034af ||
|-
| L1_IC0_FLUSH_S ||align="right"|0x7ee02008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| L1_IC0_FLUSH_E ||align="right"|0x7ee0200c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0xffffffff ||
|-
| L1_IC0_RD_HITS ||align="right"|0x7ee02040 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC0_RD_MISSES ||align="right"|0x7ee02044 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC0_BP_HITS ||align="right"|0x7ee02048 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC0_BP_MISSES ||align="right"|0x7ee0204c ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC0_RAS_PUSHES ||align="right"|0x7ee02050 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC0_RAS_POPS ||align="right"|0x7ee02054 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC0_RAS_UNDERFLOW ||align="right"|0x7ee02058 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| [[#L1_IC1_CONTROL|L1_IC1_CONTROL]] ||align="right"|0x7ee02080 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x0000007f ||align="right"| 0000000000 ||
|-
| [[#L1_IC1_PRIORITY|L1_IC1_PRIORITY]] ||align="right"|0x7ee02084 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0x000034af ||
|-
| L1_IC1_FLUSH_S ||align="right"|0x7ee02088 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0000000000 ||
|-
| L1_IC1_FLUSH_E ||align="right"|0x7ee0208c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffe0 ||align="right"| 0xffffffff ||
|-
| L1_IC1_RD_HITS ||align="right"|0x7ee020c0 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC1_RD_MISSES ||align="right"|0x7ee020c4 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC1_BP_HITS ||align="right"|0x7ee020c8 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC1_BP_MISSES ||align="right"|0x7ee020cc ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC1_RAS_PUSHES ||align="right"|0x7ee020d0 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC1_RAS_POPS ||align="right"|0x7ee020d4 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_IC1_RAS_UNDERFLOW ||align="right"|0x7ee020d8 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| [[#L1_D_CONTROL|L1_D_CONTROL]] ||align="right"|0x7ee02100 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| L1_D_FLUSH_S ||align="right"|0x7ee02104 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| L1_D_FLUSH_E ||align="right"|0x7ee02108 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0x3fffffff ||
|-
| [[#L1_D_PRIORITY|L1_D_PRIORITY]] ||align="right"|0x7ee0210c ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fff0fff ||align="right"| 0000000000 ||
|-
| L1_D0_RD_HITS ||align="right"|0x7ee02140 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_RD_SNOOPS ||align="right"|0x7ee02144 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_RD_MISSES ||align="right"|0x7ee02148 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_RD_THRUS ||align="right"|0x7ee0214c ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_WR_HITS ||align="right"|0x7ee02150 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_WR_SNOOPS ||align="right"|0x7ee02154 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_WR_MISSES ||align="right"|0x7ee02158 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_WR_THRUS ||align="right"|0x7ee0215c ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D0_WBACKS ||align="right"|0x7ee02160 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_RD_HITS ||align="right"|0x7ee02180 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_RD_SNOOPS ||align="right"|0x7ee02184 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_RD_MISSES ||align="right"|0x7ee02188 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_RD_THRUS ||align="right"|0x7ee0218c ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_WR_HITS ||align="right"|0x7ee02190 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_WR_SNOOPS ||align="right"|0x7ee02194 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_WR_MISSES ||align="right"|0x7ee02198 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_WR_THRUS ||align="right"|0x7ee0219c ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| L1_D1_WBACKS ||align="right"|0x7ee021a0 ||align="center"| RO ||align="right"| 0 ||align="right"| 0000000000 ||align="right"|  ||
|-
| [[#L1_L1_SANDBOX_START0|L1_L1_SANDBOX_START0]] ||align="right"|0x7ee02800 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0x00000007 ||
|-
| L1_L1_SANDBOX_END0 ||align="right"|0x7ee02804 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0x3fffffe0 ||
|-
| [[#L1_L1_SANDBOX_START1|L1_L1_SANDBOX_START1]] ||align="right"|0x7ee02808 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| L1_L1_SANDBOX_END1 ||align="right"|0x7ee0280c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| [[#L1_L1_SANDBOX_START2|L1_L1_SANDBOX_START2]] ||align="right"|0x7ee02810 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| L1_L1_SANDBOX_END2 ||align="right"|0x7ee02814 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| [[#L1_L1_SANDBOX_START3|L1_L1_SANDBOX_START3]] ||align="right"|0x7ee02818 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| L1_L1_SANDBOX_END3 ||align="right"|0x7ee0281c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| [[#L1_L1_SANDBOX_START4|L1_L1_SANDBOX_START4]] ||align="right"|0x7ee02820 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| L1_L1_SANDBOX_END4 ||align="right"|0x7ee02824 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| [[#L1_L1_SANDBOX_START5|L1_L1_SANDBOX_START5]] ||align="right"|0x7ee02828 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| L1_L1_SANDBOX_END5 ||align="right"|0x7ee0282c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| [[#L1_L1_SANDBOX_START6|L1_L1_SANDBOX_START6]] ||align="right"|0x7ee02830 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| L1_L1_SANDBOX_END6 ||align="right"|0x7ee02834 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| [[#L1_L1_SANDBOX_START7|L1_L1_SANDBOX_START7]] ||align="right"|0x7ee02838 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"| 0000000000 ||
|-
| L1_L1_SANDBOX_END7 ||align="right"|0x7ee0283c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffe0 ||align="right"| 0000000000 ||
|-
| [[#L1_L1_SANDBOX_PERI_BR|L1_L1_SANDBOX_PERI_BR]] ||align="right"|0x7ee02840 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x00001f1f ||align="right"| 0x00000707 ||
|}
== Register details ==
=== L1_IC0_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_IC0_CONTROL_DISABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_IC0_CONTROL_START_FLUSH || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| L1_IC0_CONTROL_ENABLE_STATS || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| L1_IC0_CONTROL_BP_DISABLE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| L1_IC0_CONTROL_RAS_DISABLE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| L1_IC0_CONTROL_DISABLE_VLINE || 5 || 6 || 0x00000060 || 0xffffff9f || 0x0 ||
|}
=== L1_IC0_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_IC0_PRIORITY_IC0_APRIORITY0 || 0 || 3 || 0x0000000f || 0xfffffff0 || 0xf ||
|-
| L1_IC0_PRIORITY_IC0_APRIORITY1 || 4 || 7 || 0x000000f0 || 0xffffff0f || 0xa ||
|-
| L1_IC0_PRIORITY_IC0_APRIORITY2 || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x4 ||
|-
| L1_IC0_PRIORITY_IC0_APRIORITY3 || 12 || 15 || 0x0000f000 || 0xffff0fff || 0x3 ||
|}
=== L1_IC1_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_IC1_CONTROL_DISABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_IC1_CONTROL_START_FLUSH || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| L1_IC1_CONTROL_ENABLE_STATS || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| L1_IC1_CONTROL_BP_DISABLE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| L1_IC1_CONTROL_RAS_DISABLE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| L1_IC1_CONTROL_DISABLE_VLINE || 5 || 6 || 0x00000060 || 0xffffff9f || 0x0 ||
|}
=== L1_IC1_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_IC1_PRIORITY_IC1_APRIORITY0 || 0 || 3 || 0x0000000f || 0xfffffff0 || 0xf ||
|-
| L1_IC1_PRIORITY_IC1_APRIORITY1 || 4 || 7 || 0x000000f0 || 0xffffff0f || 0xa ||
|-
| L1_IC1_PRIORITY_IC1_APRIORITY2 || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x4 ||
|-
| L1_IC1_PRIORITY_IC1_APRIORITY3 || 12 || 15 || 0x0000f000 || 0xffff0fff || 0x3 ||
|}
=== L1_D_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_D_CONTROL_DC_DISABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_D_CONTROL_DC0_FLUSH || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| L1_D_CONTROL_DC1_FLUSH || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| L1_D_CONTROL_DC_EN_STATS || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== L1_D_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_D_PRIORITY_c0_l2_priority || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| L1_D_PRIORITY_c0_uc_priority || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| L1_D_PRIORITY_c0_per_priority || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x0 ||
|-
| L1_D_PRIORITY_c1_l2_priority || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| L1_D_PRIORITY_c1_uc_priority || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|-
| L1_D_PRIORITY_c1_per_priority || 24 || 27 || 0x0f000000 || 0xf0ffffff || 0x0 ||
|}
=== L1_L1_SANDBOX_START0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START0_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|-
| L1_L1_SANDBOX_START0_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_START1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START1_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_L1_SANDBOX_START1_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_START2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START2_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_L1_SANDBOX_START2_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_START3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START3_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_L1_SANDBOX_START3_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_START4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START4_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_L1_SANDBOX_START4_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_START5 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START5_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_L1_SANDBOX_START5_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_START6 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START6_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_L1_SANDBOX_START6_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_START7 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_START7_CTRL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L1_L1_SANDBOX_START7_START_ADDR || 5 || 29 || 0x3fffffe0 || 0xc000001f || 0x0 ||
|}
=== L1_L1_SANDBOX_PERI_BR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L1_L1_SANDBOX_PERI_BR_sandbox_bootrom || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x7 ||
|-
| L1_L1_SANDBOX_PERI_BR_sandbox_peri || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x7 ||
|}
= L2 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee01000 ||
|-
| id || 0x4c324343 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#L2_CONT_OFF|L2_CONT_OFF]] ||align="right"|0x7ee01000 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ff0c3f ||align="right"| 0000000000 ||
|-
| L2_FLUSH_STA ||align="right"|0x7ee01004 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffe0 ||align="right"| 0000000000 ||
|-
| L2_FLUSH_END ||align="right"|0x7ee01008 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffe0 ||align="right"| 0x0fffffe0 ||
|-
| L2_L2_ALIAS_EXCEPTION ||align="right"|0x7ee01080 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"| 0000000000 ||
|-
| L2_L2_ALIAS_EXCEPTION_ID ||align="right"|0x7ee01084 ||align="center"| RO ||align="right"|  ||align="right"|  ||align="right"| 0000000000 ||
|-
| L2_L2_ALIAS_EXCEPTION_ADDR ||align="right"|0x7ee01088 ||align="center"| RO ||align="right"|  ||align="right"|  ||align="right"| 0000000000 ||
|-
| L2_RD_HITS ||align="right"|0x7ee01100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| L2_RD_MISSES ||align="right"|0x7ee01104 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| L2_WR_HITS ||align="right"|0x7ee01108 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| L2_WR_MISSES ||align="right"|0x7ee0110c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| L2_WR_BACKS ||align="right"|0x7ee01110 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| L2_IN_FLIGHT ||align="right"|0x7ee01114 ||align="center"| RO ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"|  ||
|-
| L2_STALLS ||align="right"|0x7ee0111c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| L2_TAG_STALLS ||align="right"|0x7ee01120 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| L2_SD_STALLS ||align="right"|0x7ee01124 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
=== L2_CONT_OFF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| L2_CONT_OFF_l2_disable || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| L2_CONT_OFF_l2_no_wr_allocate || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| L2_CONT_OFF_l2_flush || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| L2_CONT_OFF_l2_flush_mode || 3 || 4 || 0x00000018 || 0xffffffe7 || 0x0 ||
|-
| L2_CONT_OFF_l2_enable_stats || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| L2_CONT_OFF_l2_standby || 10 || 11 || 0x00000c00 || 0xfffff3ff || 0x0 ||
|-
| L2_CONT_OFF_l2_flush_flush_limit || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| L2_CONT_OFF_l2_flush_core_limit || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x0 ||
|}
= MPHI =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e006000 ||
|-
| id || 0x6d706869 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#MPHI_C0INDDA|MPHI_C0INDDA]] ||align="right"|0x7e006000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_C0INDDB|MPHI_C0INDDB]] ||align="right"|0x7e006004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_C1INDDA|MPHI_C1INDDA]] ||align="right"|0x7e006008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_C1INDDB|MPHI_C1INDDB]] ||align="right"|0x7e00600c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_C0INDS|MPHI_C0INDS]] ||align="right"|0x7e006010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xdfffffff ||align="right"|  ||
|-
| [[#MPHI_C1INDS|MPHI_C1INDS]] ||align="right"|0x7e006014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xdfffffff ||align="right"|  ||
|-
| [[#MPHI_C0INDCF|MPHI_C0INDCF]] ||align="right"|0x7e006018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_C1INDCF|MPHI_C1INDCF]] ||align="right"|0x7e00601c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_C0INDFS|MPHI_C0INDFS]] ||align="right"|0x7e006020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_C1INDFS|MPHI_C1INDFS]] ||align="right"|0x7e006024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_OUTDDA|MPHI_OUTDDA]] ||align="right"|0x7e006028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_OUTDDB|MPHI_OUTDDB]] ||align="right"|0x7e00602c ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#MPHI_OUTDS|MPHI_OUTDS]] ||align="right"|0x7e006030 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x5fffffff ||align="right"|  ||
|-
| [[#MPHI_OUTDFS|MPHI_OUTDFS]] ||align="right"|0x7e006034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_MINFS|MPHI_MINFS]] ||align="right"|0x7e006038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xbfffffff ||align="right"|  ||
|-
| [[#MPHI_MOUTFS|MPHI_MOUTFS]] ||align="right"|0x7e00603c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xbfffffff ||align="right"|  ||
|-
| [[#MPHI_AXIPRIV|MPHI_AXIPRIV]] ||align="right"|0x7e006040 ||align="center"| RW ||align="right"| 9 ||align="right"| 0x00000177 ||align="right"|  ||
|-
| [[#MPHI_RXAXICFG|MPHI_RXAXICFG]] ||align="right"|0x7e006044 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"|  ||
|-
| [[#MPHI_TXAXICFG|MPHI_TXAXICFG]] ||align="right"|0x7e006048 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"|  ||
|-
| [[#MPHI_CTRL|MPHI_CTRL]] ||align="right"|0x7e00604c ||align="center"| RW ||align="right"| 32 ||align="right"| 0x88031111 ||align="right"|  ||
|-
| [[#MPHI_INTSTAT|MPHI_INTSTAT]] ||align="right"|0x7e006050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf9111111 ||align="right"|  ||
|-
| MPHI_VERSION ||align="right"|0x7e006054 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_INTCTRL|MPHI_INTCTRL]] ||align="right"|0x7e006058 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x00111111 ||align="right"|  ||
|-
| [[#MPHI_HSINDCF|MPHI_HSINDCF]] ||align="right"|0x7e00605c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xdfffffff ||align="right"|  ||
|-
| [[#MPHI_HSINDS|MPHI_HSINDS]] ||align="right"|0x7e006060 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xdfffffff ||align="right"|  ||
|-
| [[#MPHI_HSINDDA|MPHI_HSINDDA]] ||align="right"|0x7e006064 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#MPHI_HSINDDB|MPHI_HSINDDB]] ||align="right"|0x7e006068 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x2fffffff ||align="right"|  ||
|-
| [[#MPHI_HSINDFS|MPHI_HSINDFS]] ||align="right"|0x7e00606c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0001 ||align="right"|  ||
|}
== Register details ==
=== MPHI_C0INDDA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C0INDDA_START || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MPHI_C0INDDB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C0INDDB_LENGTH || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|-
| MPHI_C0INDDB_HANDLE || 20 || 27 || 0x0ff00000 || 0xf00fffff || 0x0 ||
|-
| MPHI_C0INDDB_MTERM || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| MPHI_C0INDDB_TENDINT || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| MPHI_C0INDDB_MENDINT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_C0INDDB_MORUN || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_C1INDDA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C1INDDA_START || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MPHI_C1INDDB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C1INDDB_LENGTH || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|-
| MPHI_C1INDDB_HANDLE || 20 || 27 || 0x0ff00000 || 0xf00fffff || 0x0 ||
|-
| MPHI_C1INDDB_MTERM || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| MPHI_C1INDDB_TENDINT || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| MPHI_C1INDDB_MENDINT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_C1INDDB_MORUN || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_C0INDS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C0INDS_WORDS || 0 || 20 || 0x001fffff || 0xffe00000 || 0x0 ||
|-
| MPHI_C0INDS_HANDLE || 21 || 28 || 0x1fe00000 || 0xe01fffff || 0x0 ||
|-
| MPHI_C0INDS_VALID || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_C0INDS_DISCARD || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_C1INDS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C1INDS_WORDS || 0 || 20 || 0x001fffff || 0xffe00000 || 0x0 ||
|-
| MPHI_C1INDS_HANDLE || 21 || 28 || 0x1fe00000 || 0xe01fffff || 0x0 ||
|-
| MPHI_C1INDS_VALID || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_C1INDS_DISCARD || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_C0INDCF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C0INDCF_LENGTH || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|-
| MPHI_C0INDCF_HANDLE || 20 || 27 || 0x0ff00000 || 0xf00fffff || 0x0 ||
|-
| MPHI_C0INDCF_MTERM || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| MPHI_C0INDCF_ORUN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| MPHI_C0INDCF_LENERR || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_C0INDCF_EMPTY || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_C1INDCF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C1INDCF_LENGTH || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|-
| MPHI_C1INDCF_HANDLE || 20 || 27 || 0x0ff00000 || 0xf00fffff || 0x0 ||
|-
| MPHI_C1INDCF_MTERM || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| MPHI_C1INDCF_ORUN || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| MPHI_C1INDCF_LENERR || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_C1INDCF_EMPTY || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_C0INDFS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C0INDFS_DFIFOLVL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| MPHI_C0INDFS_CFIFOLVL || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== MPHI_C1INDFS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_C1INDFS_DFIFOLVL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| MPHI_C1INDFS_CFIFOLVL || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== MPHI_OUTDDA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_OUTDDA_START || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MPHI_OUTDDB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_OUTDDB_LENGTH || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|-
| MPHI_OUTDDB_HANDLE || 20 || 27 || 0x0ff00000 || 0xf00fffff || 0x0 ||
|-
| MPHI_OUTDDB_CHANNEL || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| MPHI_OUTDDB_TENDINT || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|}
=== MPHI_OUTDS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_OUTDS_WORDS || 0 || 20 || 0x001fffff || 0xffe00000 || 0x0 ||
|-
| MPHI_OUTDS_HANDLE || 21 || 28 || 0x1fe00000 || 0xe01fffff || 0x0 ||
|-
| MPHI_OUTDS_VALID || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|}
=== MPHI_OUTDFS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_OUTDFS_DFIFOLVL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|}
=== MPHI_MINFS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_MINFS_LEVEL || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| MPHI_MINFS_WPTR || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x0 ||
|-
| MPHI_MINFS_RPTR || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x0 ||
|-
| MPHI_MINFS_OFLOW || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_MOUTFS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_MOUTFS_LEVEL || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| MPHI_MOUTFS_WPTR || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x0 ||
|-
| MPHI_MOUTFS_RPTR || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x0 ||
|-
| MPHI_MOUTFS_UFLOW || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_AXIPRIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_AXIPRIV_TXPROT || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x2 ||
|-
| MPHI_AXIPRIV_RXPROT || 4 || 6 || 0x00000070 || 0xffffff8f || 0x2 ||
|-
| MPHI_AXIPRIV_HSPECEN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|}
=== MPHI_RXAXICFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_RXAXICFG_RXNPRIO || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| MPHI_RXAXICFG_RXPPRIO || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| MPHI_RXAXICFG_INTHRESH || 8 || 16 || 0x0001ff00 || 0xfffe00ff || 0x0 ||
|}
=== MPHI_TXAXICFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_TXAXICFG_TXNPRIO || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| MPHI_TXAXICFG_TXPPRIO || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|-
| MPHI_TXAXICFG_INTHRESH || 8 || 16 || 0x0001ff00 || 0xfffe00ff || 0x0 ||
|}
=== MPHI_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_CTRL_HATVAL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| MPHI_CTRL_DIRECT || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| MPHI_CTRL_INVERT || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| MPHI_CTRL_EIGHTBIT || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|-
| MPHI_CTRL_REQ_SOFT_RST || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| MPHI_CTRL_SOFT_RST_DNE || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| MPHI_CTRL_STBY || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x1 ||
|-
| MPHI_CTRL_ENABLE || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_INTSTAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_INTSTAT_RX0MEND || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| MPHI_INTSTAT_RX0TEND || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| MPHI_INTSTAT_RX1MEND || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| MPHI_INTSTAT_RX1TEND || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| MPHI_INTSTAT_TXEND || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| MPHI_INTSTAT_RX0DISC || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| MPHI_INTSTAT_RX1DISC || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| MPHI_INTSTAT_HSDCFOFLW || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| MPHI_INTSTAT_OMFUFLW || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| MPHI_INTSTAT_IMFOFLW || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| MPHI_INTSTAT_HSDISC || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_INTSTAT_HSTEND || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_INTCTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_INTCTRL_RX0DISC || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| MPHI_INTCTRL_RX1DISC || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| MPHI_INTCTRL_IMFOFLW || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| MPHI_INTCTRL_OMFUFLW || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| MPHI_INTCTRL_HSDISC || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| MPHI_INTCTRL_HSDCOFLW || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|}
=== MPHI_HSINDCF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_HSINDCF_LENGTH || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|-
| MPHI_HSINDCF_HANDLE || 20 || 27 || 0x0ff00000 || 0xf00fffff || 0x0 ||
|-
| MPHI_HSINDCF_MTERM || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| MPHI_HSINDCF_LENERR || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_HSINDCF_EMPTY || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_HSINDS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_HSINDS_WORDS || 0 || 20 || 0x001fffff || 0xffe00000 || 0x0 ||
|-
| MPHI_HSINDS_HANDLE || 21 || 28 || 0x1fe00000 || 0xe01fffff || 0x0 ||
|-
| MPHI_HSINDS_VALID || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| MPHI_HSINDS_DISCARD || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== MPHI_HSINDDA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_HSINDDA_START || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MPHI_HSINDDB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_HSINDDB_LENGTH || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|-
| MPHI_HSINDDB_HANDLE || 20 || 27 || 0x0ff00000 || 0xf00fffff || 0x0 ||
|-
| MPHI_HSINDDB_TENDINT || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|}
=== MPHI_HSINDFS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MPHI_HSINDFS_DFIFOLVL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| MPHI_HSINDFS_CFIFOLVL || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
= MS =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e000000 ||
|-
| id || 0x4d554c54 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| MS_DMA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#MS_SEMA_0|MS_SEMA_0]] ||align="right"|0x7e000000 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_1|MS_SEMA_1]] ||align="right"|0x7e000004 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_2|MS_SEMA_2]] ||align="right"|0x7e000008 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_3|MS_SEMA_3]] ||align="right"|0x7e00000c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_4|MS_SEMA_4]] ||align="right"|0x7e000010 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_5|MS_SEMA_5]] ||align="right"|0x7e000014 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_6|MS_SEMA_6]] ||align="right"|0x7e000018 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_7|MS_SEMA_7]] ||align="right"|0x7e00001c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_8|MS_SEMA_8]] ||align="right"|0x7e000020 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_9|MS_SEMA_9]] ||align="right"|0x7e000024 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_10|MS_SEMA_10]] ||align="right"|0x7e000028 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_11|MS_SEMA_11]] ||align="right"|0x7e00002c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_12|MS_SEMA_12]] ||align="right"|0x7e000030 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_13|MS_SEMA_13]] ||align="right"|0x7e000034 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_14|MS_SEMA_14]] ||align="right"|0x7e000038 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_15|MS_SEMA_15]] ||align="right"|0x7e00003c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_16|MS_SEMA_16]] ||align="right"|0x7e000040 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_17|MS_SEMA_17]] ||align="right"|0x7e000044 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_18|MS_SEMA_18]] ||align="right"|0x7e000048 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_19|MS_SEMA_19]] ||align="right"|0x7e00004c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_20|MS_SEMA_20]] ||align="right"|0x7e000050 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_21|MS_SEMA_21]] ||align="right"|0x7e000054 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_22|MS_SEMA_22]] ||align="right"|0x7e000058 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_23|MS_SEMA_23]] ||align="right"|0x7e00005c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_24|MS_SEMA_24]] ||align="right"|0x7e000060 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_25|MS_SEMA_25]] ||align="right"|0x7e000064 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_26|MS_SEMA_26]] ||align="right"|0x7e000068 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_27|MS_SEMA_27]] ||align="right"|0x7e00006c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_28|MS_SEMA_28]] ||align="right"|0x7e000070 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_29|MS_SEMA_29]] ||align="right"|0x7e000074 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_30|MS_SEMA_30]] ||align="right"|0x7e000078 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_SEMA_31|MS_SEMA_31]] ||align="right"|0x7e00007c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_STATUS|MS_STATUS]] ||align="right"|0x7e000080 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_IREQ_0|MS_IREQ_0]] ||align="right"|0x7e000084 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_IREQ_1|MS_IREQ_1]] ||align="right"|0x7e000088 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_ICSET_0|MS_ICSET_0]] ||align="right"|0x7e000090 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_ICSET_1|MS_ICSET_1]] ||align="right"|0x7e000094 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_ICCLR_0|MS_ICCLR_0]] ||align="right"|0x7e000098 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_ICCLR_1|MS_ICCLR_1]] ||align="right"|0x7e00009c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_0|MS_MBOX_0]] ||align="right"|0x7e0000a0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_1|MS_MBOX_1]] ||align="right"|0x7e0000a4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_2|MS_MBOX_2]] ||align="right"|0x7e0000a8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_3|MS_MBOX_3]] ||align="right"|0x7e0000ac ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_4|MS_MBOX_4]] ||align="right"|0x7e0000b0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_5|MS_MBOX_5]] ||align="right"|0x7e0000b4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_6|MS_MBOX_6]] ||align="right"|0x7e0000b8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_MBOX_7|MS_MBOX_7]] ||align="right"|0x7e0000bc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#MS_VPUSEMA_0|MS_VPUSEMA_0]] ||align="right"|0x7e0000c0 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| [[#MS_VPUSEMA_1|MS_VPUSEMA_1]] ||align="right"|0x7e0000c4 ||align="center"| RW ||align="right"|  ||align="right"|  ||align="right"|  ||
|-
| [[#MS_VPU_STAT|MS_VPU_STAT]] ||align="right"|0x7e0000c8 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ff00ff ||align="right"|  ||
|}
== Register details ==
=== MS_SEMA_0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_0_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_1_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_2_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_3_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_4_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_5 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_5_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_6 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_6_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_7 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_7_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_8 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_8_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_9 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_9_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_10 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_10_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_11 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_11_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_12 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_12_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_13 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_13_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_14 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_14_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_15 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_15_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_16 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_16_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_17 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_17_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_18 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_18_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_19 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_19_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_20 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_20_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_21 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_21_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_22 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_22_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_23 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_23_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_24 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_24_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_25 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_25_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_26 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_26_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_27 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_27_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_28 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_28_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_29 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_29_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_30 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_30_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_SEMA_31 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_SEMA_31_MASK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_STATUS_STATUS || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_IREQ_0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_IREQ_0_IREQ_0 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_IREQ_1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_IREQ_1_IREQ_1 || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_ICSET_0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_ICSET_0_ICSET_0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_ICSET_1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_ICSET_1_ICSET_1 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_ICCLR_0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_ICCLR_0_ICCLR_0 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_ICCLR_1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_ICCLR_1_ICCLR_1 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== MS_MBOX_0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_0_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_MBOX_1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_1_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_MBOX_2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_2_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_MBOX_3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_3_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_MBOX_4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_4_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_MBOX_5 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_5_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_MBOX_6 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_6_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_MBOX_7 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_MBOX_7_MBOX || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== MS_VPUSEMA_0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_VPUSEMA_0_VPUSEMA_0 || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|}
=== MS_VPUSEMA_1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_VPUSEMA_1_VPUSEMA_1 || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|}
=== MS_VPU_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| MS_VPU_STAT_VPU_STAT || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|}
= NU =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e008000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| NU_HOSTIO_OF ||align="right"|0x7e008000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= OTP =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e20f000 ||
|-
| id || 0x206f7470 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| OTP_BOOTMODE_REG ||align="right"|0x7e20f000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| OTP_CONFIG_REG ||align="right"|0x7e20f004 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"|  ||
|-
| OTP_CTRL_LO_REG ||align="right"|0x7e20f008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| OTP_CTRL_HI_REG ||align="right"|0x7e20f00c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| OTP_STATUS_REG ||align="right"|0x7e20f010 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| OTP_BITSEL_REG ||align="right"|0x7e20f014 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| OTP_DATA_REG ||align="right"|0x7e20f018 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| OTP_ADDR_REG ||align="right"|0x7e20f01c ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| OTP_WRITE_DATA_READ_REG ||align="right"|0x7e20f020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| OTP_INIT_STATUS_REG ||align="right"|0x7e20f024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= PCM =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e203000 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| PCM_RX_DMA || UNKNOWN ||
|-
| PCM_TX_DMA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PCM_CS_A|PCM_CS_A]] ||align="right"|0x7e203000 ||align="center"| RW ||align="right"| 26 ||align="right"| 0x03ffe3ff ||align="right"| 0000000000 ||
|-
| PCM_FIFO_A ||align="right"|0x7e203004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#PCM_MODE_A|PCM_MODE_A]] ||align="right"|0x7e203008 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x1fffffff ||align="right"| 0000000000 ||
|-
| [[#PCM_RXC_A|PCM_RXC_A]] ||align="right"|0x7e20300c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#PCM_TXC_A|PCM_TXC_A]] ||align="right"|0x7e203010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#PCM_DREQ_A|PCM_DREQ_A]] ||align="right"|0x7e203014 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7f7f7f7f ||align="right"| 0x10303020 ||
|-
| [[#PCM_INTEN_A|PCM_INTEN_A]] ||align="right"|0x7e203018 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#PCM_INTSTC_A|PCM_INTSTC_A]] ||align="right"|0x7e20301c ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#PCM_GRAY|PCM_GRAY]] ||align="right"|0x7e203020 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003ffff7 ||align="right"| 0000000000 ||
|}
== Register details ==
=== PCM_CS_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_CS_A_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PCM_CS_A_RXON || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PCM_CS_A_TXON || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PCM_CS_A_TXCLR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PCM_CS_A_RXCLR || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PCM_CS_A_TXTHR || 5 || 6 || 0x00000060 || 0xffffff9f || 0x0 ||
|-
| PCM_CS_A_RXTHR || 7 || 8 || 0x00000180 || 0xfffffe7f || 0x0 ||
|-
| PCM_CS_A_DMAEN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| PCM_CS_A_TXSYNC || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| PCM_CS_A_RXSYNC || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| PCM_CS_A_TXERR || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| PCM_CS_A_RXERR || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| PCM_CS_A_TXW || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| PCM_CS_A_RXR || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| PCM_CS_A_TXD || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| PCM_CS_A_RXD || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| PCM_CS_A_TXE || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| PCM_CS_A_RXF || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| PCM_CS_A_RXSEX || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| PCM_CS_A_SYNC || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| PCM_CS_A_STBY || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|}
=== PCM_MODE_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_MODE_A_FSLEN || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| PCM_MODE_A_FLEN || 10 || 19 || 0x000ffc00 || 0xfff003ff || 0x0 ||
|-
| PCM_MODE_A_FSI || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| PCM_MODE_A_FSM || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| PCM_MODE_A_CLKI || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| PCM_MODE_A_CLKM || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| PCM_MODE_A_FTXP || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| PCM_MODE_A_FRXP || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| PCM_MODE_A_PDME || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| PCM_MODE_A_PDMN || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| PCM_MODE_A_CLK_DIS || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
=== PCM_RXC_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_RXC_A_CH2WID || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| PCM_RXC_A_CH2POS || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| PCM_RXC_A_CH2EN || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| PCM_RXC_A_CH2WEX || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| PCM_RXC_A_CH1WID || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| PCM_RXC_A_CH1POS || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x0 ||
|-
| PCM_RXC_A_CH1EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| PCM_RXC_A_CH1WEX || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== PCM_TXC_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_TXC_A_CH2WID || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| PCM_TXC_A_CH2POS || 4 || 13 || 0x00003ff0 || 0xffffc00f || 0x0 ||
|-
| PCM_TXC_A_CH2EN || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| PCM_TXC_A_CH2WEX || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| PCM_TXC_A_CH1WID || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| PCM_TXC_A_CH1POS || 20 || 29 || 0x3ff00000 || 0xc00fffff || 0x0 ||
|-
| PCM_TXC_A_CH1EN || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| PCM_TXC_A_CH1WEX || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== PCM_DREQ_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_DREQ_A_RX || 0 || 6 || 0x0000007f || 0xffffff80 || 0x20 ||
|-
| PCM_DREQ_A_TX || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x30 ||
|-
| PCM_DREQ_A_RX_PANIC || 16 || 22 || 0x007f0000 || 0xff80ffff || 0x30 ||
|-
| PCM_DREQ_A_TX_PANIC || 24 || 30 || 0x7f000000 || 0x80ffffff || 0x10 ||
|}
=== PCM_INTEN_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_INTEN_A_TXW || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PCM_INTEN_A_RXR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PCM_INTEN_A_TXERR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PCM_INTEN_A_RXERR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== PCM_INTSTC_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_INTSTC_A_TXW || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PCM_INTSTC_A_RXR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PCM_INTSTC_A_TXERR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PCM_INTSTC_A_RXERR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== PCM_GRAY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PCM_GRAY_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PCM_GRAY_CLR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PCM_GRAY_FLUSH || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PCM_GRAY_RXLEVEL || 4 || 9 || 0x000003f0 || 0xfffffc0f || 0x0 ||
|-
| PCM_GRAY_FLUSHED || 10 || 15 || 0x0000fc00 || 0xffff03ff || 0x0 ||
|-
| PCM_GRAY_RXFIFOLEVEL || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x0 ||
|}
= PIARBCTL =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e80a000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PIARBCTL_CAM|PIARBCTL_CAM]] ||align="right"|0x7e80a000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== PIARBCTL_CAM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PIARBCTL_CAM_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| PIARBCTL_CAM_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| PIARBCTL_CAM_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| PIARBCTL_CAM_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| PIARBCTL_CAM_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
= PIXELVALVE0 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e206000 ||
|-
| id || 0x70697876 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| PIXELVALVE0_C ||align="right"|0x7e206000 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"|  ||
|-
| PIXELVALVE0_VC ||align="right"|0x7e206004 ||align="center"| RW ||align="right"| 23 ||align="right"| 0x007fffff ||align="right"|  ||
|-
| PIXELVALVE0_VSYNCD_EVEN ||align="right"|0x7e206008 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"|  ||
|-
| PIXELVALVE0_HORZA ||align="right"|0x7e20600c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE0_HORZB ||align="right"|0x7e206010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE0_VERTA ||align="right"|0x7e206014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE0_VERTB ||align="right"|0x7e206018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE0_VERTA_EVEN ||align="right"|0x7e20601c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE0_VERTB_EVEN ||align="right"|0x7e206020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE0_INTEN ||align="right"|0x7e206024 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE0_INTSTAT ||align="right"|0x7e206028 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE0_STAT ||align="right"|0x7e20602c ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE0_DSI_HACT_ACT ||align="right"|0x7e206030 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|}
== Register details ==
= PIXELVALVE1 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e207000 ||
|-
| id || 0x70697876 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| PIXELVALVE1_C ||align="right"|0x7e207000 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"|  ||
|-
| PIXELVALVE1_VC ||align="right"|0x7e207004 ||align="center"| RW ||align="right"| 23 ||align="right"| 0x007fffff ||align="right"|  ||
|-
| PIXELVALVE1_VSYNCD_EVEN ||align="right"|0x7e207008 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"|  ||
|-
| PIXELVALVE1_HORZA ||align="right"|0x7e20700c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE1_HORZB ||align="right"|0x7e207010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE1_VERTA ||align="right"|0x7e207014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE1_VERTB ||align="right"|0x7e207018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE1_VERTA_EVEN ||align="right"|0x7e20701c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE1_VERTB_EVEN ||align="right"|0x7e207020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE1_INTEN ||align="right"|0x7e207024 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE1_INTSTAT ||align="right"|0x7e207028 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE1_STAT ||align="right"|0x7e20702c ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE1_DSI_HACT_ACT ||align="right"|0x7e207030 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|}
== Register details ==
= PIXELVALVE2 =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e807000 ||
|-
| id || 0x70697876 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| PIXELVALVE2_C ||align="right"|0x7e807000 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"|  ||
|-
| PIXELVALVE2_VC ||align="right"|0x7e807004 ||align="center"| RW ||align="right"| 23 ||align="right"| 0x007fffff ||align="right"|  ||
|-
| PIXELVALVE2_VSYNCD_EVEN ||align="right"|0x7e807008 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"|  ||
|-
| PIXELVALVE2_HORZA ||align="right"|0x7e80700c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE2_HORZB ||align="right"|0x7e807010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE2_VERTA ||align="right"|0x7e807014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE2_VERTB ||align="right"|0x7e807018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE2_VERTA_EVEN ||align="right"|0x7e80701c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE2_VERTB_EVEN ||align="right"|0x7e807020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PIXELVALVE2_INTEN ||align="right"|0x7e807024 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE2_INTSTAT ||align="right"|0x7e807028 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE2_STAT ||align="right"|0x7e80702c ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| PIXELVALVE2_DSI_HACT_ACT ||align="right"|0x7e807030 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|}
== Register details ==
= PM =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e100000 ||
|-
| id || 0x0000706d ||
|-
| password || 0x5a000000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PM_GNRIC|PM_GNRIC]] ||align="right"|0x7e100000 ||align="center"| RW ||align="right"| 23 ||align="right"| 0x007f1fff ||align="right"| 0000000000 ||
|-
| [[#PM_AUDIO|PM_AUDIO]] ||align="right"|0x7e100004 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fffff ||align="right"| 0x003000ff ||
|-
| PM_STATUS ||align="right"|0x7e100018 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#PM_RSTC|PM_RSTC]] ||align="right"|0x7e10001c ||align="center"| RW ||align="right"| 22 ||align="right"| 0x00333333 ||align="right"| 0x00000102 ||
|-
| [[#PM_RSTS|PM_RSTS]] ||align="right"|0x7e100020 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x00001777 ||align="right"| 0x00001000 ||
|-
| [[#PM_WDOG|PM_WDOG]] ||align="right"|0x7e100024 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| [[#PM_PADS0|PM_PADS0]] ||align="right"|0x7e100028 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0x0000001b ||
|-
| [[#PM_PADS2|PM_PADS2]] ||align="right"|0x7e10002c ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0x0000001b ||
|-
| [[#PM_PADS3|PM_PADS3]] ||align="right"|0x7e100030 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0x0000001b ||
|-
| [[#PM_PADS4|PM_PADS4]] ||align="right"|0x7e100034 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0x0000001b ||
|-
| [[#PM_PADS5|PM_PADS5]] ||align="right"|0x7e100038 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x0000007f ||align="right"| 0x0000001b ||
|-
| [[#PM_PADS6|PM_PADS6]] ||align="right"|0x7e10003c ||align="center"| RW ||align="right"| 9 ||align="right"| 0x00000123 ||align="right"| 0000000000 ||
|-
| [[#PM_CAM0|PM_CAM0]] ||align="right"|0x7e100044 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x001fffff ||align="right"| 0000000000 ||
|-
| [[#PM_CAM1|PM_CAM1]] ||align="right"|0x7e100048 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x001fffff ||align="right"| 0000000000 ||
|-
| [[#PM_CCP2TX|PM_CCP2TX]] ||align="right"|0x7e10004c ||align="center"| RW ||align="right"| 19 ||align="right"| 0x0007ffff ||align="right"| 0000000000 ||
|-
| [[#PM_DSI0|PM_DSI0]] ||align="right"|0x7e100050 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x001fffff ||align="right"| 0000000000 ||
|-
| [[#PM_DSI1|PM_DSI1]] ||align="right"|0x7e100054 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x001fffff ||align="right"| 0000000000 ||
|-
| [[#PM_HDMI|PM_HDMI]] ||align="right"|0x7e100058 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0x00080002 ||
|-
| [[#PM_USB|PM_USB]] ||align="right"|0x7e10005c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#PM_PXLDO|PM_PXLDO]] ||align="right"|0x7e100060 ||align="center"| RW ||align="right"| 18 ||align="right"| 0x0003ffff ||align="right"| 0000000000 ||
|-
| [[#PM_PXBG|PM_PXBG]] ||align="right"|0x7e100064 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#PM_DFT|PM_DFT]] ||align="right"|0x7e100068 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| [[#PM_SMPS|PM_SMPS]] ||align="right"|0x7e10006c ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"| 0000000000 ||
|-
| [[#PM_XOSC|PM_XOSC]] ||align="right"|0x7e100070 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#PM_SPAREW|PM_SPAREW]] ||align="right"|0x7e100074 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#PM_SPARER|PM_SPARER]] ||align="right"|0x7e100078 ||align="center"| RO ||align="right"| 24 ||align="right"| 0x00ffffff ||align="right"| 0000000000 ||
|-
| [[#PM_AVS_RSTDR|PM_AVS_RSTDR]] ||align="right"|0x7e10007c ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"| 0000000000 ||
|-
| [[#PM_AVS_STAT|PM_AVS_STAT]] ||align="right"|0x7e100080 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#PM_AVS_EVENT|PM_AVS_EVENT]] ||align="right"|0x7e100084 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#PM_AVS_INTEN|PM_AVS_INTEN]] ||align="right"|0x7e100088 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"| 0000000000 ||
|-
| [[#PM_DUMMY|PM_DUMMY]] ||align="right"|0x7e1000fc ||align="center"| RO ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0x00000001 ||
|-
| [[#PM_IMAGE|PM_IMAGE]] ||align="right"|0x7e100108 ||align="center"| RW ||align="right"| 23 ||align="right"| 0x007f11ff ||align="right"| 0x00001000 ||
|-
| [[#PM_GRAFX|PM_GRAFX]] ||align="right"|0x7e10010c ||align="center"| RW ||align="right"| 23 ||align="right"| 0x007f107f ||align="right"| 0x00001000 ||
|-
| [[#PM_PROC|PM_PROC]] ||align="right"|0x7e100110 ||align="center"| RW ||align="right"| 23 ||align="right"| 0x007f107f ||align="right"| 0000000000 ||
|}
== Register details ==
=== PM_GNRIC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_GNRIC_POWUP || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_GNRIC_POWOK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_GNRIC_ISPOW || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_GNRIC_MEMREP || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_GNRIC_MRDONE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PM_GNRIC_ISFUNC || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PM_GNRIC_RSTN || 6 || 11 || 0x00000fc0 || 0xfffff03f || 0x0 ||
|-
| PM_GNRIC_ENAB || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| PM_GNRIC_CFG || 16 || 22 || 0x007f0000 || 0xff80ffff || 0x0 ||
|}
=== PM_AUDIO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_AUDIO_APSM || 0 || 19 || 0x000fffff || 0xfff00000 || 0xff ||
|-
| PM_AUDIO_CTRLEN || 20 || 20 || 0x00100000 || 0xffefffff || 0x1 ||
|-
| PM_AUDIO_RSTN || 21 || 21 || 0x00200000 || 0xffdfffff || 0x1 ||
|}
=== PM_RSTC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_RSTC_DRCFG || 0 || 1 || 0x00000003 || 0xfffffffc || 0x2 ||
|-
| PM_RSTC_WRCFG || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| PM_RSTC_SRCFG || 8 || 9 || 0x00000300 || 0xfffffcff || 0x1 ||
|-
| PM_RSTC_QRCFG || 12 || 13 || 0x00003000 || 0xffffcfff || 0x0 ||
|-
| PM_RSTC_FRCFG || 16 || 17 || 0x00030000 || 0xfffcffff || 0x0 ||
|-
| PM_RSTC_HRCFG || 20 || 21 || 0x00300000 || 0xffcfffff || 0x0 ||
|}
=== PM_RSTS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_RSTS_HADDRQ || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_RSTS_HADDRF || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_RSTS_HADDRH || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_RSTS_HADWRQ || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PM_RSTS_HADWRF || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PM_RSTS_HADWRH || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| PM_RSTS_HADSRQ || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| PM_RSTS_HADSRF || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| PM_RSTS_HADSRH || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| PM_RSTS_HADPOR || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|}
=== PM_WDOG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_WDOG_TIME || 0 || 19 || 0x000fffff || 0xfff00000 || 0x0 ||
|}
=== PM_PADS0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PADS0_DRIVE || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x3 ||
|-
| PM_PADS0_HYST || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x1 ||
|-
| PM_PADS0_SLEW || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| PM_PADS0_POWOK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|}
=== PM_PADS2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PADS2_DRIVE || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x3 ||
|-
| PM_PADS2_HYST || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x1 ||
|-
| PM_PADS2_SLEW || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| PM_PADS2_POWOK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|}
=== PM_PADS3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PADS3_DRIVE || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x3 ||
|-
| PM_PADS3_HYST || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x1 ||
|-
| PM_PADS3_SLEW || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| PM_PADS3_POWOK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|}
=== PM_PADS4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PADS4_DRIVE || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x3 ||
|-
| PM_PADS4_HYST || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x1 ||
|-
| PM_PADS4_SPARE || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| PM_PADS4_POWOK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|}
=== PM_PADS5 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PADS5_DRIVE || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x3 ||
|-
| PM_PADS5_HYST || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x1 ||
|-
| PM_PADS5_SLEW || 4 || 4 || 0x00000010 || 0xffffffef || 0x1 ||
|-
| PM_PADS5_POWOK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PM_PADS5_I2CMODE || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|}
=== PM_PADS6 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PADS6_DRIVE || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| PM_PADS6_POWOK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PM_PADS6_PD || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|}
=== PM_CAM0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_CAM0_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_CAM0_LDOLPEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_CAM0_LDOHPEN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_CAM0_LDOCTRL || 3 || 20 || 0x001ffff8 || 0xffe00007 || 0x0 ||
|}
=== PM_CAM1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_CAM1_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_CAM1_LDOLPEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_CAM1_LDOHPEN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_CAM1_LDOCTRL || 3 || 20 || 0x001ffff8 || 0xffe00007 || 0x0 ||
|}
=== PM_CCP2TX ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_CCP2TX_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_CCP2TX_LDOEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_CCP2TX_LDOCTRL || 2 || 18 || 0x0007fffc || 0xfff80003 || 0x0 ||
|}
=== PM_DSI0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_DSI0_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_DSI0_LDOLPEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_DSI0_LDOHPEN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_DSI0_LDOCTRL || 3 || 20 || 0x001ffff8 || 0xffe00007 || 0x0 ||
|}
=== PM_DSI1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_DSI1_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_DSI1_LDOLPEN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_DSI1_LDOHPEN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_DSI1_LDOCTRL || 3 || 20 || 0x001ffff8 || 0xffe00007 || 0x0 ||
|}
=== PM_HDMI ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_HDMI_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_HDMI_LDOPD || 1 || 1 || 0x00000002 || 0xfffffffd || 0x1 ||
|-
| PM_HDMI_LDOCTRL || 2 || 18 || 0x0007fffc || 0xfff80003 || 0x0 ||
|-
| PM_HDMI_RSTDR || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x1 ||
|}
=== PM_USB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_USB_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== PM_PXLDO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PXLDO_CTRL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| PM_PXLDO_RSTOSCDR || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| PM_PXLDO_RSTPLLDR || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|}
=== PM_PXBG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PXBG_CTRL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|}
=== PM_DFT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_DFT_ALLOWAUDIOCKSTOP || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_DFT_STOPALLCLOCKS || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|}
=== PM_SMPS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_SMPS_CTRLEN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_SMPS_RSTDR || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_SMPS_UPEN || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|}
=== PM_XOSC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_XOSC_USESEC || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== PM_SPAREW ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_SPAREW_SPARE || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== PM_SPARER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_SPARER_SPARE || 0 || 23 || 0x00ffffff || 0xff000000 || 0x0 ||
|}
=== PM_AVS_RSTDR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_AVS_RSTDR_PERI_A || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_AVS_RSTDR_SYSTEM_A || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_AVS_RSTDR_H264_I || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_AVS_RSTDR_V3D_G || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_AVS_RSTDR_ARM_P || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PM_AVS_RSTDR_ROSC || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|}
=== PM_AVS_STAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_AVS_STAT_ALERT_PERI_A || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_AVS_STAT_ALERT_SYSTEM_A || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_AVS_STAT_ALERT_H264_I || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_AVS_STAT_ALERT_V3D_G || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_AVS_STAT_ALERT_ARM_P || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== PM_AVS_EVENT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_AVS_EVENT_ALERT_PERI_A || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_AVS_EVENT_ALERT_SYSTEM_A || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_AVS_EVENT_ALERT_H264_I || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_AVS_EVENT_ALERT_V3D_G || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_AVS_EVENT_ALERT_ARM_P || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== PM_AVS_INTEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_AVS_INTEN_ALERT_PERI_A || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_AVS_INTEN_ALERT_SYSTEM_A || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_AVS_INTEN_ALERT_H264_I || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_AVS_INTEN_ALERT_V3D_G || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_AVS_INTEN_ALERT_ARM_P || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|}
=== PM_DUMMY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_DUMMY_ONE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x1 ||
|}
=== PM_IMAGE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_IMAGE_POWUP || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_IMAGE_POWOK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_IMAGE_ISPOW || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_IMAGE_MEMREP || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_IMAGE_MRDONE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PM_IMAGE_ISFUNC || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PM_IMAGE_PERIRSTN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| PM_IMAGE_H264RSTN || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| PM_IMAGE_ISPRSTN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| PM_IMAGE_ENAB || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|-
| PM_IMAGE_CFG || 16 || 22 || 0x007f0000 || 0xff80ffff || 0x0 ||
|}
=== PM_GRAFX ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_GRAFX_POWUP || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_GRAFX_POWOK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_GRAFX_ISPOW || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_GRAFX_MEMREP || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_GRAFX_MRDONE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PM_GRAFX_ISFUNC || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PM_GRAFX_V3DRSTN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| PM_GRAFX_ENAB || 12 || 12 || 0x00001000 || 0xffffefff || 0x1 ||
|-
| PM_GRAFX_CFG || 16 || 22 || 0x007f0000 || 0xff80ffff || 0x0 ||
|}
=== PM_PROC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PM_PROC_POWUP || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PM_PROC_POWOK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PM_PROC_ISPOW || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PM_PROC_MEMREP || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PM_PROC_MRDONE || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PM_PROC_ISFUNC || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PM_PROC_ARMRSTN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| PM_PROC_ENAB || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| PM_PROC_CFG || 16 || 22 || 0x007f0000 || 0xff80ffff || 0x0 ||
|}
= PRM =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e20d000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| PRM_CS ||align="right"|0x7e20d000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PRM_CV ||align="right"|0x7e20d004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| PRM_SCC ||align="right"|0x7e20d008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= PWM =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e20c000 ||
|-
| id || 0x70776d30 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| PWM_DMA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#PWM_CTL|PWM_CTL]] ||align="right"|0x7e20c000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xbfbfbfff ||align="right"| 0000000000 ||
|-
| [[#PWM_STA|PWM_STA]] ||align="right"|0x7e20c004 ||align="center"| RW ||align="right"| 13 ||align="right"| 0x00001fff ||align="right"| 0000000000 ||
|-
| [[#PWM_DMAC|PWM_DMAC]] ||align="right"|0x7e20c008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x8000ffff ||align="right"| 0x00000707 ||
|-
| PWM_RNG1 ||align="right"|0x7e20c010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000020 ||
|-
| PWM_DAT1 ||align="right"|0x7e20c014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| PWM_FIF1 ||align="right"|0x7e20c018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| PWM_RNG2 ||align="right"|0x7e20c020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000020 ||
|-
| PWM_DAT2 ||align="right"|0x7e20c024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| PWM_RNG3 ||align="right"|0x7e20c030 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0x00000020 ||
|-
| PWM_DAT3 ||align="right"|0x7e20c034 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|-
| PWM_RNG4 ||align="right"|0x7e20c040 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0x00000020 ||
|-
| PWM_DAT4 ||align="right"|0x7e20c044 ||align="center"| RW ||align="right"| 0 ||align="right"| 0000000000 ||align="right"| 0000000000 ||
|}
== Register details ==
=== PWM_CTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PWM_CTL_PWEN1 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PWM_CTL_MODE1 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PWM_CTL_RPTL1 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PWM_CTL_SBIT1 || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PWM_CTL_POLA1 || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PWM_CTL_USEF1 || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PWM_CTL_CLRF1 || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| PWM_CTL_MSEN1 || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| PWM_CTL_PWEN2 || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| PWM_CTL_MODE2 || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| PWM_CTL_RPTL2 || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| PWM_CTL_SBIT2 || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| PWM_CTL_POLA2 || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| PWM_CTL_USEF2 || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| PWM_CTL_MSEN2 || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| PWM_CTL_PWEN3 || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| PWM_CTL_MODE3 || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| PWM_CTL_RPTL3 || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| PWM_CTL_SBIT3 || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| PWM_CTL_POLA3 || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| PWM_CTL_USEF3 || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| PWM_CTL_MSEN3 || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| PWM_CTL_PWEN4 || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| PWM_CTL_MODE4 || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| PWM_CTL_RPTL4 || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| PWM_CTL_SBIT4 || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| PWM_CTL_POLA4 || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| PWM_CTL_USEF4 || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| PWM_CTL_MSEN4 || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== PWM_STA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PWM_STA_FULL1 || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| PWM_STA_EMPT1 || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| PWM_STA_WERR1 || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| PWM_STA_RERR1 || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| PWM_STA_GAPO1 || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| PWM_STA_GAPO2 || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| PWM_STA_GAPO3 || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| PWM_STA_GAPO4 || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| PWM_STA_BERR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| PWM_STA_STA1 || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| PWM_STA_STA2 || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| PWM_STA_STA3 || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| PWM_STA_STA4 || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|}
=== PWM_DMAC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| PWM_DMAC_DREQ || 0 || 7 || 0x000000ff || 0xffffff00 || 0x7 ||
|-
| PWM_DMAC_PANIC || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x7 ||
|-
| PWM_DMAC_ENAB || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
= RNG =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e104000 ||
|-
| id || 0x20726e67 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| RNG_CTRL ||align="right"|0x7e104000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| RNG_STATUS ||align="right"|0x7e104004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| RNG_DATA ||align="right"|0x7e104008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| RNG_FF_THRESHOLD ||align="right"|0x7e10400c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| RNG_INT_MASK ||align="right"|0x7e104010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= SCALER =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e400000 ||
|-
| id || 0x64647276 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| SCALER_0_DMA || UNKNOWN ||
|-
| SCALER_1_DMA || UNKNOWN ||
|-
| SCALER_2_DMA || UNKNOWN ||
|-
| SCALER_COB_FIFO_SIZE || UNKNOWN ||
|-
| SCALER_CONTEXT_MEM_SIZE || UNKNOWN ||
|-
| SCALER_LINE_BUFFER_MEM_SIZE || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SCALER_DISPCTRL|SCALER_DISPCTRL]] ||align="right"|0x7e400000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SCALER_DISPSTAT|SCALER_DISPSTAT]] ||align="right"|0x7e400004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPID ||align="right"|0x7e400008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x64647276 ||
|-
| [[#SCALER_DISPECTRL|SCALER_DISPECTRL]] ||align="right"|0x7e40000c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPPROF ||align="right"|0x7e400010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPDITHER ||align="right"|0x7e400014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPEOLN ||align="right"|0x7e400018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPLIST0 ||align="right"|0x7e400020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPLIST1 ||align="right"|0x7e400024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPLIST2 ||align="right"|0x7e400028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPLSTAT ||align="right"|0x7e40002c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPLACT0 ||align="right"|0x7e400030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPLACT1 ||align="right"|0x7e400034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPLACT2 ||align="right"|0x7e400038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPCTRL0 ||align="right"|0x7e400040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPBKGND0 ||align="right"|0x7e400044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPSTAT0 ||align="right"|0x7e400048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPBASE0 ||align="right"|0x7e40004c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPCTRL1 ||align="right"|0x7e400050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPBKGND1 ||align="right"|0x7e400054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPSTAT1 ||align="right"|0x7e400058 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPBASE1 ||align="right"|0x7e40005c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPCTRL2 ||align="right"|0x7e400060 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPBKGND2 ||align="right"|0x7e400064 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPSTAT2 ||align="right"|0x7e400068 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPBASE2 ||align="right"|0x7e40006c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPALPHA2 ||align="right"|0x7e400070 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPGAMADR ||align="right"|0x7e400078 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_OLEDOFFS ||align="right"|0x7e400080 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_OLEDCOEF0 ||align="right"|0x7e400084 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_OLEDCOEF1 ||align="right"|0x7e400088 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_OLEDCOEF2 ||align="right"|0x7e40008c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPSLAVE0 ||align="right"|0x7e4000c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPSLAVE1 ||align="right"|0x7e4000c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPSLAVE2 ||align="right"|0x7e4000d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| SCALER_DISPGAMDAT ||align="right"|0x7e4000e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
=== SCALER_DISPCTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SCALER_DISPCTRL_IRQ_EN || 0 || 6 || 0x0000007f || 0xffffff80 ||  ||
|-
| SCALER_DISPCTRL_DSP1_IRQ_CTRL || 9 || 10 || 0x00000600 || 0xfffff9ff ||  ||
|-
| SCALER_DISPCTRL_DSP2_IRQ_CTRL || 11 || 12 || 0x00001800 || 0xffffe7ff ||  ||
|-
| SCALER_DISPCTRL_TILE_WID || 16 || 17 || 0x00030000 || 0xfffcffff ||  ||
|-
| SCALER_DISPCTRL_DSP3_MUX || 18 || 19 || 0x000c0000 || 0xfff3ffff ||  ||
|-
| SCALER_DISPCTRL_DSP0_PANIC || 24 || 25 || 0x03000000 || 0xfcffffff ||  ||
|-
| SCALER_DISPCTRL_DSP1_PANIC || 26 || 27 || 0x0c000000 || 0xf3ffffff ||  ||
|-
| SCALER_DISPCTRL_DSP2_PANIC || 28 || 29 || 0x30000000 || 0xcfffffff ||  ||
|-
| SCALER_DISPCTRL_VSCL_DIS || 30 || 31 || 0xc0000000 || 0x3fffffff ||  ||
|-
| SCALER_DISPCTRL_HVS_EN || 31 || 31 || 0x80000000 || 0x7fffffff ||  ||
|}
=== SCALER_DISPSTAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SCALER_DISPSTAT_PROF_IRQ || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|-
| SCALER_DISPSTAT_DSP0_IRQ || 1 || 31 || 0xfffffffe || 0x00000001 ||  ||
|-
| SCALER_DISPSTAT_DSP1_IRQ || 2 || 31 || 0xfffffffc || 0x00000003 ||  ||
|-
| SCALER_DISPSTAT_DSP2_IRQ || 3 || 31 || 0xfffffff8 || 0x00000007 ||  ||
|-
| SCALER_DISPSTAT_DMA_IRQ || 4 || 31 || 0xfffffff0 || 0x0000000f ||  ||
|-
| SCALER_DISPSTAT_WR_IRQ || 5 || 31 || 0xffffffe0 || 0x0000001f ||  ||
|-
| SCALER_DISPSTAT_RD_IRQ || 6 || 31 || 0xffffffc0 || 0x0000003f ||  ||
|-
| SCALER_DISPSTAT_DMA_ERR_BIT2 || 7 || 31 || 0xffffff80 || 0x0000007f ||  ||
|-
| SCALER_DISPSTAT_DSP0_STATUS || 8 || 13 || 0x00003f00 || 0xffffc0ff ||  ||
|-
| SCALER_DISPSTAT_DMA_ERR_BIT0 || 14 || 31 || 0xffffc000 || 0x00003fff ||  ||
|-
| SCALER_DISPSTAT_DMA_ERR_BIT1 || 15 || 31 || 0xffff8000 || 0x00007fff ||  ||
|-
| SCALER_DISPSTAT_DSP1_STATUS || 16 || 21 || 0x003f0000 || 0xffc0ffff ||  ||
|-
| SCALER_DISPSTAT_DSP2_STATUS || 24 || 29 || 0x3f000000 || 0xc0ffffff ||  ||
|}
=== SCALER_DISPECTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SCALER_DISPECTRL_PANIC_CTRL || 0 || 6 || 0x0000007f || 0xffffff80 ||  ||
|-
| SCALER_DISPECTRL_BUSY_STATUS || 8 || 31 || 0xffffff00 || 0x000000ff ||  ||
|-
| SCALER_DISPECTRL_Y_BUSY || 9 || 31 || 0xfffffe00 || 0x000001ff ||  ||
|-
| SCALER_DISPECTRL_CB_BUSY || 10 || 31 || 0xfffffc00 || 0x000003ff ||  ||
|-
| SCALER_DISPECTRL_CR_BUSY || 11 || 31 || 0xfffff800 || 0x000007ff ||  ||
|-
| SCALER_DISPECTRL_POSTED_STATUS || 12 || 14 || 0x00007000 || 0xffff8fff ||  ||
|-
| SCALER_DISPECTRL_POSTED_CTRL || 16 || 21 || 0x003f0000 || 0xffc0ffff ||  ||
|-
| SCALER_DISPECTRL_GT8_BURST || 24 || 31 || 0xff000000 || 0x00ffffff ||  ||
|-
| SCALER_DISPECTRL_TWOD_SINGLE || 25 || 31 || 0xfe000000 || 0x01ffffff ||  ||
|-
| SCALER_DISPECTRL_PROF_TYPE || 26 || 27 || 0x0c000000 || 0xf3ffffff ||  ||
|-
| SCALER_DISPECTRL_Y_NE_CTRL || 28 || 31 || 0xf0000000 || 0x0fffffff ||  ||
|-
| SCALER_DISPECTRL_CB_NE_CTRL || 29 || 31 || 0xe0000000 || 0x1fffffff ||  ||
|-
| SCALER_DISPECTRL_CR_NE_CTRL || 30 || 31 || 0xc0000000 || 0x3fffffff ||  ||
|-
| SCALER_DISPECTRL_SECURE_MODE || 31 || 31 || 0x80000000 || 0x7fffffff ||  ||
|}
= SD =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee00000 ||
|-
| id || 0x5344434f ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| SD_HOST_DMA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SD_CS|SD_CS]] ||align="right"|0x7ee00000 ||align="center"| RW ||align="right"| 25 ||align="right"| 0x01ffffff ||align="right"|  ||
|-
| [[#SD_SA|SD_SA]] ||align="right"|0x7ee00004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SB|SD_SB]] ||align="right"|0x7ee00008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfff001ff ||align="right"|  ||
|-
| [[#SD_SC|SD_SC]] ||align="right"|0x7ee0000c ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7ff00f77 ||align="right"|  ||
|-
| [[#SD_PT2|SD_PT2]] ||align="right"|0x7ee00010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_PT1|SD_PT1]] ||align="right"|0x7ee00014 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"|  ||
|-
| SD_IDL ||align="right"|0x7ee00018 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_RTC ||align="right"|0x7ee0001c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SD_WTC ||align="right"|0x7ee00020 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_RDC ||align="right"|0x7ee00024 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_WDC ||align="right"|0x7ee00028 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_RAC ||align="right"|0x7ee0002c ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_CYC ||align="right"|0x7ee00030 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_CMD ||align="right"|0x7ee00034 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_DAT ||align="right"|0x7ee00038 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| [[#SD_SECSRT0|SD_SECSRT0]] ||align="right"|0x7ee0003c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SECEND0|SD_SECEND0]] ||align="right"|0x7ee00040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SECSRT1|SD_SECSRT1]] ||align="right"|0x7ee00044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SECEND1|SD_SECEND1]] ||align="right"|0x7ee00048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SECSRT2|SD_SECSRT2]] ||align="right"|0x7ee0004c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SECEND2|SD_SECEND2]] ||align="right"|0x7ee00050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SECSRT3|SD_SECSRT3]] ||align="right"|0x7ee00054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_SECEND3|SD_SECEND3]] ||align="right"|0x7ee00058 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_PHYC|SD_PHYC]] ||align="right"|0x7ee00060 ||align="center"| RW ||align="right"| 25 ||align="right"| 0x01111111 ||align="right"|  ||
|-
| [[#SD_MRT|SD_MRT]] ||align="right"|0x7ee00064 ||align="center"| RW ||align="right"| 9 ||align="right"| 0x000001ff ||align="right"|  ||
|-
| [[#SD_TMC|SD_TMC]] ||align="right"|0x7ee0007c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffff73 ||align="right"|  ||
|-
| [[#SD_RWC|SD_RWC]] ||align="right"|0x7ee00080 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x9fdf9f9f ||align="right"|  ||
|-
| SD_VAD ||align="right"|0x7ee00084 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#SD_VIN|SD_VIN]] ||align="right"|0x7ee00088 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x9113ffff ||align="right"|  ||
|-
| [[#SD_MR|SD_MR]] ||align="right"|0x7ee00090 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf0ffffff ||align="right"|  ||
|-
| [[#SD_SD|SD_SD]] ||align="right"|0x7ee00094 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf1f71fff ||align="right"|  ||
|-
| [[#SD_SE|SD_SE]] ||align="right"|0x7ee00098 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x13f3f73f ||align="right"|  ||
|-
| SD_VER ||align="right"|0x7ee0009c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000009 ||
|-
| [[#SD_STALL|SD_STALL]] ||align="right"|0x7ee000a0 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x000003ff ||align="right"|  ||
|-
| SD_REORD ||align="right"|0x7ee000a8 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_LAC ||align="right"|0x7ee000ac ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| SD_PRE ||align="right"|0x7ee000b0 ||align="center"| RO ||align="right"| 28 ||align="right"| 0x0fffffff ||align="right"| 0000000000 ||
|-
| [[#SD_SF|SD_SF]] ||align="right"|0x7ee000b4 ||align="center"| RW ||align="right"| 30 ||align="right"| 0x3fffffff ||align="right"|  ||
|-
| [[#SD_CARCRC|SD_CARCRC]] ||align="right"|0x7ee00100 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DMRCRC0|SD_DMRCRC0]] ||align="right"|0x7ee00104 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DMRCRC1|SD_DMRCRC1]] ||align="right"|0x7ee00108 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC0|SD_DQRCRC0]] ||align="right"|0x7ee0010c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC1|SD_DQRCRC1]] ||align="right"|0x7ee00110 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC2|SD_DQRCRC2]] ||align="right"|0x7ee00114 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC3|SD_DQRCRC3]] ||align="right"|0x7ee00118 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC4|SD_DQRCRC4]] ||align="right"|0x7ee0011c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC5|SD_DQRCRC5]] ||align="right"|0x7ee00120 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC6|SD_DQRCRC6]] ||align="right"|0x7ee00124 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC7|SD_DQRCRC7]] ||align="right"|0x7ee00128 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC8|SD_DQRCRC8]] ||align="right"|0x7ee0012c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC9|SD_DQRCRC9]] ||align="right"|0x7ee00130 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC10|SD_DQRCRC10]] ||align="right"|0x7ee00134 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC11|SD_DQRCRC11]] ||align="right"|0x7ee00138 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC12|SD_DQRCRC12]] ||align="right"|0x7ee0013c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC13|SD_DQRCRC13]] ||align="right"|0x7ee00140 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC14|SD_DQRCRC14]] ||align="right"|0x7ee00144 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQRCRC15|SD_DQRCRC15]] ||align="right"|0x7ee00148 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC0|SD_DQLCRC0]] ||align="right"|0x7ee0014c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC1|SD_DQLCRC1]] ||align="right"|0x7ee00150 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC2|SD_DQLCRC2]] ||align="right"|0x7ee00154 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC3|SD_DQLCRC3]] ||align="right"|0x7ee00158 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC4|SD_DQLCRC4]] ||align="right"|0x7ee0015c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC5|SD_DQLCRC5]] ||align="right"|0x7ee00160 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC6|SD_DQLCRC6]] ||align="right"|0x7ee00164 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC7|SD_DQLCRC7]] ||align="right"|0x7ee00168 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC8|SD_DQLCRC8]] ||align="right"|0x7ee0016c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC9|SD_DQLCRC9]] ||align="right"|0x7ee00170 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC10|SD_DQLCRC10]] ||align="right"|0x7ee00174 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC11|SD_DQLCRC11]] ||align="right"|0x7ee00178 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC12|SD_DQLCRC12]] ||align="right"|0x7ee0017c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC13|SD_DQLCRC13]] ||align="right"|0x7ee00180 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC14|SD_DQLCRC14]] ||align="right"|0x7ee00184 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SD_DQLCRC15|SD_DQLCRC15]] ||align="right"|0x7ee00188 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
=== SD_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_CS_RESTRT || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_CS_EN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| SD_CS_DPD || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| SD_CS_STBY || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| SD_CS_PUSKIP || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| SD_CS_SDTST || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| SD_CS_STATEN || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| SD_CS_STOP || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SD_CS_SREF2RUN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SD_CS_IDLE || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| SD_CS_DLLCAL || 10 || 11 || 0x00000c00 || 0xfffff3ff || 0x0 ||
|-
| SD_CS_CLKOFF || 14 || 14 || 0x00004000 || 0xffffbfff || 0x1 ||
|-
| SD_CS_SDUP || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SD_CS_RDH_IDLE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| SD_CS_ASHDNE || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| SD_CS_DEL_KEEP || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| SD_CS_ASHDN_T || 19 || 22 || 0x00780000 || 0xff87ffff || 0xf ||
|-
| SD_CS_EXCEPTION || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SD_CS_STALLING || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|}
=== SD_SA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SA_POWSAVE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_SA_CLKSTOP || 7 || 7 || 0x00000080 || 0xffffff7f || 0x1 ||
|-
| SD_SA_PGEHLDE || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SD_SA_PGEHLD_IDL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SD_SA_RFSH_T || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x30c ||
|}
=== SD_SB ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SB_COLBITS || 0 || 1 || 0x00000003 || 0xfffffffc || 0x1 ||
|-
| SD_SB_ROWBITS || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x1 ||
|-
| SD_SB_EIGHTBANK || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| SD_SB_BANKLOW || 5 || 6 || 0x00000060 || 0xffffff9f || 0x0 ||
|-
| SD_SB_REORDER || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SD_SB_INHIBIT_LA || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SD_SB_STBY_T || 20 || 31 || 0xfff00000 || 0x000fffff || 0x0 ||
|}
=== SD_SC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SC_WL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x2 ||
|-
| SD_SC_T_WTR || 4 || 6 || 0x00000070 || 0xffffff8f || 0x3 ||
|-
| SD_SC_T_WR || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x6 ||
|-
| SD_SC_T_RRD || 20 || 23 || 0x00f00000 || 0xff0fffff || 0x4 ||
|-
| SD_SC_T_RFC || 24 || 30 || 0x7f000000 || 0x80ffffff || 0x1e ||
|}
=== SD_PT2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_PT2_T_INIT5 || 0 || 15 || 0x0000ffff || 0xffff0000 || 0xfa0 ||
|}
=== SD_PT1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_PT1_T_INIT1 || 0 || 7 || 0x000000ff || 0xffffff00 || 0x28 ||
|-
| SD_PT1_T_INIT3 || 8 || 27 || 0x0fffff00 || 0xf00000ff || 0x13880 ||
|}
=== SD_SECSRT0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECSRT0_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_SECSRT0_ADDR_LS || 1 || 12 || 0x00001ffe || 0xffffe001 || 0x0 ||
|-
| SD_SECSRT0_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_SECEND0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECEND0_ADDR_LS || 0 || 12 || 0x00001fff || 0xffffe000 || 0xfff ||
|-
| SD_SECEND0_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_SECSRT1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECSRT1_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_SECSRT1_ADDR_LS || 1 || 12 || 0x00001ffe || 0xffffe001 || 0x0 ||
|-
| SD_SECSRT1_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_SECEND1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECEND1_ADDR_LS || 0 || 12 || 0x00001fff || 0xffffe000 || 0xfff ||
|-
| SD_SECEND1_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_SECSRT2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECSRT2_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_SECSRT2_ADDR_LS || 1 || 12 || 0x00001ffe || 0xffffe001 || 0x0 ||
|-
| SD_SECSRT2_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_SECEND2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECEND2_ADDR_LS || 0 || 12 || 0x00001fff || 0xffffe000 || 0xfff ||
|-
| SD_SECEND2_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_SECSRT3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECSRT3_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_SECSRT3_ADDR_LS || 1 || 12 || 0x00001ffe || 0xffffe001 || 0x0 ||
|-
| SD_SECSRT3_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_SECEND3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SECEND3_ADDR_LS || 0 || 12 || 0x00001fff || 0xffffe000 || 0xfff ||
|-
| SD_SECEND3_ADDR_MS || 13 || 31 || 0xffffe000 || 0x00001fff || 0x0 ||
|}
=== SD_PHYC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_PHYC_PHYRST || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_PHYC_VREF_ENB || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| SD_PHYC_BIST_MODE || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SD_PHYC_IOB_TMODE || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| SD_PHYC_MDLL_TMODE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| SD_PHYC_CRC_EN || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| SD_PHYC_CRC_CLR || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|}
=== SD_MRT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_MRT_T_MRW || 0 || 8 || 0x000001ff || 0xfffffe00 || 0x4 ||
|}
=== SD_TMC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_TMC_TSTCLK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SD_TMC_TS || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| SD_TMC_IPSEL || 4 || 6 || 0x00000070 || 0xffffff8f || 0x0 ||
|-
| SD_TMC_IPRD || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| SD_TMC_TSTPAT || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_RWC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_RWC_RXVAL || 0 || 4 || 0x0000001f || 0xffffffe0 || 0x0 ||
|-
| SD_RWC_RXOVR || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SD_RWC_WRTVAL || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0x0 ||
|-
| SD_RWC_WRTOVR || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SD_RWC_LASTCNT || 16 || 20 || 0x001f0000 || 0xffe0ffff || 0x0 ||
|-
| SD_RWC_MARGIN || 22 || 23 || 0x00c00000 || 0xff3fffff || 0x1 ||
|-
| SD_RWC_MAXCNT || 24 || 28 || 0x1f000000 || 0xe0ffffff || 0x0 ||
|-
| SD_RWC_RSTMAX || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== SD_VIN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_VIN_ID || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_VIN_WRITE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| SD_VIN_SPLIT || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| SD_VIN_VIO || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| SD_VIN_MULT || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| SD_VIN_INT_EN || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| SD_VIN_CLEAR || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== SD_MR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_MR_ADDR || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| SD_MR_WDATA || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| SD_MR_RDATA || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x0 ||
|-
| SD_MR_RW || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| SD_MR_HI_Z || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| SD_MR_TIMEOUT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| SD_MR_DONE || 31 || 31 || 0x80000000 || 0x7fffffff || 0x1 ||
|}
=== SD_SD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SD_T_RCD || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x8 ||
|-
| SD_SD_T_RPpb || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x8 ||
|-
| SD_SD_T_RAS || 8 || 12 || 0x00001f00 || 0xffffe0ff || 0xe ||
|-
| SD_SD_T_XP || 16 || 18 || 0x00070000 || 0xfff8ffff || 0x2 ||
|-
| SD_SD_T_RC || 20 || 24 || 0x01f00000 || 0xfe0fffff || 0x14 ||
|-
| SD_SD_T_RPab || 28 || 31 || 0xf0000000 || 0x0fffffff || 0xa ||
|}
=== SD_SE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SE_T_XSR || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x28 ||
|-
| SD_SE_T_RTP || 8 || 10 || 0x00000700 || 0xfffff8ff || 0x3 ||
|-
| SD_SE_T_FAW || 12 || 17 || 0x0003f000 || 0xfffc0fff || 0x19 ||
|-
| SD_SE_RL || 20 || 25 || 0x03f00000 || 0xfc0fffff || 0x8 ||
|-
| SD_SE_RL_EN || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
=== SD_STALL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_STALL_CYCLES || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|}
=== SD_SF ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_SF_MDLL_CAL || 0 || 8 || 0x000001ff || 0xfffffe00 || 0x12c ||
|-
| SD_SF_POWSAV_T || 9 || 18 || 0x0007fe00 || 0xfff801ff || 0x040 ||
|-
| SD_SF_PGEHLD_T || 19 || 28 || 0x1ff80000 || 0xe007ffff || 0x100 ||
|-
| SD_SF_PHYHOLD || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|}
=== SD_CARCRC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_CARCRC_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_CARCRC_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DMRCRC0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DMRCRC0_LOW || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DMRCRC0_HIGH || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DMRCRC1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DMRCRC1_LOW || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DMRCRC1_HIGH || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC0_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC0_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC1_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC1_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC2_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC2_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC3_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC3_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC4_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC4_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC5 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC5_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC5_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC6 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC6_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC6_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC7 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC7_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC7_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC8 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC8_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC8_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC9 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC9_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC9_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC10 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC10_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC10_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC11 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC11_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC11_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC12 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC12_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC12_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC13 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC13_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC13_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC14 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC14_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC14_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQRCRC15 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQRCRC15_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQRCRC15_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC0_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC0_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC1_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC1_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC2_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC2_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC3_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC3_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC4_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC4_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC5 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC5_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC5_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC6 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC6_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC6_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC7 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC7_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC7_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC8 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC8_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC8_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC9 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC9_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC9_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC10 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC10_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC10_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC11 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC11_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC11_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC12 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC12_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC12_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC13 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC13_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC13_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC14 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC14_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC14_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== SD_DQLCRC15 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SD_DQLCRC15_FALL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| SD_DQLCRC15_RISE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
= SH =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e202000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SH_CMD|SH_CMD]] ||align="right"|0x7e202000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000cfff ||align="right"| 0000000000 ||
|-
| [[#SH_ARG|SH_ARG]] ||align="right"|0x7e202004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#SH_TOUT|SH_TOUT]] ||align="right"|0x7e202008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00a00000 ||
|-
| [[#SH_CDIV|SH_CDIV]] ||align="right"|0x7e20200c ||align="center"| RW ||align="right"| 11 ||align="right"| 0x000007ff ||align="right"| 0x000001fb ||
|-
| [[#SH_RSP0|SH_RSP0]] ||align="right"|0x7e202010 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SH_RSP1|SH_RSP1]] ||align="right"|0x7e202014 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#SH_RSP2|SH_RSP2]] ||align="right"|0x7e202018 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#SH_RSP3|SH_RSP3]] ||align="right"|0x7e20201c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#SH_HSTS|SH_HSTS]] ||align="right"|0x7e202020 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x000007f9 ||align="right"| 0000000000 ||
|-
| [[#SH_VDD|SH_VDD]] ||align="right"|0x7e202030 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#SH_EDM|SH_EDM]] ||align="right"|0x7e202034 ||align="center"| RW ||align="right"| 19 ||align="right"| 0x0007ffff ||align="right"|  ||
|-
| [[#SH_HCFG|SH_HCFG]] ||align="right"|0x7e202038 ||align="center"| RW ||align="right"| 11 ||align="right"| 0x0000073f ||align="right"| 0000000000 ||
|-
| [[#SH_HBCT|SH_HBCT]] ||align="right"|0x7e20203c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x00000400 ||
|-
| [[#SH_DATA|SH_DATA]] ||align="right"|0x7e202040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#SH_HBLC|SH_HBLC]] ||align="right"|0x7e202050 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== SH_CMD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_CMD_COMMAND || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|-
| SH_CMD_READ_CMD || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| SH_CMD_WRITE_CMD || 7 || 8 || 0x00000180 || 0xfffffe7f || 0x0 ||
|-
| SH_CMD_LONG_RESPONSE || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| SH_CMD_NO_RESPONSE || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| SH_CMD_BUSY_CMD || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| SH_CMD_FAIL_FLAG || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| SH_CMD_NEW_FLAG || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|}
=== SH_ARG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_ARG_ARGUMENT || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== SH_TOUT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_TOUT_TIME_OUT || 0 || 31 || 0xffffffff || 0x00000000 || 0xa00000 ||
|}
=== SH_CDIV ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_CDIV_CLOCKDIV || 0 || 10 || 0x000007ff || 0xfffff800 || 0x1fb ||
|}
=== SH_RSP0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_RSP0_CARD_STATUS || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== SH_RSP1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_RSP1_CID_CSD || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== SH_RSP2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_RSP2_CID_CSD || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== SH_RSP3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_RSP3_CID_CSD || 0 || 31 || 0xffffffff || 0x00000000 || 0x0 ||
|}
=== SH_HSTS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_HSTS_DATA_FLAG || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SH_HSTS_FIFO_ERROR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| SH_HSTS_CRC7_ERROR || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| SH_HSTS_CRC16_ERROR || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| SH_HSTS_CMD_TIME_OUT || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| SH_HSTS_REW_TIME_OUT || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SH_HSTS_SDIO_IRPT || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SH_HSTS_BLOCK_IRPT || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| SH_HSTS_BUSY_IRPT || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|}
=== SH_VDD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_VDD_POWER_ON || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== SH_EDM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_EDM_STATE_MACHINE || 0 || 3 || 0x0000000f || 0xfffffff0 ||  ||
|-
| SH_EDM_FIFO_COUNT || 4 || 8 || 0x000001f0 || 0xfffffe0f ||  ||
|-
| SH_EDM_WRITE_THRESHOLD || 9 || 13 || 0x00003e00 || 0xffffc1ff ||  ||
|-
| SH_EDM_READ_THRESHOLD || 14 || 18 || 0x0007c000 || 0xfff83fff ||  ||
|}
=== SH_HCFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_HCFG_REL_CMD_LINE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SH_HCFG_WIDE_INT_BUS || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| SH_HCFG_WIDE_EXT_BUS || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| SH_HCFG_SLOW_CARD || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| SH_HCFG_DATA_IRPT_EN || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| SH_HCFG_SDIO_IRPT_EN || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| SH_HCFG_BLOCK_IRPT_EN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SH_HCFG_BUSY_IRPT_EN || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|}
=== SH_HBCT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_HBCT_BYTECOUNT || 0 || 31 || 0xffffffff || 0x00000000 || 0x400 ||
|}
=== SH_DATA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_DATA_DATA || 0 || 31 || 0xffffffff || 0x00000000 ||  ||
|}
=== SH_HBLC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SH_HBLC_BLOCKCOUNT || 0 || 8 || 0x000001ff || 0xfffffe00 || 0x0 ||
|}
= SLIM =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e210000 ||
|-
| id || 0x736c696d ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| SLIM_CRX_DMA || UNKNOWN ||
|-
| SLIM_CTX_DMA || UNKNOWN ||
|-
| SLIM_DRX_DMA || UNKNOWN ||
|-
| SLIM_DTX_DMA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| SLIM_CON ||align="right"|0x7e210000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffff0ff ||align="right"| 0x000000c1 ||
|-
| SLIM_CON2 ||align="right"|0x7e210004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xff008001 ||align="right"| 0000000000 ||
|-
| SLIM_STAT ||align="right"|0x7e210008 ||align="center"| RW ||align="right"| 26 ||align="right"| 0x03ffffff ||align="right"| 0000000000 ||
|-
| SLIM_FS ||align="right"|0x7e21000c ||align="center"| RW ||align="right"| 14 ||align="right"| 0x00003fff ||align="right"| 0000000000 ||
|-
| SLIM_EA0 ||align="right"|0x7e210010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff00ff ||align="right"| 0000000000 ||
|-
| SLIM_EA1 ||align="right"|0x7e210014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x8000ffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_MC_RX ||align="right"|0x7e210020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_MC_TX ||align="right"|0x7e210024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC0 ||align="right"|0x7e210030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC1 ||align="right"|0x7e210034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC2 ||align="right"|0x7e210038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC3 ||align="right"|0x7e21003c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC4 ||align="right"|0x7e210040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC5 ||align="right"|0x7e210044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC6 ||align="right"|0x7e210048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC7 ||align="right"|0x7e21004c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC8 ||align="right"|0x7e210050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC9 ||align="right"|0x7e210054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_MC_CON ||align="right"|0x7e210080 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC_CON ||align="right"|0x7e210084 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000fffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_MC_STAT ||align="right"|0x7e210088 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC_STAT_0 ||align="right"|0x7e21008c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| SLIM_DMA_DC_STAT_1 ||align="right"|0x7e210090 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000f000f ||align="right"| 0000000000 ||
|-
| SLIM_MC_IN_CON ||align="right"|0x7e210100 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000f1d ||align="right"| 0000000000 ||
|-
| SLIM_MC_IN_STAT ||align="right"|0x7e210104 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| SLIM_MC_OUT_CON ||align="right"|0x7e210120 ||align="center"| RW ||align="right"| 7 ||align="right"| 0x00000048 ||align="right"| 0000000000 ||
|-
| SLIM_MC_OUT_STAT ||align="right"|0x7e210124 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x00000008 ||align="right"| 0000000000 ||
|-
| SLIM_DCC0_PA0 ||align="right"|0x7e210200 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC0_PA1 ||align="right"|0x7e210204 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC0_CON ||align="right"|0x7e210208 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC0_STAT ||align="right"|0x7e21020c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC0_PROT ||align="right"|0x7e210210 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC1_PA0 ||align="right"|0x7e210220 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC1_PA1 ||align="right"|0x7e210224 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC1_CON ||align="right"|0x7e210228 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC1_STAT ||align="right"|0x7e21022c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC1_PROT ||align="right"|0x7e210230 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC2_PA0 ||align="right"|0x7e210240 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC2_PA1 ||align="right"|0x7e210244 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC2_CON ||align="right"|0x7e210248 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC2_STAT ||align="right"|0x7e21024c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC2_PROT ||align="right"|0x7e210250 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC3_PA0 ||align="right"|0x7e210260 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC3_PA1 ||align="right"|0x7e210264 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC3_CON ||align="right"|0x7e210268 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC3_STAT ||align="right"|0x7e21026c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC3_PROT ||align="right"|0x7e210270 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC4_PA0 ||align="right"|0x7e210280 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC4_PA1 ||align="right"|0x7e210284 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC4_CON ||align="right"|0x7e210288 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC4_STAT ||align="right"|0x7e21028c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC4_PROT ||align="right"|0x7e210290 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC5_PA0 ||align="right"|0x7e2102a0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC5_PA1 ||align="right"|0x7e2102a4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC5_CON ||align="right"|0x7e2102a8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC5_STAT ||align="right"|0x7e2102ac ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC5_PROT ||align="right"|0x7e2102b0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC6_PA0 ||align="right"|0x7e2102c0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC6_PA1 ||align="right"|0x7e2102c4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC6_CON ||align="right"|0x7e2102c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC6_STAT ||align="right"|0x7e2102cc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC6_PROT ||align="right"|0x7e2102d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC7_PA0 ||align="right"|0x7e2102e0 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC7_PA1 ||align="right"|0x7e2102e4 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC7_CON ||align="right"|0x7e2102e8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC7_STAT ||align="right"|0x7e2102ec ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC7_PROT ||align="right"|0x7e2102f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC8_PA0 ||align="right"|0x7e210300 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC8_PA1 ||align="right"|0x7e210304 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC8_CON ||align="right"|0x7e210308 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC8_STAT ||align="right"|0x7e21030c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC8_PROT ||align="right"|0x7e210310 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|-
| SLIM_DCC9_PA0 ||align="right"|0x7e210320 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff1f ||align="right"| 0000000000 ||
|-
| SLIM_DCC9_PA1 ||align="right"|0x7e210324 ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffff3f ||align="right"| 0000000000 ||
|-
| SLIM_DCC9_CON ||align="right"|0x7e210328 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0070 ||align="right"| 0000000000 ||
|-
| SLIM_DCC9_STAT ||align="right"|0x7e21032c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc0ff00c7 ||align="right"| 0000000000 ||
|-
| SLIM_DCC9_PROT ||align="right"|0x7e210330 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc001ffff ||align="right"| 0x000093a0 ||
|}
== Register details ==
= SMI =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e600000 ||
|-
| id || 0x534d4958 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| SMI_DMA || UNKNOWN ||
|-
| SMI_FIFO_ADDRESS || MACRO ||
|-
| SMI_SCALER_0_DMA || UNKNOWN ||
|-
| SMI_SCALER_1_DMA || UNKNOWN ||
|-
| SMI_SCALER_2_DMA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SMI_CS|SMI_CS]] ||align="right"|0x7e600000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xff00ffff ||align="right"|  ||
|-
| SMI_L ||align="right"|0x7e600004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#SMI_A|SMI_A]] ||align="right"|0x7e600008 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x0000033f ||align="right"| 0000000000 ||
|-
| SMI_D ||align="right"|0x7e60000c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| [[#SMI_DSR0|SMI_DSR0]] ||align="right"|0x7e600010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DSW0|SMI_DSW0]] ||align="right"|0x7e600014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DSR1|SMI_DSR1]] ||align="right"|0x7e600018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DSW1|SMI_DSW1]] ||align="right"|0x7e60001c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DSR2|SMI_DSR2]] ||align="right"|0x7e600020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DSW2|SMI_DSW2]] ||align="right"|0x7e600024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DSR3|SMI_DSR3]] ||align="right"|0x7e600028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DSW3|SMI_DSW3]] ||align="right"|0x7e60002c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0x0101000c ||
|-
| [[#SMI_DC|SMI_DC]] ||align="right"|0x7e600030 ||align="center"| RW ||align="right"| 29 ||align="right"| 0x11ffffff ||align="right"| 0x00c10820 ||
|-
| [[#SMI_DCS|SMI_DCS]] ||align="right"|0x7e600034 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SMI_DA|SMI_DA]] ||align="right"|0x7e600038 ||align="center"| RW ||align="right"| 10 ||align="right"| 0x0000033f ||align="right"| 0000000000 ||
|-
| SMI_DD ||align="right"|0x7e60003c ||align="center"| RW ||align="right"| 18 ||align="right"| 0x0003ffff ||align="right"| 0000000000 ||
|-
| [[#SMI_FD|SMI_FD]] ||align="right"|0x7e600040 ||align="center"| RW ||align="right"| 14 ||align="right"| 0x00003f3f ||align="right"| 0000000000 ||
|}
== Register details ==
=== SMI_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_CS_ENABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SMI_CS_DONE || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| SMI_CS_ACTIVE || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| SMI_CS_START || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| SMI_CS_CLEAR || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| SMI_CS_WRITE || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| SMI_CS_PAD || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SMI_CS_TEEN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SMI_CS_INTD || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| SMI_CS_INTT || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| SMI_CS_INTR || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| SMI_CS_PVMODE || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| SMI_CS_SETERR || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| SMI_CS_PXLDAT || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| SMI_CS_EDREQ || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_CS_PRDY || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| SMI_CS_AFERR || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| SMI_CS_TXW || 26 || 26 || 0x04000000 || 0xfbffffff || 0x1 ||
|-
| SMI_CS_RXR || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| SMI_CS_TXD || 28 || 28 || 0x10000000 || 0xefffffff || 0x1 ||
|-
| SMI_CS_RXD || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| SMI_CS_TXE || 30 || 30 || 0x40000000 || 0xbfffffff || 0x1 ||
|-
| SMI_CS_RXF || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== SMI_A ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_A_ADDR || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|-
| SMI_A_DEVICE || 8 || 9 || 0x00000300 || 0xfffffcff || 0x0 ||
|}
=== SMI_DSR0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSR0_RSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSR0_RDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSR0_RPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSR0_RPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSR0_RHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSR0_FSETUP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSR0_MODE68 || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSR0_RSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSR0_RWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DSW0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSW0_WSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSW0_WDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSW0_WPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSW0_WPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSW0_WHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSW0_WSWAP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSW0_WFORMAT || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSW0_WSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSW0_WWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DSR1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSR1_RSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSR1_RDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSR1_RPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSR1_RPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSR1_RHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSR1_FSETUP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSR1_MODE68 || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSR1_RSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSR1_RWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DSW1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSW1_WSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSW1_WDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSW1_WPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSW1_WPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSW1_WHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSW1_WSWAP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSW1_WFORMAT || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSW1_WSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSW1_WWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DSR2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSR2_RSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSR2_RDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSR2_RPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSR2_RPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSR2_RHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSR2_FSETUP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSR2_MODE68 || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSR2_RSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSR2_RWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DSW2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSW2_WSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSW2_WDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSW2_WPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSW2_WPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSW2_WHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSW2_WSWAP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSW2_WFORMAT || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSW2_WSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSW2_WWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DSR3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSR3_RSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSR3_RDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSR3_RPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSR3_RPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSR3_RHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSR3_FSETUP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSR3_MODE68 || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSR3_RSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSR3_RWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DSW3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DSW3_WSTROBE || 0 || 6 || 0x0000007f || 0xffffff80 || 0xc ||
|-
| SMI_DSW3_WDREQ || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SMI_DSW3_WPACE || 8 || 14 || 0x00007f00 || 0xffff80ff || 0x0 ||
|-
| SMI_DSW3_WPACEALL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| SMI_DSW3_WHOLD || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x1 ||
|-
| SMI_DSW3_WSWAP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| SMI_DSW3_WFORMAT || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| SMI_DSW3_WSETUP || 24 || 29 || 0x3f000000 || 0xc0ffffff || 0x1 ||
|-
| SMI_DSW3_WWIDTH || 30 || 31 || 0xc0000000 || 0x3fffffff || 0x0 ||
|}
=== SMI_DC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DC_REQW || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x20 ||
|-
| SMI_DC_REQR || 6 || 11 || 0x00000fc0 || 0xfffff03f || 0x20 ||
|-
| SMI_DC_PANICW || 12 || 17 || 0x0003f000 || 0xfffc0fff || 0x10 ||
|-
| SMI_DC_PANICR || 18 || 23 || 0x00fc0000 || 0xff03ffff || 0x30 ||
|-
| SMI_DC_DMAP || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| SMI_DC_DMAEN || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|}
=== SMI_DCS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DCS_EANBLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SMI_DCS_START || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| SMI_DCS_DONE || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| SMI_DCS_WRITE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== SMI_DA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_DA_ADDR || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|-
| SMI_DA_WRITE || 8 || 9 || 0x00000300 || 0xfffffcff || 0x0 ||
|}
=== SMI_FD ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SMI_FD_FCNT || 0 || 5 || 0x0000003f || 0xffffffc0 || 0x0 ||
|-
| SMI_FD_FLVL || 8 || 13 || 0x00003f00 || 0xffffc0ff || 0x0 ||
|}
= SPI =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e204000 ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| SPI_RX_DMA || UNKNOWN ||
|-
| SPI_TX_DMA || UNKNOWN ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SPI_CS|SPI_CS]] ||align="right"|0x7e204000 ||align="center"| RW ||align="right"| 21 ||align="right"| 0x001f07ff ||align="right"| 0000000000 ||
|-
| [[#SPI_FIFO|SPI_FIFO]] ||align="right"|0x7e204004 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#SPI_CLK|SPI_CLK]] ||align="right"|0x7e204008 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SPI_DLEN|SPI_DLEN]] ||align="right"|0x7e20400c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SPI_LTOH|SPI_LTOH]] ||align="right"|0x7e204010 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0x00000001 ||
|}
== Register details ==
=== SPI_CS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SPI_CS_CPHA || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| SPI_CS_CPOL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| SPI_CS_CLEAR || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SPI_CS_CSPOL || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| SPI_CS_TA || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| SPI_CS_DMAEN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| SPI_CS_INTD || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| SPI_CS_INTR || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| SPI_CS_DONE || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| SPI_CS_RXD || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| SPI_CS_TXD || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| SPI_CS_RXR || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| SPI_CS_RXF || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|}
=== SPI_FIFO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SPI_FIFO_DATA || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|}
=== SPI_CLK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SPI_CLK_CDIV || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|}
=== SPI_DLEN ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SPI_DLEN_LEN || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|}
=== SPI_LTOH ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SPI_LTOH_TOH || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x1 ||
|}
= ST =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e003000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| ST_CS ||align="right"|0x7e003000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| ST_CLO ||align="right"|0x7e003004 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| ST_CHI ||align="right"|0x7e003008 ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| ST_C0 ||align="right"|0x7e00300c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| ST_C1 ||align="right"|0x7e003010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| ST_C2 ||align="right"|0x7e003014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|-
| ST_C3 ||align="right"|0x7e003018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"| 0000000000 ||
|}
== Register details ==
= SYSAC =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e009000 ||
|-
| id || 0x4152424d ||
|}
== unknown defined macro ==
{|class="wikitable"
!define !! type !! description
|-
| SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT_RESET0x0 ||  ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#SYSAC_HOST_PRIORITY|SYSAC_HOST_PRIORITY]] ||align="right"|0x7e009000 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SYSAC_DBG_PRIORITY|SYSAC_DBG_PRIORITY]] ||align="right"|0x7e009004 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SYSAC_HVSM_PRIORITY|SYSAC_HVSM_PRIORITY]] ||align="right"|0x7e009008 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_V3D_PRIORITY|SYSAC_V3D_PRIORITY]] ||align="right"|0x7e00900c ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SYSAC_H264_PRIORITY|SYSAC_H264_PRIORITY]] ||align="right"|0x7e009010 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SYSAC_JPEG_PRIORITY|SYSAC_JPEG_PRIORITY]] ||align="right"|0x7e009014 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_TRANS_PRIORITY|SYSAC_TRANS_PRIORITY]] ||align="right"|0x7e009018 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_ISP_PRIORITY|SYSAC_ISP_PRIORITY]] ||align="right"|0x7e00901c ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SYSAC_USB_PRIORITY|SYSAC_USB_PRIORITY]] ||align="right"|0x7e009020 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SYSAC_L2_ARBITER_CONTROL|SYSAC_L2_ARBITER_CONTROL]] ||align="right"|0x7e009040 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_UC_ARBITER_CONTROL|SYSAC_UC_ARBITER_CONTROL]] ||align="right"|0x7e009044 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_SRC_ARBITER_CONTROL|SYSAC_SRC_ARBITER_CONTROL]] ||align="right"|0x7e009048 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_PERI_ARBITER_CONTROL|SYSAC_PERI_ARBITER_CONTROL]] ||align="right"|0x7e00904c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_UC|SYSAC_DMA_ARBITER_CONTROL_UC]] ||align="right"|0x7e009050 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_L2|SYSAC_DMA_ARBITER_CONTROL_L2]] ||align="right"|0x7e009054 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_PER|SYSAC_DMA_ARBITER_CONTROL_PER]] ||align="right"|0x7e009058 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_DMA_ARBITER_CONTROL_LITE|SYSAC_DMA_ARBITER_CONTROL_LITE]] ||align="right"|0x7e00905c ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#SYSAC_DUMMY_STATUS|SYSAC_DUMMY_STATUS]] ||align="right"|0x7e009060 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"| 0000000000 ||
|-
| [[#SYSAC_DMA_DREQ_CONTROL|SYSAC_DMA_DREQ_CONTROL]] ||align="right"|0x7e009064 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"| 0000000000 ||
|-
| [[#SYSAC_V3D_LIMITER|SYSAC_V3D_LIMITER]] ||align="right"|0x7e009068 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|}
== Register details ==
=== SYSAC_HOST_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_HOST_PRIORITY_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|}
=== SYSAC_DBG_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_DBG_PRIORITY_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|}
=== SYSAC_HVSM_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_HVSM_PRIORITY_N_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| SYSAC_HVSM_PRIORITY_P_PRIORITY || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|}
=== SYSAC_V3D_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_V3D_PRIORITY_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|}
=== SYSAC_H264_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_H264_PRIORITY_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|}
=== SYSAC_JPEG_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_JPEG_PRIORITY_N_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| SYSAC_JPEG_PRIORITY_P_PRIORITY || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|}
=== SYSAC_TRANS_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_TRANS_PRIORITY_N_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| SYSAC_TRANS_PRIORITY_P_PRIORITY || 4 || 7 || 0x000000f0 || 0xffffff0f || 0x0 ||
|}
=== SYSAC_ISP_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_ISP_PRIORITY_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|}
=== SYSAC_USB_PRIORITY ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_USB_PRIORITY_PRIORITY || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|}
=== SYSAC_L2_ARBITER_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_L2_ARBITER_CONTROL_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_L2_ARBITER_CONTROL_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_L2_ARBITER_CONTROL_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_L2_ARBITER_CONTROL_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SYSAC_L2_ARBITER_CONTROL_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== SYSAC_UC_ARBITER_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_UC_ARBITER_CONTROL_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_UC_ARBITER_CONTROL_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_UC_ARBITER_CONTROL_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_UC_ARBITER_CONTROL_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SYSAC_UC_ARBITER_CONTROL_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== SYSAC_SRC_ARBITER_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_SRC_ARBITER_CONTROL_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_SRC_ARBITER_CONTROL_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_SRC_ARBITER_CONTROL_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_SRC_ARBITER_CONTROL_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SYSAC_SRC_ARBITER_CONTROL_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== SYSAC_PERI_ARBITER_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_PERI_ARBITER_CONTROL_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_PERI_ARBITER_CONTROL_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_PERI_ARBITER_CONTROL_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_PERI_ARBITER_CONTROL_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SYSAC_PERI_ARBITER_CONTROL_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== SYSAC_DMA_ARBITER_CONTROL_UC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_DMA_ARBITER_CONTROL_UC_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_UC_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_UC_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_UC_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_UC_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== SYSAC_DMA_ARBITER_CONTROL_L2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_DMA_ARBITER_CONTROL_L2_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_L2_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_L2_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_L2_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|}
=== SYSAC_DMA_ARBITER_CONTROL_PER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_DMA_ARBITER_CONTROL_PER_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_PER_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_PER_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_PER_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_PER_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== SYSAC_DMA_ARBITER_CONTROL_LITE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_DMA_ARBITER_CONTROL_LITE_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_LITE_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_LITE_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_LITE_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== SYSAC_DUMMY_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_DUMMY_STATUS_IDLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|}
=== SYSAC_DMA_DREQ_CONTROL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_DMA_DREQ_CONTROL_SMI_DISABLE || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| SYSAC_DMA_DREQ_CONTROL_DMA_DBG_PAUSE_OR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
=== SYSAC_V3D_LIMITER ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| SYSAC_V3D_LIMITER_INCREMENT || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SYSAC_V3D_LIMITER_ENABLE || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SYSAC_V3D_LIMITER_HOLDOFF || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| SYSAC_V3D_LIMITER_SPARE || 1 || 3 || 0x0000000e || 0xfffffff1 || 0x0 ||
|-
| SYSAC_V3D_LIMITER_MAX_PRIORITY || 3 || 7 || 0x000000f8 || 0xffffff07 || 0x0 ||
|}
= TB =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e20b000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#TB_TASK|TB_TASK]] ||align="right"|0x7e20b000 ||align="center"| RW ||align="right"| 17 ||align="right"| 0x0001ffff ||align="right"|  ||
|-
| TB_ADDR ||align="right"|0x7e20b000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_TASK_PARAM1 ||align="right"|0x7e20b004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_TASK_PARAM2 ||align="right"|0x7e20b008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_TASK_PARAM3 ||align="right"|0x7e20b00c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_TASK_STATUS ||align="right"|0x7e20b080 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_TASK_RXDATA1 ||align="right"|0x7e20b084 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_TASK_RXDATA2 ||align="right"|0x7e20b088 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_TASK_TXTCLR ||align="right"|0x7e20b0f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_HDMI ||align="right"|0x7e20b100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_PCM ||align="right"|0x7e20b200 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_HOST ||align="right"|0x7e20b300 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#TB_PRINTER_CTRL|TB_PRINTER_CTRL]] ||align="right"|0x7e20b400 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000fff3 ||align="right"|  ||
|-
| TB_PRINTER_DATA ||align="right"|0x7e20b404 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_BOOT_ADDR ||align="right"|0x7e20b500 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#TB_BOOT_OPT|TB_BOOT_OPT]] ||align="right"|0x7e20b504 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x800007ff ||align="right"|  ||
|-
| [[#TB_BOOT_SECURE_MODE|TB_BOOT_SECURE_MODE]] ||align="right"|0x7e20b508 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"|  ||
|-
| [[#TB_BOOT_STATUS|TB_BOOT_STATUS]] ||align="right"|0x7e20b50c ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"|  ||
|-
| [[#TB_JTB_CONFIG|TB_JTB_CONFIG]] ||align="right"|0x7e20b800 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xbfffffff ||align="right"|  ||
|-
| TB_JTB_TMS ||align="right"|0x7e20b804 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_JTB_TDI ||align="right"|0x7e20b808 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_JTB_TDO ||align="right"|0x7e20b80c ||align="center"| RO ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TB_JTB_BITCNT ||align="right"|0x7e20b810 ||align="center"| RW ||align="right"| 6 ||align="right"| 0x0000003f ||align="right"|  ||
|-
| TB_JTB_PORTEN ||align="right"|0x7e20b814 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"|  ||
|}
== Register details ==
=== TB_TASK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TB_TASK_NUM || 0 || 15 || 0x0000ffff || 0xffff0000 ||  ||
|-
| TB_TASK_TEXT_FLAG || 16 || 16 || 0x00010000 || 0xfffeffff ||  ||
|}
=== TB_PRINTER_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TB_PRINTER_CTRL_OFFSET || 0 || 1 || 0x00000003 || 0xfffffffc ||  ||
|-
| TB_PRINTER_CTRL_TASKNO || 4 || 15 || 0x0000fff0 || 0xffff000f ||  ||
|}
=== TB_BOOT_OPT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TB_BOOT_OPT_FAST_OPT || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| TB_BOOT_OPT_EIGHT_BANK || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| TB_BOOT_OPT_FPGA || 2 || 2 || 0x00000004 || 0xfffffffb ||  ||
|-
| TB_BOOT_OPT_TCL_SIM || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| TB_BOOT_OPT_ELPIDA || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| TB_BOOT_OPT_SDC_BEHAV_PHY || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| TB_BOOT_OPT_NO_PRINT || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| TB_BOOT_OPT_BOOT_HALT || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| TB_BOOT_OPT_BANK_MODE || 8 || 9 || 0x00000300 || 0xfffffcff ||  ||
|-
| TB_BOOT_OPT_DONT_SET_VPU_CLK || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| TB_BOOT_OPT_TB_PRESENT || 31 || 31 || 0x80000000 || 0x7fffffff ||  ||
|}
=== TB_BOOT_SECURE_MODE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TB_BOOT_SECURE_MODE_JTAG_SECURE || 0 || 1 || 0x00000003 || 0xfffffffc ||  ||
|}
=== TB_BOOT_STATUS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TB_BOOT_STATUS_CPRMAN_PROGRAMMED || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|}
=== TB_JTB_CONFIG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TB_JTB_CONFIG_SBITS || 0 || 4 || 0x0000001f || 0xffffffe0 ||  ||
|-
| TB_JTB_CONFIG_OUT_MS || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| TB_JTB_CONFIG_INV_CLK || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| TB_JTB_CONFIG_TMS_RISE || 8 || 8 || 0x00000100 || 0xfffffeff ||  ||
|-
| TB_JTB_CONFIG_TDI_RISE || 9 || 9 || 0x00000200 || 0xfffffdff ||  ||
|-
| TB_JTB_CONFIG_TDO_RISE || 10 || 10 || 0x00000400 || 0xfffffbff ||  ||
|-
| TB_JTB_CONFIG_ENABLE || 11 || 11 || 0x00000800 || 0xfffff7ff ||  ||
|-
| TB_JTB_CONFIG_D_HOLD || 12 || 13 || 0x00003000 || 0xffffcfff ||  ||
|-
| TB_JTB_CONFIG_TRSTN || 14 || 14 || 0x00004000 || 0xffffbfff ||  ||
|-
| TB_JTB_CONFIG_SPEED || 16 || 23 || 0x00ff0000 || 0xff00ffff ||  ||
|-
| TB_JTB_CONFIG_BITCNT || 23 || 29 || 0x3f800000 || 0xc07fffff ||  ||
|-
| TB_JTB_CONFIG_BUSY || 31 || 31 || 0x80000000 || 0x7fffffff ||  ||
|}
= TE =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e20e000 ||
|-
| id || 0x00746563 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| TE_0C ||align="right"|0x7e20e000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_0VSWIDTH ||align="right"|0x7e20e004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_0TIMER ||align="right"|0x7e20e008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_1C ||align="right"|0x7e20e00c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_1VSWIDTH ||align="right"|0x7e20e010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_1TIMER ||align="right"|0x7e20e014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_2C ||align="right"|0x7e20e018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_2VSWIDTH ||align="right"|0x7e20e01c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| TE_2TIMER ||align="right"|0x7e20e020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= TS =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e212000 ||
|-
| id || 0x7473656e ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#TS_TSENSCTL|TS_TSENSCTL]] ||align="right"|0x7e212000 ||align="center"| RW ||align="right"| 27 ||align="right"| 0x07ffffff ||align="right"| 0000000000 ||
|-
| [[#TS_TSENSSTAT|TS_TSENSSTAT]] ||align="right"|0x7e212004 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"| 0000000000 ||
|}
== Register details ==
=== TS_TSENSCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TS_TSENSCTL_PRWDW || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| TS_TSENSCTL_RSTB || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| TS_TSENSCTL_CTRL || 2 || 4 || 0x0000001c || 0xffffffe3 || 0x0 ||
|-
| TS_TSENSCTL_EN_INT || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| TS_TSENSCTL_DIRECT || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| TS_TSENSCTL_CLR_INT || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| TS_TSENSCTL_THOLD || 8 || 17 || 0x0003ff00 || 0xfffc00ff || 0x0 ||
|-
| TS_TSENSCTL_RSTDELAY || 18 || 25 || 0x03fc0000 || 0xfc03ffff || 0x0 ||
|-
| TS_TSENSCTL_REGULEN || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|}
=== TS_TSENSSTAT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TS_TSENSSTAT_DATA || 0 || 9 || 0x000003ff || 0xfffffc00 || 0x0 ||
|-
| TS_TSENSSTAT_VALID || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| TS_TSENSSTAT_INTERUPT || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|}
= TXP =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e004000 ||
|-
| id || 0x20763374 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| TXP_DST_PTR ||align="right"|0x7e004000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffffffe ||align="right"|  ||
|-
| TXP_DST_PITCH ||align="right"|0x7e004004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xfffffff0 ||align="right"|  ||
|-
| [[#TXP_DIM|TXP_DIM]] ||align="right"|0x7e004008 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fff0fff ||align="right"|  ||
|-
| [[#TXP_CTRL|TXP_CTRL]] ||align="right"|0x7e00400c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#TXP_PROGRESS|TXP_PROGRESS]] ||align="right"|0x7e004010 ||align="center"| RO ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"|  ||
|-
| [[#TXP_XTRA|TXP_XTRA]] ||align="right"|0x7e004018 ||align="center"| RW ||align="right"| 1 ||align="right"| 0x00000001 ||align="right"|  ||
|}
== Register details ==
=== TXP_DIM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TXP_DIM_WIDTH || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|-
| TXP_DIM_HEIGHT || 16 || 27 || 0x0fff0000 || 0xf000ffff || 0x0 ||
|}
=== TXP_CTRL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TXP_CTRL_GO || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|-
| TXP_CTRL_BUSY || 1 || 1 || 0x00000002 || 0xfffffffd ||  ||
|-
| TXP_CTRL_EI || 2 || 2 || 0x00000004 || 0xfffffffb ||  ||
|-
| TXP_CTRL_FIELD || 3 || 3 || 0x00000008 || 0xfffffff7 ||  ||
|-
| TXP_CTRL_TEST_MODE || 4 || 4 || 0x00000010 || 0xffffffef ||  ||
|-
| TXP_CTRL_TFORMAT || 5 || 5 || 0x00000020 || 0xffffffdf ||  ||
|-
| TXP_CTRL_TRANSPOSE || 6 || 6 || 0x00000040 || 0xffffffbf ||  ||
|-
| TXP_CTRL_LINEAR_UTILE || 7 || 7 || 0x00000080 || 0xffffff7f ||  ||
|-
| TXP_CTRL_FORMAT || 8 || 11 || 0x00000f00 || 0xfffff0ff ||  ||
|-
| TXP_CTRL_ALPHA_INVERT || 12 || 12 || 0x00001000 || 0xffffefff ||  ||
|-
| TXP_CTRL_DITHER || 13 || 13 || 0x00002000 || 0xffffdfff ||  ||
|-
| TXP_CTRL_ABORT || 14 || 14 || 0x00004000 || 0xffffbfff ||  ||
|-
| TXP_CTRL_VSTART_AT_EOF || 15 || 15 || 0x00008000 || 0xffff7fff ||  ||
|-
| TXP_CTRL_BWE || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0xf ||
|-
| TXP_CTRL_ALPHA_ENABLE || 20 || 20 || 0x00100000 || 0xffefffff ||  ||
|-
| TXP_CTRL_POWERDOWN || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| TXP_CTRL_VERSION || 22 || 23 || 0x00c00000 || 0xff3fffff || 0x1 ||
|-
| TXP_CTRL_PILOT || 24 || 31 || 0xff000000 || 0x00ffffff || 0x54 ||
|}
=== TXP_PROGRESS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TXP_PROGRESS_LINES || 0 || 11 || 0x00000fff || 0xfffff000 ||  ||
|}
=== TXP_XTRA ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| TXP_XTRA_NOSTBY || 0 || 0 || 0x00000001 || 0xfffffffe ||  ||
|}
= USB =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e980000 ||
|-
| id || 0x75736230 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#USB_GOTGCTL|USB_GOTGCTL]] ||align="right"|0x7e980000 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000f0f03 ||align="right"|  ||
|-
| [[#USB_GOTGINT|USB_GOTGINT]] ||align="right"|0x7e980004 ||align="center"| RW ||align="right"| 20 ||align="right"| 0x000e0304 ||align="right"|  ||
|-
| [[#USB_GAHBCFG|USB_GAHBCFG]] ||align="right"|0x7e980008 ||align="center"| RW ||align="right"| 9 ||align="right"| 0x000001bf ||align="right"|  ||
|-
| [[#USB_GUSBCFG|USB_GUSBCFG]] ||align="right"|0x7e98000c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xe3ffbfff ||align="right"|  ||
|-
| [[#USB_GRSTCTL|USB_GRSTCTL]] ||align="right"|0x7e980010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xc00007ff ||align="right"|  ||
|-
| USB_GINTSTS ||align="right"|0x7e980014 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_GINTMSK|USB_GINTMSK]] ||align="right"|0x7e980018 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xf77effff ||align="right"|  ||
|-
| USB_GRXSTSR ||align="right"|0x7e98001c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_GRXSTSP|USB_GRXSTSP]] ||align="right"|0x7e980020 ||align="center"| RW ||align="right"| 25 ||align="right"| 0x01ffffff ||align="right"|  ||
|-
| [[#USB_GRXFSIZ|USB_GRXFSIZ]] ||align="right"|0x7e980024 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#USB_GNPTXFSIZ|USB_GNPTXFSIZ]] ||align="right"|0x7e980028 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_GNPTXSTS|USB_GNPTXSTS]] ||align="right"|0x7e98002c ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7fffffff ||align="right"|  ||
|-
| [[#USB_GI2CCTL|USB_GI2CCTL]] ||align="right"|0x7e980030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xdfffffff ||align="right"|  ||
|-
| [[#USB_GPVNDCTL|USB_GPVNDCTL]] ||align="right"|0x7e980034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x8e7f3fff ||align="right"|  ||
|-
| [[#USB_GGPIO|USB_GGPIO]] ||align="right"|0x7e980038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_GUID ||align="right"|0x7e98003c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_GSNPSID ||align="right"|0x7e980040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_GHWCFG1 ||align="right"|0x7e980044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_GHWCFG2|USB_GHWCFG2]] ||align="right"|0x7e980048 ||align="center"| RW ||align="right"| 31 ||align="right"| 0x7fcfffff ||align="right"|  ||
|-
| [[#USB_GHWCFG3|USB_GHWCFG3]] ||align="right"|0x7e98004c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffff0fff ||align="right"|  ||
|-
| [[#USB_GHWCFG4|USB_GHWCFG4]] ||align="right"|0x7e980050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffc03f ||align="right"|  ||
|-
| USB_GLPMCFG ||align="right"|0x7e980054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_GAXIDEV ||align="right"|0x7e980054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_GMDIOCSR ||align="right"|0x7e980080 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| USB_GMDIOGEN ||align="right"|0x7e980084 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_GVBUSDRV ||align="right"|0x7e980088 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| USB_HPTXFSIZ ||align="right"|0x7e980100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DIEPTXF1|USB_DIEPTXF1]] ||align="right"|0x7e980104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ1 ||align="right"|0x7e980104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ2 ||align="right"|0x7e980108 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF2 ||align="right"|0x7e980108 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF3 ||align="right"|0x7e98010c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ3 ||align="right"|0x7e98010c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF4 ||align="right"|0x7e980110 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ4 ||align="right"|0x7e980110 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ5 ||align="right"|0x7e980114 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF5 ||align="right"|0x7e980114 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF6 ||align="right"|0x7e980118 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ6 ||align="right"|0x7e980118 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF7 ||align="right"|0x7e98011c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ7 ||align="right"|0x7e98011c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF8 ||align="right"|0x7e980120 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ8 ||align="right"|0x7e980120 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF9 ||align="right"|0x7e980124 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ9 ||align="right"|0x7e980124 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ10 ||align="right"|0x7e980128 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF10 ||align="right"|0x7e980128 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF11 ||align="right"|0x7e98012c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ11 ||align="right"|0x7e98012c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF12 ||align="right"|0x7e980130 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ12 ||align="right"|0x7e980130 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ13 ||align="right"|0x7e980134 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF13 ||align="right"|0x7e980134 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ14 ||align="right"|0x7e980138 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF14 ||align="right"|0x7e980138 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTXF15 ||align="right"|0x7e98013c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DPTXFSIZ15 ||align="right"|0x7e98013c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_HCFG|USB_HCFG]] ||align="right"|0x7e980400 ||align="center"| RW ||align="right"| 3 ||align="right"| 0x00000007 ||align="right"|  ||
|-
| [[#USB_HFIR|USB_HFIR]] ||align="right"|0x7e980404 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#USB_HFNUM|USB_HFNUM]] ||align="right"|0x7e980408 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_HPTXSTS|USB_HPTXSTS]] ||align="right"|0x7e980410 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HAINT ||align="right"|0x7e980414 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HAINTMSK ||align="right"|0x7e980418 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_HPRT|USB_HPRT]] ||align="right"|0x7e980440 ||align="center"| RW ||align="right"| 19 ||align="right"| 0x0007fdff ||align="right"|  ||
|-
| [[#USB_HCCHAR0|USB_HCCHAR0]] ||align="right"|0x7e980500 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_HCSPLT0|USB_HCSPLT0]] ||align="right"|0x7e980504 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_HCINT0|USB_HCINT0]] ||align="right"|0x7e980508 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK0 ||align="right"|0x7e98050c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_HCTSIZ0|USB_HCTSIZ0]] ||align="right"|0x7e980510 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA0 ||align="right"|0x7e980514 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCCHAR1 ||align="right"|0x7e980520 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCSPLT1 ||align="right"|0x7e980524 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINT1 ||align="right"|0x7e980528 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK1 ||align="right"|0x7e98052c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCTSIZ1 ||align="right"|0x7e980530 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA1 ||align="right"|0x7e980534 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCCHAR2 ||align="right"|0x7e980540 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCSPLT2 ||align="right"|0x7e980544 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINT2 ||align="right"|0x7e980548 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK2 ||align="right"|0x7e98054c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCTSIZ2 ||align="right"|0x7e980550 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA2 ||align="right"|0x7e980554 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCCHAR3 ||align="right"|0x7e980560 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCSPLT3 ||align="right"|0x7e980564 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINT3 ||align="right"|0x7e980568 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK3 ||align="right"|0x7e98056c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCTSIZ3 ||align="right"|0x7e980570 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA3 ||align="right"|0x7e980574 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCCHAR4 ||align="right"|0x7e980580 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCSPLT4 ||align="right"|0x7e980584 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINT4 ||align="right"|0x7e980588 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK4 ||align="right"|0x7e98058c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCTSIZ4 ||align="right"|0x7e980590 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA4 ||align="right"|0x7e980594 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCCHAR5 ||align="right"|0x7e9805a0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCSPLT5 ||align="right"|0x7e9805a4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINT5 ||align="right"|0x7e9805a8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK5 ||align="right"|0x7e9805ac ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCTSIZ5 ||align="right"|0x7e9805b0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA5 ||align="right"|0x7e9805b4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCCHAR6 ||align="right"|0x7e9805c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCSPLT6 ||align="right"|0x7e9805c4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINT6 ||align="right"|0x7e9805c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK6 ||align="right"|0x7e9805cc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCTSIZ6 ||align="right"|0x7e9805d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA6 ||align="right"|0x7e9805d4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCCHAR7 ||align="right"|0x7e9805e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCSPLT7 ||align="right"|0x7e9805e4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINT7 ||align="right"|0x7e9805e8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCINTMSK7 ||align="right"|0x7e9805ec ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCTSIZ7 ||align="right"|0x7e9805f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_HCDMA7 ||align="right"|0x7e9805f4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DCFG|USB_DCFG]] ||align="right"|0x7e980800 ||align="center"| RW ||align="right"| 26 ||align="right"| 0x03fc1ff7 ||align="right"|  ||
|-
| [[#USB_DCTL|USB_DCTL]] ||align="right"|0x7e980804 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000efff ||align="right"|  ||
|-
| [[#USB_DSTS|USB_DSTS]] ||align="right"|0x7e980808 ||align="center"| RW ||align="right"| 22 ||align="right"| 0x003fff0f ||align="right"|  ||
|-
| USB_DIEPMSK ||align="right"|0x7e980810 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPMSK ||align="right"|0x7e980814 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DAINT|USB_DAINT]] ||align="right"|0x7e980818 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DAINTMSK ||align="right"|0x7e98081c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTKNQR1 ||align="right"|0x7e980820 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTKNQR2 ||align="right"|0x7e980824 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DVBUSDIS ||align="right"|0x7e980828 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| [[#USB_DVBUSPULSE|USB_DVBUSPULSE]] ||align="right"|0x7e98082c ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"|  ||
|-
| USB_DTKNQR3 ||align="right"|0x7e980830 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DTHRCTL|USB_DTHRCTL]] ||align="right"|0x7e980830 ||align="center"| RW ||align="right"| 28 ||align="right"| 0x0fff0fff ||align="right"|  ||
|-
| [[#USB_DIEPEMPMSK|USB_DIEPEMPMSK]] ||align="right"|0x7e980834 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| USB_DTKNQR4 ||align="right"|0x7e980834 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DIEPCTL0|USB_DIEPCTL0]] ||align="right"|0x7e980900 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DIEPINT0|USB_DIEPINT0]] ||align="right"|0x7e980908 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DIEPTSIZ0|USB_DIEPTSIZ0]] ||align="right"|0x7e980910 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA0 ||align="right"|0x7e980914 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DTXFSTS0|USB_DTXFSTS0]] ||align="right"|0x7e980918 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB0 ||align="right"|0x7e980918 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL1 ||align="right"|0x7e980920 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT1 ||align="right"|0x7e980928 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ1 ||align="right"|0x7e980930 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA1 ||align="right"|0x7e980934 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS1 ||align="right"|0x7e980938 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB1 ||align="right"|0x7e980938 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL2 ||align="right"|0x7e980940 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT2 ||align="right"|0x7e980948 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ2 ||align="right"|0x7e980950 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA2 ||align="right"|0x7e980954 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB2 ||align="right"|0x7e980958 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS2 ||align="right"|0x7e980958 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL3 ||align="right"|0x7e980960 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT3 ||align="right"|0x7e980968 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ3 ||align="right"|0x7e980970 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA3 ||align="right"|0x7e980974 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS3 ||align="right"|0x7e980978 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB3 ||align="right"|0x7e980978 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL4 ||align="right"|0x7e980980 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT4 ||align="right"|0x7e980988 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ4 ||align="right"|0x7e980990 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA4 ||align="right"|0x7e980994 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS4 ||align="right"|0x7e980998 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB4 ||align="right"|0x7e980998 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL5 ||align="right"|0x7e9809a0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT5 ||align="right"|0x7e9809a8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ5 ||align="right"|0x7e9809b0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA5 ||align="right"|0x7e9809b4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB5 ||align="right"|0x7e9809b8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS5 ||align="right"|0x7e9809b8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL6 ||align="right"|0x7e9809c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT6 ||align="right"|0x7e9809c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ6 ||align="right"|0x7e9809d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA6 ||align="right"|0x7e9809d4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB6 ||align="right"|0x7e9809d8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS6 ||align="right"|0x7e9809d8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL7 ||align="right"|0x7e9809e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT7 ||align="right"|0x7e9809e8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ7 ||align="right"|0x7e9809f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA7 ||align="right"|0x7e9809f4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS7 ||align="right"|0x7e9809f8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB7 ||align="right"|0x7e9809f8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL8 ||align="right"|0x7e980a00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT8 ||align="right"|0x7e980a08 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ8 ||align="right"|0x7e980a10 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA8 ||align="right"|0x7e980a14 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS8 ||align="right"|0x7e980a18 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB8 ||align="right"|0x7e980a18 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL9 ||align="right"|0x7e980a20 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT9 ||align="right"|0x7e980a28 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ9 ||align="right"|0x7e980a30 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA9 ||align="right"|0x7e980a34 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB9 ||align="right"|0x7e980a38 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS9 ||align="right"|0x7e980a38 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL10 ||align="right"|0x7e980a40 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT10 ||align="right"|0x7e980a48 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ10 ||align="right"|0x7e980a50 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA10 ||align="right"|0x7e980a54 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB10 ||align="right"|0x7e980a58 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS10 ||align="right"|0x7e980a58 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL11 ||align="right"|0x7e980a60 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT11 ||align="right"|0x7e980a68 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ11 ||align="right"|0x7e980a70 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA11 ||align="right"|0x7e980a74 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB11 ||align="right"|0x7e980a78 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS11 ||align="right"|0x7e980a78 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL12 ||align="right"|0x7e980a80 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT12 ||align="right"|0x7e980a88 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ12 ||align="right"|0x7e980a90 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA12 ||align="right"|0x7e980a94 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB12 ||align="right"|0x7e980a98 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS12 ||align="right"|0x7e980a98 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL13 ||align="right"|0x7e980aa0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT13 ||align="right"|0x7e980aa8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ13 ||align="right"|0x7e980ab0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA13 ||align="right"|0x7e980ab4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS13 ||align="right"|0x7e980ab8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB13 ||align="right"|0x7e980ab8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL14 ||align="right"|0x7e980ac0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT14 ||align="right"|0x7e980ac8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ14 ||align="right"|0x7e980ad0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA14 ||align="right"|0x7e980ad4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB14 ||align="right"|0x7e980ad8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS14 ||align="right"|0x7e980ad8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPCTL15 ||align="right"|0x7e980ae0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPINT15 ||align="right"|0x7e980ae8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPTSIZ15 ||align="right"|0x7e980af0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMA15 ||align="right"|0x7e980af4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DIEPDMAB15 ||align="right"|0x7e980af8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DTXFSTS15 ||align="right"|0x7e980af8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DOEPCTL0|USB_DOEPCTL0]] ||align="right"|0x7e980b00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DOEPINT0|USB_DOEPINT0]] ||align="right"|0x7e980b08 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_DOEPTSIZ0|USB_DOEPTSIZ0]] ||align="right"|0x7e980b10 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA0 ||align="right"|0x7e980b14 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB4 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB2 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB1 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB7 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB3 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB15 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB11 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB0 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB14 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB8 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB10 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB13 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB5 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB6 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB9 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMAB12 ||align="right"|0x7e980b1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL1 ||align="right"|0x7e980b20 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT1 ||align="right"|0x7e980b28 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ1 ||align="right"|0x7e980b30 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA1 ||align="right"|0x7e980b34 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL2 ||align="right"|0x7e980b40 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT2 ||align="right"|0x7e980b48 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ2 ||align="right"|0x7e980b50 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA2 ||align="right"|0x7e980b54 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL3 ||align="right"|0x7e980b60 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT3 ||align="right"|0x7e980b68 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ3 ||align="right"|0x7e980b70 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA3 ||align="right"|0x7e980b74 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL4 ||align="right"|0x7e980b80 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT4 ||align="right"|0x7e980b88 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ4 ||align="right"|0x7e980b90 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA4 ||align="right"|0x7e980b94 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL5 ||align="right"|0x7e980ba0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT5 ||align="right"|0x7e980ba8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ5 ||align="right"|0x7e980bb0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA5 ||align="right"|0x7e980bb4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL6 ||align="right"|0x7e980bc0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT6 ||align="right"|0x7e980bc8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ6 ||align="right"|0x7e980bd0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA6 ||align="right"|0x7e980bd4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL7 ||align="right"|0x7e980be0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT7 ||align="right"|0x7e980be8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ7 ||align="right"|0x7e980bf0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA7 ||align="right"|0x7e980bf4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL8 ||align="right"|0x7e980c00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT8 ||align="right"|0x7e980c08 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ8 ||align="right"|0x7e980c10 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA8 ||align="right"|0x7e980c14 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL9 ||align="right"|0x7e980c20 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT9 ||align="right"|0x7e980c28 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ9 ||align="right"|0x7e980c30 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA9 ||align="right"|0x7e980c34 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL10 ||align="right"|0x7e980c40 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT10 ||align="right"|0x7e980c48 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ10 ||align="right"|0x7e980c50 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA10 ||align="right"|0x7e980c54 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL11 ||align="right"|0x7e980c60 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT11 ||align="right"|0x7e980c68 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ11 ||align="right"|0x7e980c70 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA11 ||align="right"|0x7e980c74 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL12 ||align="right"|0x7e980c80 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT12 ||align="right"|0x7e980c88 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ12 ||align="right"|0x7e980c90 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA12 ||align="right"|0x7e980c94 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL13 ||align="right"|0x7e980ca0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT13 ||align="right"|0x7e980ca8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ13 ||align="right"|0x7e980cb0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA13 ||align="right"|0x7e980cb4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL14 ||align="right"|0x7e980cc0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT14 ||align="right"|0x7e980cc8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ14 ||align="right"|0x7e980cd0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA14 ||align="right"|0x7e980cd4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPCTL15 ||align="right"|0x7e980ce0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPINT15 ||align="right"|0x7e980ce8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPTSIZ15 ||align="right"|0x7e980cf0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DOEPDMA15 ||align="right"|0x7e980cf4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| [[#USB_PCGCR|USB_PCGCR]] ||align="right"|0x7e980e00 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"|  ||
|-
| USB_DFIFO0 ||align="right"|0x7e981000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO1 ||align="right"|0x7e982000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO2 ||align="right"|0x7e983000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO3 ||align="right"|0x7e984000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO4 ||align="right"|0x7e985000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO5 ||align="right"|0x7e986000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO6 ||align="right"|0x7e987000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO7 ||align="right"|0x7e988000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO8 ||align="right"|0x7e989000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO9 ||align="right"|0x7e98a000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO10 ||align="right"|0x7e98b000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO11 ||align="right"|0x7e98c000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO12 ||align="right"|0x7e98d000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO13 ||align="right"|0x7e98e000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO14 ||align="right"|0x7e98f000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| USB_DFIFO15 ||align="right"|0x7e990000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
=== USB_GOTGCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GOTGCTL_SES_REQ_SCS || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_GOTGCTL_SES_REQ || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_GOTGCTL_HST_NEG_SCS || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_GOTGCTL_HNP_REQ || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| USB_GOTGCTL_HST_SET_HNP_EN || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| USB_GOTGCTL_DEV_HNP_EN || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| USB_GOTGCTL_CON_ID_STS || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_GOTGCTL_DBNC_TIME || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| USB_GOTGCTL_A_SES_VLD || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| USB_GOTGCTL_B_SES_VLD || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|}
=== USB_GOTGINT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GOTGINT_SES_END_DET || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_GOTGINT_SES_REQ_SUC_STS_CHG || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_GOTGINT_HST_NEG_SUC_STS_CHG || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| USB_GOTGINT_HST_NEG_DET || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| USB_GOTGINT_A_DEV_TOUT_CHG || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| USB_GOTGINT_DBNCE_DONE || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|}
=== USB_GAHBCFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GAHBCFG_GLBL_INTR_MSK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_GAHBCFG_H_BST_LEN || 1 || 4 || 0x0000001e || 0xffffffe1 || 0x0 ||
|-
| USB_GAHBCFG_DMA_EN || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_GAHBCFG_NP_TXF_EMP_LVL || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_GAHBCFG_P_TXF_EMP_LVL || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|}
=== USB_GUSBCFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GUSBCFG_TOUT_CAL || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| USB_GUSBCFG_PHY_IF || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_GUSBCFG_ULPI_UTMI_SEL || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_GUSBCFG_FS_INTF || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_GUSBCFG_PHY_SEL || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_GUSBCFG_DDR_SEL || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_GUSBCFG_SRP_CAP || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_GUSBCFG_HNP_CAP || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| USB_GUSBCFG_USB_TRD_TIM || 10 || 13 || 0x00003c00 || 0xffffc3ff || 0x0 ||
|-
| USB_GUSBCFG_PHY_LPWR_CLK_SEL || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| USB_GUSBCFG_OTG_I2C_SEL || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_GUSBCFG_ULPI_FS_LS || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| USB_GUSBCFG_ULPI_AUTO_RES || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| USB_GUSBCFG_ULPI_CLK_SUS_M || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| USB_GUSBCFG_ULPI_EXT_VBUS_DRV || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| USB_GUSBCFG_ULPI_EXT_VBUS_IND || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| USB_GUSBCFG_TERM_SEL_DL_PULSE || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| USB_GUSBCFG_IND_COMP || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| USB_GUSBCFG_IND_PASS_THRU || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| USB_GUSBCFG_ULPI_IF_PROT_DIS || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| USB_GUSBCFG_FORCE_HST_MODE || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| USB_GUSBCFG_FORCE_DEV_MODE || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_GUSBCFG_CORRUPT_TX || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_GRSTCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GRSTCTL_C_SFT_RST || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_GRSTCTL_H_SFT_RST || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_GRSTCTL_FRM_CNTR_RST || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_GRSTCTL_INT_TKN_Q_FLSH || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_GRSTCTL_RXF_FLSH || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_GRSTCTL_TXF_FLSH || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_GRSTCTL_TXF_NUM || 6 || 10 || 0x000007c0 || 0xfffff83f || 0x0 ||
|-
| USB_GRSTCTL_DMA_REQ || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_GRSTCTL_AHB_IDLE || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_GINTMSK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GINTMSK_CUR_MOD || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_GINTMSK_MODE_MIS || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_GINTMSK_OTG_INT || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_GINTMSK_SOF || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_GINTMSK_RXF_LVL || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_GINTMSK_NP_TXF_EMP || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_GINTMSK_GIN_N_NAK_EFF || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_GINTMSK_GOUT_NAK_EFF || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_GINTMSK_ULPI_CK_INT || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_GINTMSK_I2C_INT || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| USB_GINTMSK_ERLY_SUSP || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| USB_GINTMSK_USB_SUSP || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| USB_GINTMSK_USB_RST || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| USB_GINTMSK_ENUM_DONE || 13 || 13 || 0x00002000 || 0xffffdfff || 0x0 ||
|-
| USB_GINTMSK_ISO_OUT_DROP || 14 || 14 || 0x00004000 || 0xffffbfff || 0x0 ||
|-
| USB_GINTMSK_EOPF || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| USB_GINTMSK_EP_MIS || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| USB_GINTMSK_IEP_INT || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| USB_GINTMSK_OEP_INT || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| USB_GINTMSK_INCOMPL_ISO_IN || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| USB_GINTMSK_INCOMPL_P || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| USB_GINTMSK_INCOMPL_ISO_OUT || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| USB_GINTMSK_FET_SUSP || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| USB_GINTMSK_PRT_INT || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| USB_GINTMSK_HCH_INT || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| USB_GINTMSK_P_TXF_EMP || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| USB_GINTMSK_CON_ID_STS_CHNG || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| USB_GINTMSK_DISCONN_INT || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| USB_GINTMSK_SESS_REQ_INT || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_GINTMSK_WK_UP_INT || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_GRXSTSP ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GRXSTSP_HST_CH_NUM || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| USB_GRXSTSP_DEV_EP_NUM || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| USB_GRXSTSP_DEV_BCNT || 4 || 14 || 0x00007ff0 || 0xffff800f || 0x0 ||
|-
| USB_GRXSTSP_HST_BCNT || 4 || 14 || 0x00007ff0 || 0xffff800f || 0x0 ||
|-
| USB_GRXSTSP_HST_DPID || 15 || 16 || 0x00018000 || 0xfffe7fff || 0x0 ||
|-
| USB_GRXSTSP_DEV_DPID || 15 || 16 || 0x00018000 || 0xfffe7fff || 0x0 ||
|-
| USB_GRXSTSP_HST_PKT_STS || 17 || 20 || 0x001e0000 || 0xffe1ffff || 0x0 ||
|-
| USB_GRXSTSP_DEV_PKT_STS || 17 || 20 || 0x001e0000 || 0xffe1ffff || 0x0 ||
|-
| USB_GRXSTSP_DEV_FN || 21 || 24 || 0x01e00000 || 0xfe1fffff || 0x0 ||
|}
=== USB_GRXFSIZ ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GRXFSIZ_GRXF_DEP || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|}
=== USB_GNPTXFSIZ ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GNPTXFSIZ_IN_EP_TXF0_ST_ADDR || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_GNPTXFSIZ_NP_TXF_ST_ADDR || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_GNPTXFSIZ_IN_EP_TXF0_DEP || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|-
| USB_GNPTXFSIZ_NP_TXF_DEP || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== USB_GNPTXSTS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GNPTXSTS_TXF_SPC_AVAIL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_GNPTXSTS_TX_Q_SPC_AVAIL || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x0 ||
|-
| USB_GNPTXSTS_TX_Q_TOP || 24 || 30 || 0x7f000000 || 0x80ffffff || 0x0 ||
|}
=== USB_GI2CCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GI2CCTL_RW_DATA || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| USB_GI2CCTL_REG_ADDR || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|-
| USB_GI2CCTL_ADDR || 16 || 22 || 0x007f0000 || 0xff80ffff || 0x0 ||
|-
| USB_GI2CCTL_EN || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| USB_GI2CCTL_SUSP_CTL || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| USB_GI2CCTL_DEV_ADR || 26 || 27 || 0x0c000000 || 0xf3ffffff || 0x0 ||
|-
| USB_GI2CCTL_DAT_SE0 || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| USB_GI2CCTL_RW || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_GI2CCTL_BSY_DNE || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_GPVNDCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GPVNDCTL_REG_DATA || 0 || 7 || 0x000000ff || 0xffffff00 || 0x0 ||
|-
| USB_GPVNDCTL_CTRL_UTMI || 8 || 11 || 0x00000f00 || 0xfffff0ff || 0x0 ||
|-
| USB_GPVNDCTL_CTRL_ULPI || 8 || 13 || 0x00003f00 || 0xffffc0ff || 0x0 ||
|-
| USB_GPVNDCTL_REG_ADDR || 16 || 21 || 0x003f0000 || 0xffc0ffff || 0x0 ||
|-
| USB_GPVNDCTL_REG_WR || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| USB_GPVNDCTL_NEW_REG_REQ || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| USB_GPVNDCTL_STS_BSY || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| USB_GPVNDCTL_STS_DONE || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| USB_GPVNDCTL_DIS_ULPI_DRVR || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_GGPIO ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GGPIO_GPI || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_GGPIO_GPO || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== USB_GHWCFG2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GHWCFG2_MODE || 0 || 2 || 0x00000007 || 0xfffffff8 || 0x0 ||
|-
| USB_GHWCFG2_ARCHITECTURE || 3 || 4 || 0x00000018 || 0xffffffe7 || 0x0 ||
|-
| USB_GHWCFG2_SINGLE_POINT || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_GHWCFG2_HSPHY_INTERFACE || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| USB_GHWCFG2_FSPHY_INTERFACE || 8 || 9 || 0x00000300 || 0xfffffcff || 0x0 ||
|-
| USB_GHWCFG2_NUM_EPS || 13 || 10 || 0x0000000000 || 0xffffffff11 || 0x0 ||
|-
| USB_GHWCFG2_NUM_HOST_CHAN || 17 || 14 || 0x0000000000 || 0xffffffff11 || 0x0 ||
|-
| USB_GHWCFG2_EN_PERIO_HOST || 18 || 18 || 0x00040000 || 0xfffbffff || 0x0 ||
|-
| USB_GHWCFG2_DFIFO_DYNAMIC || 19 || 19 || 0x00080000 || 0xfff7ffff || 0x0 ||
|-
| USB_GHWCFG2_NPERIO_TX_QUEUE_DEPTH || 22 || 23 || 0x00c00000 || 0xff3fffff || 0x0 ||
|-
| USB_GHWCFG2_PERIO_TX_QUEUE_DEPTH || 24 || 25 || 0x03000000 || 0xfcffffff || 0x0 ||
|-
| USB_GHWCFG2_TOKEN_QUEUE_DEPTH || 26 || 30 || 0x7c000000 || 0x83ffffff || 0x0 ||
|}
=== USB_GHWCFG3 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GHWCFG3_TRANS_COUNT_WIDTH || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| USB_GHWCFG3_PACKET_COUNT_WIDTH || 4 || 6 || 0x00000070 || 0xffffff8f || 0x0 ||
|-
| USB_GHWCFG3_MODE || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_GHWCFG3_I2C_INTERFACE || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_GHWCFG3_VENDOR_CTL_INTERFACE || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| USB_GHWCFG3_RM_OPT_FEATURES || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| USB_GHWCFG3_SYNC_RESET_TYPE || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| USB_GHWCFG3_DFIFO_DEPTH || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== USB_GHWCFG4 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_GHWCFG4_NUM_PERIO_EPS || 0 || 3 || 0x0000000f || 0xfffffff0 || 0x0 ||
|-
| USB_GHWCFG4_EN_PWROPT || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_GHWCFG4_MIN_AHB_FREQ_LESSTHAN_60 || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_GHWCFG4_HSPHY_DWIDTH || 14 || 15 || 0x0000c000 || 0xffff3fff || 0x0 ||
|-
| USB_GHWCFG4_NUM_CRL_EPS || 16 || 19 || 0x000f0000 || 0xfff0ffff || 0x0 ||
|-
| USB_GHWCFG4_EN_IDDIG_FILTER || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| USB_GHWCFG4_EN_VBUSVALID_FILTER || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| USB_GHWCFG4_EN_A_VALID_FILTER || 22 || 22 || 0x00400000 || 0xffbfffff || 0x0 ||
|-
| USB_GHWCFG4_EN_B_VALID_FILTER || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| USB_GHWCFG4_EN_SESSIONEND_FILTER || 24 || 24 || 0x01000000 || 0xfeffffff || 0x0 ||
|-
| USB_GHWCFG4_EN_DED_TX_FIFO || 25 || 25 || 0x02000000 || 0xfdffffff || 0x0 ||
|-
| USB_GHWCFG4_NUM_IN_EPS || 26 || 27 || 0x0c000000 || 0xf3ffffff || 0x0 ||
|-
| USB_GHWCFG4_EN_DESC_DMA || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_GHWCFG4_EN_DESC_DMA_DYNAMIC || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_DIEPTXF1 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DIEPTXF1_FIFO_STADDR || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_DIEPTXF1_FIFO_SIZE || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== USB_HCFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HCFG_LS_PHY_CLK_SEL || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| USB_HCFG_LS_SUPP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|}
=== USB_HFIR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HFIR_IN || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|}
=== USB_HFNUM ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HFNUM_NUM || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_HFNUM_REM || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== USB_HPTXSTS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HPTXSTS_HPTXFSPCAVAIL || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_HPTXSTS_HPTXQSPCAVAIL || 16 || 23 || 0x00ff0000 || 0xff00ffff || 0x0 ||
|-
| USB_HPTXSTS_HPTXQTOP || 24 || 31 || 0xff000000 || 0x00ffffff || 0x0 ||
|}
=== USB_HPRT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HPRT_CONN_STS || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_HPRT_CONN_DET || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_HPRT_ENA || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_HPRT_EN_CHNG || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_HPRT_OVR_CURR_ACT || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_HPRT_OVR_CURR_CHNG || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_HPRT_RES || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_HPRT_SUSP || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_HPRT_RST || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_HPRT_LN_STS || 10 || 11 || 0x00000c00 || 0xfffff3ff || 0x0 ||
|-
| USB_HPRT_PWR || 12 || 12 || 0x00001000 || 0xffffefff || 0x0 ||
|-
| USB_HPRT_TST_CTL || 13 || 16 || 0x0001e000 || 0xfffe1fff || 0x0 ||
|-
| USB_HPRT_SPD || 17 || 18 || 0x00060000 || 0xfff9ffff || 0x0 ||
|}
=== USB_HCCHAR0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HCCHAR0_MPS || 0 || 10 || 0x000007ff || 0xfffff800 || 0x0 ||
|-
| USB_HCCHAR0_EP_NUM || 11 || 14 || 0x00007800 || 0xffff87ff || 0x0 ||
|-
| USB_HCCHAR0_EP_DIR || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| USB_HCCHAR0_LSPD_DEV || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| USB_HCCHAR0_EP_TYPE || 18 || 19 || 0x000c0000 || 0xfff3ffff || 0x0 ||
|-
| USB_HCCHAR0_MC_EC || 20 || 21 || 0x00300000 || 0xffcfffff || 0x0 ||
|-
| USB_HCCHAR0_DEV_ADDR || 22 || 28 || 0x1fc00000 || 0xe03fffff || 0x0 ||
|-
| USB_HCCHAR0_ODD_FRM || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| USB_HCCHAR0_CH_DIS || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_HCCHAR0_CH_ENA || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_HCSPLT0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HCSPLT0_PRT_ADDR || 0 || 6 || 0x0000007f || 0xffffff80 || 0x0 ||
|-
| USB_HCSPLT0_HUB_ADDR || 7 || 13 || 0x00003f80 || 0xffffc07f || 0x0 ||
|-
| USB_HCSPLT0_XACT_POS || 14 || 15 || 0x0000c000 || 0xffff3fff || 0x0 ||
|-
| USB_HCSPLT0_COMP_SPLT || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_HCSPLT0_SPLT_ENA || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_HCINT0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HCINT0_XFER_COMPL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_HCINT0_CH_HLTD || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_HCINT0_AHB_ERR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_HCINT0_STALL || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_HCINT0_NAK || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_HCINT0_ACK || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_HCINT0_NYET || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_HCINT0_XACT_ERR || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_HCINT0_BBL_ERR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_HCINT0_FRM_OVRUN || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| USB_HCINT0_DATA_TGL_ERR || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|}
=== USB_HCTSIZ0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_HCTSIZ0_XFER_SIZE || 0 || 18 || 0x0007ffff || 0xfff80000 || 0x0 ||
|-
| USB_HCTSIZ0_PKT_CNT || 19 || 28 || 0x1ff80000 || 0xe007ffff || 0x0 ||
|-
| USB_HCTSIZ0_PID || 29 || 30 || 0x60000000 || 0x9fffffff || 0x0 ||
|-
| USB_HCTSIZ0_DO_PNG || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_DCFG ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DCFG_DEV_SPD || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| USB_DCFG_NZ_STS_OUT_HSHK || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_DCFG_DEV_ADDR || 4 || 10 || 0x000007f0 || 0xfffff80f || 0x0 ||
|-
| USB_DCFG_PER_FR_INT || 11 || 12 || 0x00001800 || 0xffffe7ff || 0x0 ||
|-
| USB_DCFG_EP_MIS_CNT || 18 || 22 || 0x007c0000 || 0xff83ffff || 0x0 ||
|-
| USB_DCFG_DESC_DMA || 23 || 23 || 0x00800000 || 0xff7fffff || 0x0 ||
|-
| USB_DCFG_PER_SCH_INTV || 24 || 25 || 0x03000000 || 0xfcffffff || 0x0 ||
|}
=== USB_DCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DCTL_RMT_WKUP_SIG || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_DCTL_SFT_DISCON || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_DCTL_GNP_IN_NAK_STS || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_DCTL_GOUT_NAK_STS || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_DCTL_TST_CTL || 4 || 6 || 0x00000070 || 0xffffff8f || 0x0 ||
|-
| USB_DCTL_SGNP_IN_NAK || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_DCTL_CGNP_IN_NAK || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_DCTL_SGOUT_NAK || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|-
| USB_DCTL_CGOUT_NAK || 10 || 10 || 0x00000400 || 0xfffffbff || 0x0 ||
|-
| USB_DCTL_PWRON_PRG_DONE || 11 || 11 || 0x00000800 || 0xfffff7ff || 0x0 ||
|-
| USB_DCTL_GMC || 13 || 14 || 0x00006000 || 0xffff9fff || 0x0 ||
|-
| USB_DCTL_IGN_FRM_NUM || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|}
=== USB_DSTS ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DSTS_SUSP_STS || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_DSTS_ENUM_SPD || 1 || 2 || 0x00000006 || 0xfffffff9 || 0x0 ||
|-
| USB_DSTS_ERRTIC_ERR || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_DSTS_SOF_FN || 8 || 21 || 0x003fff00 || 0xffc000ff || 0x0 ||
|}
=== USB_DAINT ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DAINT_IN_EP_INT || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|-
| USB_DAINT_OUT_EP_INT || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== USB_DVBUSPULSE ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DVBUSPULSE_PULSE || 0 || 11 || 0x00000fff || 0xfffff000 || 0x0 ||
|}
=== USB_DTHRCTL ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DTHRCTL_NON_ISO_THR_EN || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_DTHRCTL_ISO_THR_EN || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_DTHRCTL_TX_THR_LEN || 2 || 10 || 0x000007fc || 0xfffff803 || 0x0 ||
|-
| USB_DTHRCTL_RX_THR_EN || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_DTHRCTL_RX_THR_LEN || 17 || 26 || 0x07fe0000 || 0xf801ffff || 0x0 ||
|-
| USB_DTHRCTL_ARB_PRK_EN || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|}
=== USB_DIEPEMPMSK ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DIEPEMPMSK_EP_TXF_EMP_MSK || 0 || 15 || 0x0000ffff || 0xffff0000 || 0x0 ||
|}
=== USB_DIEPCTL0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DIEPCTL0_MPS || 0 || 10 || 0x000007ff || 0xfffff800 || 0x0 ||
|-
| USB_DIEPCTL0_NEXT_EP || 11 || 14 || 0x00007800 || 0xffff87ff || 0x0 ||
|-
| USB_DIEPCTL0_USB_ACT_EP || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| USB_DIEPCTL0_DPID || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_DIEPCTL0_EO_FR_NUM || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_DIEPCTL0_NAK_STS || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| USB_DIEPCTL0_TYPE || 18 || 19 || 0x000c0000 || 0xfff3ffff || 0x0 ||
|-
| USB_DIEPCTL0_SNP || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| USB_DIEPCTL0_STALL || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| USB_DIEPCTL0_TXF_NUM || 22 || 25 || 0x03c00000 || 0xfc3fffff || 0x0 ||
|-
| USB_DIEPCTL0_CNAK || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| USB_DIEPCTL0_SNAK || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| USB_DIEPCTL0_SET_D0_PID || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| USB_DIEPCTL0_SET_EVEN_FR || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| USB_DIEPCTL0_SET_D1_PID || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| USB_DIEPCTL0_SET_ODD_FR || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| USB_DIEPCTL0_DIS || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_DIEPCTL0_ENA || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_DIEPINT0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DIEPINT0_XFER_COMPL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_DIEPINT0_EP_DISBLD || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_DIEPINT0_AHB_ERR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_DIEPINT0_TIMEOUT || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_DIEPINT0_SETUP || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_DIEPINT0_OUT_TKN_EP_DIS || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_DIEPINT0_IN_TKN_TXFEMP || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_DIEPINT0_IN_TKN_EP_MIS || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_DIEPINT0_STS_PHSE_RCVD || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_DIEPINT0_BACK2BACK_SETUP || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_DIEPINT0_IN_EP_NAK_EFF || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_DIEPINT0_TXF_EMPTY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_DIEPINT0_OUT_PKT_ERR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_DIEPINT0_TX_FIFO_UNDRN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_DIEPINT0_BNA || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== USB_DIEPTSIZ0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DIEPTSIZ0_XFERSIZE || 0 || 18 || 0x0007ffff || 0xfff80000 || 0x0 ||
|-
| USB_DIEPTSIZ0_PKT_CNT || 19 || 28 || 0x1ff80000 || 0xe007ffff || 0x0 ||
|-
| USB_DIEPTSIZ0_MC || 29 || 30 || 0x60000000 || 0x9fffffff || 0x0 ||
|-
| USB_DIEPTSIZ0_SUP_CNT || 29 || 30 || 0x60000000 || 0x9fffffff || 0x0 ||
|-
| USB_DIEPTSIZ0_RX_DPID || 29 || 30 || 0x60000000 || 0x9fffffff || 0x0 ||
|}
=== USB_DTXFSTS0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DTXFSTS0_SPC_AVAIL || 16 || 31 || 0xffff0000 || 0x0000ffff || 0x0 ||
|}
=== USB_DOEPCTL0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DOEPCTL0_MPS || 0 || 10 || 0x000007ff || 0xfffff800 || 0x0 ||
|-
| USB_DOEPCTL0_NEXT_EP || 11 || 14 || 0x00007800 || 0xffff87ff || 0x0 ||
|-
| USB_DOEPCTL0_USB_ACT_EP || 15 || 15 || 0x00008000 || 0xffff7fff || 0x0 ||
|-
| USB_DOEPCTL0_DPID || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_DOEPCTL0_EO_FR_NUM || 16 || 16 || 0x00010000 || 0xfffeffff || 0x0 ||
|-
| USB_DOEPCTL0_NAK_STS || 17 || 17 || 0x00020000 || 0xfffdffff || 0x0 ||
|-
| USB_DOEPCTL0_TYPE || 18 || 19 || 0x000c0000 || 0xfff3ffff || 0x0 ||
|-
| USB_DOEPCTL0_SNP || 20 || 20 || 0x00100000 || 0xffefffff || 0x0 ||
|-
| USB_DOEPCTL0_STALL || 21 || 21 || 0x00200000 || 0xffdfffff || 0x0 ||
|-
| USB_DOEPCTL0_TXF_NUM || 22 || 25 || 0x03c00000 || 0xfc3fffff || 0x0 ||
|-
| USB_DOEPCTL0_CNAK || 26 || 26 || 0x04000000 || 0xfbffffff || 0x0 ||
|-
| USB_DOEPCTL0_SNAK || 27 || 27 || 0x08000000 || 0xf7ffffff || 0x0 ||
|-
| USB_DOEPCTL0_SET_D0_PID || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| USB_DOEPCTL0_SET_EVEN_FR || 28 || 28 || 0x10000000 || 0xefffffff || 0x0 ||
|-
| USB_DOEPCTL0_SET_ODD_FR || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| USB_DOEPCTL0_SET_D1_PID || 29 || 29 || 0x20000000 || 0xdfffffff || 0x0 ||
|-
| USB_DOEPCTL0_DIS || 30 || 30 || 0x40000000 || 0xbfffffff || 0x0 ||
|-
| USB_DOEPCTL0_ENA || 31 || 31 || 0x80000000 || 0x7fffffff || 0x0 ||
|}
=== USB_DOEPINT0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DOEPINT0_XFER_COMPL || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_DOEPINT0_EP_DISBLD || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_DOEPINT0_AHB_ERR || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_DOEPINT0_SETUP || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_DOEPINT0_TIMEOUT || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|-
| USB_DOEPINT0_OUT_TKN_EP_DIS || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_DOEPINT0_IN_TKN_TXFEMP || 4 || 4 || 0x00000010 || 0xffffffef || 0x0 ||
|-
| USB_DOEPINT0_STS_PHSE_RCVD || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_DOEPINT0_IN_TKN_EP_MIS || 5 || 5 || 0x00000020 || 0xffffffdf || 0x0 ||
|-
| USB_DOEPINT0_IN_EP_NAK_EFF || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_DOEPINT0_BACK2BACK_SETUP || 6 || 6 || 0x00000040 || 0xffffffbf || 0x0 ||
|-
| USB_DOEPINT0_TXF_EMPTY || 7 || 7 || 0x00000080 || 0xffffff7f || 0x0 ||
|-
| USB_DOEPINT0_OUT_PKT_ERR || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_DOEPINT0_TX_FIFO_UNDRN || 8 || 8 || 0x00000100 || 0xfffffeff || 0x0 ||
|-
| USB_DOEPINT0_BNA || 9 || 9 || 0x00000200 || 0xfffffdff || 0x0 ||
|}
=== USB_DOEPTSIZ0 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_DOEPTSIZ0_XFERSIZE || 0 || 18 || 0x0007ffff || 0xfff80000 || 0x0 ||
|-
| USB_DOEPTSIZ0_PKT_CNT || 19 || 28 || 0x1ff80000 || 0xe007ffff || 0x0 ||
|-
| USB_DOEPTSIZ0_MC || 29 || 30 || 0x60000000 || 0x9fffffff || 0x0 ||
|-
| USB_DOEPTSIZ0_RX_DPID || 29 || 30 || 0x60000000 || 0x9fffffff || 0x0 ||
|-
| USB_DOEPTSIZ0_SUP_CNT || 29 || 30 || 0x60000000 || 0x9fffffff || 0x0 ||
|}
=== USB_PCGCR ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| USB_PCGCR_STOP_PCLK || 0 || 0 || 0x00000001 || 0xfffffffe || 0x0 ||
|-
| USB_PCGCR_GATE_HCLK || 1 || 1 || 0x00000002 || 0xfffffffd || 0x0 ||
|-
| USB_PCGCR_PWR_CLMP || 2 || 2 || 0x00000004 || 0xfffffffb || 0x0 ||
|-
| USB_PCGCR_RST_PDWN_MODULE || 3 || 3 || 0x00000008 || 0xfffffff7 || 0x0 ||
|}
= V3D =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ec00000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| V3D_IDENT0 ||align="right"|0x7ec00000 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_IDENT1 ||align="right"|0x7ec00004 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_IDENT2 ||align="right"|0x7ec00008 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_IDENT3 ||align="right"|0x7ec0000c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_SCRATCH ||align="right"|0x7ec00010 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_L2CACTL ||align="right"|0x7ec00020 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_SLCACTL ||align="right"|0x7ec00024 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_INTCTL ||align="right"|0x7ec00030 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_INTENA ||align="right"|0x7ec00034 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_INTDIS ||align="right"|0x7ec00038 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT0CS ||align="right"|0x7ec00100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT1CS ||align="right"|0x7ec00104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT0EA ||align="right"|0x7ec00108 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT1EA ||align="right"|0x7ec0010c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT0CA ||align="right"|0x7ec00110 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT1CA ||align="right"|0x7ec00114 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT00RA0 ||align="right"|0x7ec00118 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT01RA0 ||align="right"|0x7ec0011c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT0LC ||align="right"|0x7ec00120 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT1LC ||align="right"|0x7ec00124 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT0PC ||align="right"|0x7ec00128 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_CT1PC ||align="right"|0x7ec0012c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCS ||align="right"|0x7ec00130 ||align="center"| RW ||align="right"| 9 ||align="right"| 0x0000013f ||align="right"|  ||
|-
| V3D_BFC ||align="right"|0x7ec00134 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"|  ||
|-
| V3D_RFC ||align="right"|0x7ec00138 ||align="center"| RW ||align="right"| 8 ||align="right"| 0x000000ff ||align="right"|  ||
|-
| V3D_BPCA ||align="right"|0x7ec00300 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_BPCS ||align="right"|0x7ec00304 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_BPOA ||align="right"|0x7ec00308 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_BPOS ||align="right"|0x7ec0030c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_BXCF ||align="right"|0x7ec00310 ||align="center"| RW ||align="right"| 2 ||align="right"| 0x00000003 ||align="right"|  ||
|-
| V3D_SQRSV0 ||align="right"|0x7ec00410 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_SQRSV1 ||align="right"|0x7ec00414 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_SQCNTL ||align="right"|0x7ec00418 ||align="center"| RW ||align="right"| 4 ||align="right"| 0x0000000f ||align="right"|  ||
|-
| V3D_SQCSTAT ||align="right"|0x7ec0041c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_SRQPC ||align="right"|0x7ec00430 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_SRQUA ||align="right"|0x7ec00434 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_SRQUL ||align="right"|0x7ec00438 ||align="center"| RW ||align="right"| 12 ||align="right"| 0x00000fff ||align="right"|  ||
|-
| V3D_SRQCS ||align="right"|0x7ec0043c ||align="center"| RW ||align="right"| 24 ||align="right"| 0x00ffffbf ||align="right"|  ||
|-
| V3D_VPACNTL ||align="right"|0x7ec00500 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_VPMBASE ||align="right"|0x7ec00504 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRC ||align="right"|0x7ec00670 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"|  ||
|-
| V3D_PCTRE ||align="right"|0x7ec00674 ||align="center"| RW ||align="right"| 32 ||align="right"| 0x8000ffff ||align="right"|  ||
|-
| V3D_PCTR0 ||align="right"|0x7ec00680 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS0 ||align="right"|0x7ec00684 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR1 ||align="right"|0x7ec00688 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS1 ||align="right"|0x7ec0068c ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR2 ||align="right"|0x7ec00690 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS2 ||align="right"|0x7ec00694 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR3 ||align="right"|0x7ec00698 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS3 ||align="right"|0x7ec0069c ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR4 ||align="right"|0x7ec006a0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS4 ||align="right"|0x7ec006a4 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR5 ||align="right"|0x7ec006a8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS5 ||align="right"|0x7ec006ac ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR6 ||align="right"|0x7ec006b0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS6 ||align="right"|0x7ec006b4 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR7 ||align="right"|0x7ec006b8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS7 ||align="right"|0x7ec006bc ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR8 ||align="right"|0x7ec006c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS8 ||align="right"|0x7ec006c4 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR9 ||align="right"|0x7ec006c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS9 ||align="right"|0x7ec006cc ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR10 ||align="right"|0x7ec006d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS10 ||align="right"|0x7ec006d4 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR11 ||align="right"|0x7ec006d8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS11 ||align="right"|0x7ec006dc ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR12 ||align="right"|0x7ec006e0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS12 ||align="right"|0x7ec006e4 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR13 ||align="right"|0x7ec006e8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS13 ||align="right"|0x7ec006ec ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR14 ||align="right"|0x7ec006f0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS14 ||align="right"|0x7ec006f4 ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_PCTR15 ||align="right"|0x7ec006f8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_PCTRS15 ||align="right"|0x7ec006fc ||align="center"| RW ||align="right"| 5 ||align="right"| 0x0000001f ||align="right"|  ||
|-
| V3D_DBCFG ||align="right"|0x7ec00e00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBSCS ||align="right"|0x7ec00e04 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBSCFG ||align="right"|0x7ec00e08 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBSSR ||align="right"|0x7ec00e0c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBSDR0 ||align="right"|0x7ec00e10 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBSDR1 ||align="right"|0x7ec00e14 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBSDR2 ||align="right"|0x7ec00e18 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBSDR3 ||align="right"|0x7ec00e1c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQRUN ||align="right"|0x7ec00e20 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQHLT ||align="right"|0x7ec00e24 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQSTP ||align="right"|0x7ec00e28 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQITE ||align="right"|0x7ec00e2c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQITC ||align="right"|0x7ec00e30 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQGHC ||align="right"|0x7ec00e34 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQGHG ||align="right"|0x7ec00e38 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBQGHH ||align="right"|0x7ec00e3c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_DBGE ||align="right"|0x7ec00f00 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_FDBG0 ||align="right"|0x7ec00f04 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_FDBGB ||align="right"|0x7ec00f08 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_FDBGR ||align="right"|0x7ec00f0c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_FDBGS ||align="right"|0x7ec00f10 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| V3D_ERRSTAT ||align="right"|0x7ec00f20 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= VEC =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7e806000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| VEC_CGMSAE_RESET ||align="right"|0x7e806040 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CGMSAE_TOP_CONTROL ||align="right"|0x7e806044 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CGMSAE_BOT_CONTROL ||align="right"|0x7e806048 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CGMSAE_TOP_FORMAT ||align="right"|0x7e80604c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CGMSAE_BOT_FORMAT ||align="right"|0x7e806050 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CGMSAE_TOP_DATA ||align="right"|0x7e806054 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CGMSAE_BOT_DATA ||align="right"|0x7e806058 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CGMSAE_REVID ||align="right"|0x7e80605c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_ENC_RevID ||align="right"|0x7e806060 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_ENC_PrimaryControl ||align="right"|0x7e806068 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_WSE_RESET ||align="right"|0x7e8060c0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_WSE_CONTROL ||align="right"|0x7e8060c4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_WSE_WSS_DATA ||align="right"|0x7e8060c8 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_WSE_VPS_DATA_1 ||align="right"|0x7e8060cc ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_WSE_VPS_CONTROL ||align="right"|0x7e8060d0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_REVID ||align="right"|0x7e806100 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CONFIG0 ||align="right"|0x7e806104 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_SCHPH ||align="right"|0x7e806108 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_SOFT_RESET ||align="right"|0x7e80610c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS01_CPS23 ||align="right"|0x7e806120 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS45_CPS67 ||align="right"|0x7e806124 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS89_CPS1011 ||align="right"|0x7e806128 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS1213_CPS1415 ||align="right"|0x7e80612c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS1617_CPS1819 ||align="right"|0x7e806130 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS2021_CPS2223 ||align="right"|0x7e806134 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS2425_CPS2627 ||align="right"|0x7e806138 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS2829_CPS3031 ||align="right"|0x7e80613c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CPS32_CPC ||align="right"|0x7e806140 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CLMP0_START ||align="right"|0x7e806144 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CLMP0_END ||align="right"|0x7e806148 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_FREQ3_2 ||align="right"|0x7e806180 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_FREQ1_0 ||align="right"|0x7e806184 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CONFIG1 ||align="right"|0x7e806188 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CONFIG2 ||align="right"|0x7e80618c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_INTERRUPT_CONTROL ||align="right"|0x7e806190 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_INTERRUPT_STATUS ||align="right"|0x7e806194 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_FCW_SECAM_B ||align="right"|0x7e806198 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_SECAM_GAIN_VAL ||align="right"|0x7e80619c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CONFIG3 ||align="right"|0x7e8061a0 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CONFIG4 ||align="right"|0x7e8061a4 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_STATUS0 ||align="right"|0x7e806200 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_MASK0 ||align="right"|0x7e806204 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_CFG ||align="right"|0x7e806208 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_DAC_TEST ||align="right"|0x7e80620c ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_DAC_CONFIG ||align="right"|0x7e806210 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|-
| VEC_DAC_MISC ||align="right"|0x7e806214 ||align="center"| RW ||align="right"| 32 ||align="right"| 0xffffffff ||align="right"|  ||
|}
== Register details ==
= VPU_ARB_CTRL =

== Description ==
TODO
== Info ==
{|class="wikitable"
!Name !! value !! description
|-
| base || 0x7ee04000 ||
|}
== Registers ==
{|class="wikitable"
! name !! address !! type || width || mask || reset || description
|-
| [[#VPU_ARB_CTRL_UC|VPU_ARB_CTRL_UC]] ||align="right"|0x7ee04000 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|-
| [[#VPU_ARB_CTRL_L2|VPU_ARB_CTRL_L2]] ||align="right"|0x7ee04004 ||align="center"| RW ||align="right"| 16 ||align="right"| 0x0000ffff ||align="right"| 0000000000 ||
|}
== Register details ==
=== VPU_ARB_CTRL_UC ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| VPU_ARB_CTRL_UC_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| VPU_ARB_CTRL_UC_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| VPU_ARB_CTRL_UC_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| VPU_ARB_CTRL_UC_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| VPU_ARB_CTRL_UC_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
=== VPU_ARB_CTRL_L2 ===
==== Info ====
{|class="wikitable"
!Name !! value !! description
|-
| address ||  ||
|}
==== Description ====
TODO
==== bits in register ====
{|class="wikitable"
! field_name !! start_bit !! end_bit !! set !! clear !! reset !! description
|-
| VPU_ARB_CTRL_L2_LIMIT || 0 || 1 || 0x00000003 || 0xfffffffc || 0x0 ||
|-
| VPU_ARB_CTRL_L2_DELAY || 2 || 3 || 0x0000000c || 0xfffffff3 || 0x0 ||
|-
| VPU_ARB_CTRL_L2_THRESHOLD || 4 || 5 || 0x00000030 || 0xffffffcf || 0x0 ||
|-
| VPU_ARB_CTRL_L2_ALGORITHM || 6 || 7 || 0x000000c0 || 0xffffff3f || 0x0 ||
|-
| VPU_ARB_CTRL_L2_CHANNEL_INIBIT || 8 || 15 || 0x0000ff00 || 0xffff00ff || 0x0 ||
|}
