Sample in Buffer,Sample in Window,TRIGGER,design_1_i/system_ila/inst/net_slot_0_axis_tdata[15:0],design_1_i/system_ila/inst/net_slot_0_axis_tvalid,design_1_i/system_ila/inst/net_slot_0_axis_tlast,design_1_i/system_ila/inst/net_slot_1_axis_tdata[15:0],design_1_i/system_ila/inst/net_slot_1_axis_tvalid,design_1_i/system_ila/inst/net_slot_1_axis_tready,design_1_i/system_ila/inst/net_slot_1_axis_tlast,Stream_Channel_(i1:s0)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[2:0],Stream_Channel_(i1:s0)_(axis_data_fifo_1_M_AXIS)[2:0],Stream_Channel_(i1:s0)_(fir_compiler_0_M_AXIS_DATA)[2:0],Stream_Channel_(i1:s1)_(XADC_SignalChannel_PreProcess_64_1_M_AXIS)[2:0],Stream_Channel_(i1:s1)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[2:0],Stream_Channel_(i1:s1)_(axis_data_fifo_0_M_AXIS)[2:0],Stream_Channel_(i1:s1)_(fir_compiler_1_M_AXIS_DATA)[2:0],Stream_Channel_(i1:s2)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[2:0],Stream_Channel_(i1:s2)_(fir_compiler_0_M_AXIS_DATA)[2:0],Stream_Channel_(i1:s2)_(fir_compiler_1_M_AXIS_DATA)[2:0],Stream_Channel_(i1:s3)_(axis_data_fifo_0_M_AXIS)[2:0],Stream_Channel_(i1:s3)_(fir_compiler_0_M_AXIS_DATA)[2:0],Stream_Channel_(i1:s4)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[2:0],Stream_Channel_(i1:s5)_(XADC_multiChannels_PreProcess_0_M_AXIS_AD1_data_V)[2:0]
