[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847213 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847213 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847213 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11864641 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 19303742 heartbeat IPC: 1.344 cumulative IPC: 1.215 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 27773150 heartbeat IPC: 1.181 cumulative IPC: 1.204 (Simulation time: 00 hr 02 min 41 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 32794967 cumulative IPC: 1.22 (Simulation time: 00 hr 03 min 23 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 32794967 cumulative IPC: 1.22 (Simulation time: 00 hr 03 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.22 instructions: 40000000 cycles: 32794967
CPU 0 Branch Prediction Accuracy: 94.35% MPKI: 12.76 Average ROB Occupancy at Mispredict: 38.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 10.89
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197863 HIT:     194254 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197863 HIT:     194254 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568155 HIT:     459918 MISS:     108237 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430603 HIT:     343465 MISS:      87138 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35218 HIT:      21181 MISS:      14037 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95257 HIT:      95015 MISS:        242 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        257 MISS:       6820 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3031776 HIT:    2765560 MISS:     266216 MSHR_MERGE:      66472
cpu0->cpu0_L1I LOAD         ACCESS:    3031776 HIT:    2765560 MISS:     266216 MSHR_MERGE:      66472
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.591 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13480192 HIT:   13063044 MISS:     417148 MSHR_MERGE:     143989
cpu0->cpu0_L1D LOAD         ACCESS:    7582605 HIT:    7286837 MISS:     295768 MSHR_MERGE:      64906
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5889848 HIT:    5775560 MISS:     114288 MSHR_MERGE:      79068
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        647 MISS:       7092 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2677589 HIT:    2634188 MISS:      43401 MSHR_MERGE:      27528
cpu0->cpu0_ITLB LOAD         ACCESS:    2677589 HIT:    2634188 MISS:      43401 MSHR_MERGE:      27528
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.545 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12773996 HIT:   12534341 MISS:     239655 MSHR_MERGE:      57665
cpu0->cpu0_DTLB LOAD         ACCESS:   12773996 HIT:   12534341 MISS:     239655 MSHR_MERGE:      57665
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.129 cycles
cpu0->LLC TOTAL        ACCESS:     136882 HIT:     126972 MISS:       9910 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87138 HIT:      82128 MISS:       5010 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14037 HIT:      10815 MISS:       3222 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28887 HIT:      28880 MISS:          7 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6820 HIT:       5149 MISS:       1671 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        607
  ROW_BUFFER_MISS:       9296
  AVG DBUS CONGESTED CYCLE: 14.24
Channel 0 WQ ROW_BUFFER_HIT:        186
  ROW_BUFFER_MISS:       1161
  FULL:          0
Channel 0 REFRESHES ISSUED:       2733
