### SUSTech EE332 (Digital System Design) Assignments

Semester: 2023 Spring

Lecturer: [Prof. Yajun Yu](https://www.sustech.edu.cn/en/faculties/yuyajun.html)
|#  | Name | Description| Goal|
|---|-----------------|------------| -----|
|1|Full Adder|Combinational design of a full adder. Artifically set delays for simulation.|VDHL description for combinational logic circuit. A first glance of five simulation modes in Vivado|
|2|Priority Decoder|Design of a 16-4 encoder using two structures: cascade and tree-shaped.|Understand the impact of hardware architecture of combinational circuit.|
|3|Decimal Counter|Design of a three-digit decimal counter|Move from combinational circuit to sequential circuit. Two-segment coding style for sequential circuits with registers| 

The code provided is not perfect. Feel free to provide comments.
