<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_阻塞与非阻塞赋值 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="阻塞赋值与非阻塞赋值 一般的，要求：  描述组合逻辑的always块中用阻塞赋值&lt;&#x3D;； 描述时序逻辑的always块中用非阻塞赋值&#x3D;  记：  RHS——方程式右边 LHS——方程式左边   阻塞赋值是指过程块中的语句是串行执行的（即一条语句执行完成才能执行下一条语句）； 非阻塞赋值是指过程块中的语句是并行执行的，即所有的语句都同时计算RHS，然后再同时更新LHS。  一般可综合的阻塞赋值操">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_阻塞与非阻塞赋值">
<meta property="og:url" content="http://example.com/2023/12/02/verilog_%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="阻塞赋值与非阻塞赋值 一般的，要求：  描述组合逻辑的always块中用阻塞赋值&lt;&#x3D;； 描述时序逻辑的always块中用非阻塞赋值&#x3D;  记：  RHS——方程式右边 LHS——方程式左边   阻塞赋值是指过程块中的语句是串行执行的（即一条语句执行完成才能执行下一条语句）； 非阻塞赋值是指过程块中的语句是并行执行的，即所有的语句都同时计算RHS，然后再同时更新LHS。  一般可综合的阻塞赋值操">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-12-02T02:00:14.000Z">
<meta property="article:modified_time" content="2024-03-20T07:57:18.421Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/12/02/verilog_%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_阻塞与非阻塞赋值',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-03-20 15:57:18'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/private_img/cover.svg')"><nav id="nav"><span id="blog-info"><a href="/" title="YILON"><span class="site-name">YILON</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">verilog_阻塞与非阻塞赋值</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-12-02T02:00:14.000Z" title="发表于 2023-12-02 10:00:14">2023-12-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-03-20T07:57:18.421Z" title="更新于 2024-03-20 15:57:18">2024-03-20</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="verilog_阻塞与非阻塞赋值"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1>阻塞赋值与非阻塞赋值</h1>
<p>一般的，要求：</p>
<ul>
<li>描述组合逻辑的always块中用阻塞赋值<code>&lt;=</code>；</li>
<li>描述时序逻辑的always块中用非阻塞赋值<code>=</code></li>
</ul>
<p>记：</p>
<ul>
<li>RHS——方程式右边</li>
<li>LHS——方程式左边</li>
</ul>
<blockquote>
<p><code>阻塞赋值</code>是指过程块中的语句是串行执行的（即一条语句执行完成才能执行下一条语句）；<br>
<code>非阻塞赋值</code>是指过程块中的语句是并行执行的，即所有的语句都同时计算RHS，然后再同时更新LHS。</p>
</blockquote>
<p>一般可综合的阻塞赋值操作在RHS中不能有延迟（即使零延迟也不允许）。<br>
如果在一个过程块中阻塞赋值的RHS相关变量正好是另一个过程块中阻塞赋值的LHS变量，这两个过程块又用同一个是时钟沿触发，就很容易出现竞争现象。</p>
<p>而对于非阻塞赋值，其只能用于对reg型变量进行赋值，因此只能用在过程块中。</p>
<p>举例说明：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> pipe(</span><br><span class="line"><span class="keyword">input</span> d,</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">output</span> q3</span><br><span class="line">);</span><br><span class="line"><span class="keyword">reg</span> q1,q2,q3;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        q1=d;     <span class="comment">//第一个赋值句</span></span><br><span class="line">        q2=q1;    <span class="comment">//第二个赋值句</span></span><br><span class="line">        q3=q2;    <span class="comment">//第三个赋值句</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>上面阻塞赋值中，当clk触发时，<br>
第一个赋值句的RHS先确定为d，然后赋值给q1(LHS)；<br>
第二个赋值句的RHS先确定为q1，而q1已经确定为是d，因此该句的LHS确定为d；<br>
第三个赋值句的RHS先确定为q2，而q2已经确定为是d，因此该句的LHS确定为d；<br>
因此：<br>
<img src="./%E8%B5%8B%E5%80%BC%E4%BE%8B%E5%AD%901.png" alt="赋值例子1"></p>
<p>如果使用非阻塞赋值：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> pipe(</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">output</span> q3</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> q1,q2,q3;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q1&lt;=d;     <span class="comment">//第一个赋值句</span></span><br><span class="line">            q2&lt;=q1;    <span class="comment">//第二个赋值句</span></span><br><span class="line">            q3&lt;=q2;    <span class="comment">//第三个赋值句</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>第一个赋值句的RHS确定为d，但是q1还没有赋值；<br>
第二个赋值句的RHS确定为q1，但是q2还没有赋值；<br>
第三个赋值句的RHS确定为q2，但是q3还没有赋值；<br>
然后同时<code>并行</code>赋值，<br>
将d的值赋值给q1，<br>
将q1的原值赋值给q2，<br>
将q2的原值赋值给q3。</p>
<p><img src="./%E8%B5%8B%E5%80%BC%E4%BE%8B%E5%AD%902.png" alt="移位寄存器"></p>
<p>如果更改阻塞赋值的语序：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> pipe(</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">output</span> q3</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> q1,q2,q3;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q3=q2;   </span><br><span class="line">            q2=q1;</span><br><span class="line">            q1=d;   </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>此时<code>综合</code>后也是移位寄存器的形式。</p>
<p>结合块的延迟概念可以实现一系列逻辑：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//生成一个周期为100个单位时间的方波信号，持续300个单位时间</span></span><br><span class="line"><span class="keyword">module</span> wave(<span class="keyword">output</span> out);</span><br><span class="line">    <span class="keyword">parameter</span> _delay = <span class="number">50</span>;</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        #_delay out = <span class="number">0</span>;</span><br><span class="line">        #_delay out = <span class="number">1</span>;</span><br><span class="line">        #_delay out = <span class="number">0</span>;</span><br><span class="line">        #_delay out = <span class="number">1</span>;</span><br><span class="line">        #_delay out = <span class="number">0</span>;</span><br><span class="line">        #_delay out = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>上述例子如果要在并行块中实现：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//生成一个周期为100个单位时间的方波信号，持续300个单位时间</span></span><br><span class="line"><span class="keyword">module</span> wave(<span class="keyword">output</span> out);</span><br><span class="line">    <span class="keyword">fork</span></span><br><span class="line">        #<span class="number">50</span> out = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">100</span> out = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">150</span> out = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">200</span> out = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">250</span> out = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">300</span> out = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">join</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>赋值要点</h1>
<ul>
<li>时序电路建模时，用非阻塞赋值。</li>
<li>锁存器电路建模时，用非阻塞赋值。</li>
<li>用always模块建立组合逻辑模型时，用阻塞赋值。</li>
<li>在同一个always块中建立时序和组合逻辑电路时，用非阻塞赋值。</li>
<li>在同一个always块中不要混用两种赋值方式。</li>
<li>不要在一个以上的always块中为同一个变量赋值。</li>
<li>用<code>$strobe</code>系统任务来显示用非阻塞赋值的变量值。</li>
<li>在赋值时不要用<code>#0</code>延迟。</li>
</ul>
<blockquote>
<p>在同一个过程块对同一变量进行多次非阻塞赋值，则只有最后一次赋值有效。</p>
</blockquote>
<h1>层次化事件队列</h1>
<p>指用于调度仿真事件的不同的Verilog事件队列。<br>
具体实现事件队列的方式关系到仿真器的效率，不会公开发表。<br>
通过了解层次化事件队列，有助于理解阻塞/非阻塞赋值。</p>
<p>IEEE 1364-1995 Verilog标准中定义了：<br>
层次化事件队列在逻辑上分为用于当前仿真事件的4个不同队列，<br>
和用于下一段仿真事件的若干个附加队列：</p>
<ol>
<li>动态事件队列
<ul>
<li>阻塞赋值；</li>
<li>计算非阻塞赋值语句右边的表达式</li>
<li>连续赋值；</li>
<li>执行<code>$display</code>命令</li>
<li>计算原语的输入和输出的变化</li>
</ul>
</li>
<li>停止允许的事件队列
<ul>
<li><code>#0</code>延迟阻塞赋值</li>
</ul>
</li>
<li>非阻塞事件队列
<ul>
<li>更新非阻塞赋值语句LHS的值</li>
</ul>
</li>
<li>监控事件队列
<ul>
<li>执行<code>$monitor</code></li>
<li>执行<code>$strobe</code></li>
</ul>
</li>
<li>其它指定的PLI命令队列</li>
</ol>
<blockquote>
<p>大多数Verilog事件是由动态事件队列调度的，<br>
这些事件包括阻塞赋值、连续赋值、$display命令、实例和原语的输入变化以及它们的输出更新、非阻塞赋值语句RHS的计算等。</p>
<p>在IEEE标准允许的范围内被加入到这些队列中的事件只能从动态事件队列中清除，<br>
而排列在其它队列中的事件要等到被“激活”后，即被排入动态事件队列中后，才能真正开始等待执行。</p>
<p>在当前仿真时间中，另外两个比较常用的队列是非阻塞赋值更新事件队列和监控事件队列。<br>
非阻塞赋值 LHS 变量的更新是按排在非阻塞赋值更新事件队列中，<br>
而 RHS 表达式的计算是在某个仿真时刻随机地开始的，与上述其他动态事件是一样的。<br>
<code>$strobe</code>和 <code>$Smonitor</code> 显示命令是排列在监控事件队列中的。<br>
在仿真的每一步结束时刻当该仿真步骤内所有的赋值都完成以后，<code>$strobe</code> 和<code>$monitor</code> 显示出所有要求显示的变量值的变化。<br>
在Verilog标准53节中描述的第4个事件队列是停止运行事件队列，<br>
所有#0延时赋值都排列在该队列中。</p>
<p>采用#0延时赋值是因为对Verilog了解不够深入的设计人员希望在两个不同的程序块中给同一个变量赋值，他们企图在同一个仿真时刻，<br>
通过稍加延时赋值来消除Verilog可能产生的竞争冒险。<br>
这样做实际上会产生问题，因为给Verilog模型附加完全不必要的#0延时赋值，<br>
使得定时事件的分析变得很复杂。<br>
我们认为采用#0延时值根本没有必要，完全可用其他的方式来代替，因此不推荐使用。</p>
</blockquote>
</article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post_share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/" title="verilog_综合的实例"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">verilog_综合的实例</div></div></a></div><div class="next-post pull-right"><a href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">verilog_I2C总线接口模块设计</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="title">verilog_原语UDP</div></div></a></div><div><a href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="title">verilog_I2C总线接口模块设计</div></div></a></div><div><a href="/2023/11/25/verilog_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="title">verilog_基本概念</div></div></a></div><div><a href="/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/" title="verilog_数据类型与基本语法"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="title">verilog_数据类型与基本语法</div></div></a></div><div><a href="/2023/11/26/verilog_%E7%BC%96%E5%86%99%E4%B8%8E%E9%AA%8C%E8%AF%81%E5%9F%BA%E6%9C%AC%E7%BA%AF%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E6%A8%A1%E5%9D%97/" title="verilog_编写与验证基本纯组合逻辑模块"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="title">verilog_编写与验证基本纯组合逻辑模块</div></div></a></div><div><a href="/2023/11/25/verilog_%E8%BF%9B%E9%98%B6%E8%AF%AD%E6%B3%95/" title="verilog_进阶语法"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="title">verilog_进阶语法</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">YILON</div><div class="author-info__description">YILON的技术小窝</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">欢迎来到我的博客！</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">阻塞赋值与非阻塞赋值</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">赋值要点</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">层次化事件队列</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" title="Lattice_Diamond使用教程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Lattice_Diamond使用教程"/></a><div class="content"><a class="title" href="/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" title="Lattice_Diamond使用教程">Lattice_Diamond使用教程</a><time datetime="2024-10-18T06:36:32.082Z" title="更新于 2024-10-18 14:36:32">2024-10-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/22/TI_DSP_TMS320F28377D_%E6%A6%82%E8%BF%B0/" title="TI_DSP_TMS320F28377D_概述"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_概述"/></a><div class="content"><a class="title" href="/2024/08/22/TI_DSP_TMS320F28377D_%E6%A6%82%E8%BF%B0/" title="TI_DSP_TMS320F28377D_概述">TI_DSP_TMS320F28377D_概述</a><time datetime="2024-10-18T06:36:15.609Z" title="更新于 2024-10-18 14:36:15">2024-10-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/25/TI_DSP_C2000%E7%B3%BB%E5%88%97%E5%BA%94%E5%BD%93%E6%B3%A8%E6%84%8F%E7%9A%84%E9%97%AE%E9%A2%98/" title="TI_DSP_C2000系列应当注意的问题"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_C2000系列应当注意的问题"/></a><div class="content"><a class="title" href="/2024/01/25/TI_DSP_C2000%E7%B3%BB%E5%88%97%E5%BA%94%E5%BD%93%E6%B3%A8%E6%84%8F%E7%9A%84%E9%97%AE%E9%A2%98/" title="TI_DSP_C2000系列应当注意的问题">TI_DSP_C2000系列应当注意的问题</a><time datetime="2024-10-18T06:35:59.201Z" title="更新于 2024-10-18 14:35:59">2024-10-18</time></div></div></div></div></div></div></main><footer id="footer" style="background: #20124d"><div id="footer-wrap"><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(() => {
  const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaid.length === 0) return
  const runMermaid = () => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from($mermaid).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const loadMermaid = () => {
    window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
  }

  btf.addGlobalFn('themeChange', runMermaid, 'mermaid')

  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="true"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>