0.6
2018.1
Apr  4 2018
18:43:17
/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60.v,1527920663,verilog,,/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT_ALL.v,,CNT60,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT_ALL.v,1527910458,verilog,,/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/DECODER7.v,,CNT60_ALL,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/DECODER7.v,1527857338,verilog,,/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/dcount.v,,DECODER7,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/TEST_CNT60_ALL.v,1527885050,verilog,,,,TEST_CNT60_ALL,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/dcount.v,1527897263,verilog,,/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/TEST_CNT60_ALL.v,,DCOUNT,,,,,,,,
