# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab5_Hw_approach2.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Lab5_Hw_approach2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Lab5_Hw_approach2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Lab5_Hw_approach2.srcs/sources_1/ip/vio_fs3/sim/vio_fs3.v" \
"../../../../Lab5_Hw_approach2.srcs/sources_1/imports/new/FSM_moore_1101.v" \
"../../../../Lab5_Hw_approach2.srcs/sources_1/imports/new/clk_div_rtl.v" \
"../../../../Lab5_Hw_approach2.srcs/sources_1/imports/new/top_counter.v" \
"../../../../Lab5_Hw_approach2.srcs/sources_1/imports/new/Vio_wrappper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
