Tom Vander Aa , Murali Jayapala , Francisco Barat , Geert Deconinck , Rudy Lauwereins , Francky Catthoor , Henk Corporaal, Instruction buffering exploration for low energy VLIWs with instruction clusters, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Effective Hardware-Based Two-Way Loop Cache for High Performance Low Power Processors, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.403, September 17-20, 2000
Raminder S. Bajwa , Mitsuru Hiraki , Hirotsugu Kojima , Douglas J. Gorny , Kenichi Nitta , Avadhani Shridhar , Koichi Seki , Katsuro Sasaki, Instruction buffering to reduce power in processors for signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.417-424, Dec. 1997[doi>10.1109/92.645068]
Nikolaos E. Bellas , Ibrahim N. Hajj , Constantine D. Polychronopoulos, Using dynamic cache management techniques to reduce energy in general purpose processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.693-708, Dec. 2000[doi>10.1109/92.902264]
Energy and Performance Improvements in Microprocessor Design Using a Loop Cache, Proceedings of the 1999 IEEE International Conference on Computer Design, p.378, October 10-13, 1999
Nikolaos Bellas , Ibrahim Hajj , Constantine D. Polychronopoulos , George Stamoulis, Architectural and compiler techniques for energy reduction in high-performance microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.317-326, June 2000[doi>10.1109/92.845897]
Burger, D. and Austin, T. 1997. The simplescalar tool set, version 2.0. Tech. rep. CS-TR-1997-1342, Department of Computer Science, University of Wisconsin, Madison, WI.
Yen-Jen Chang, Lazy BTB: reduce BTB energy consumption using dynamic profiling, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118506]
Yen-Jen Chang , Shanq-Jang Ruan , Feipei Lai, Design and analysis of low-power cache using two-level filter scheme, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.568-580, August 2003[doi>10.1109/TVLSI.2003.812292]
William J. Dally , James Balfour , David Black-Shaffer , James Chen , R. Curtis Harting , Vishal Parikh , Jongsoo Park , David Sheffield, Efficient Embedded Computing, Computer, v.41 n.7, p.27-32, July 2008[doi>10.1109/MC.2008.224]
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
Gonzalez Gonzalez , Adrian Cristal , Daniel Ortega , Alexander Veidenbaum , Mateo Valero, A Content Aware Integer Register File Organization, ACM SIGARCH Computer Architecture News, v.32 n.2, p.314, March 2004[doi>http://doi.acm.org/10.1145/1028176.1006727]
Ann Gordon-Ross , Frank Vahid, Frequent loop detection using efficient non-intrusive on-chip hardware, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951728]
Ji Gu , Hui Guo , Patrick Li, Full Length Article: An on-chip instruction cache design with one-bit tag for low-power embedded systems, Microprocessors & Microsystems, v.35 n.4, p.382-391, June, 2011[doi>10.1016/j.micpro.2011.02.003]
Xuan Guan , Yunsi Fei, Reducing power consumption of embedded processors through register file partitioning and compiler support, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.269-274, July 02-04, 2008[doi>10.1109/ASAP.2008.4580190]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Hu, Z. and Martonosi, M. 2000. Reducing register file power consumption by exploiting value lifetime characteristics. In Proceedings of the Workshop on Complexity Effectice Design (in conjunction with ISCA'00).
PEAS-III: An ASIP Design Environment, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.430, September 17-20, 2000
Roger Kahn , Shlomo Weiss, Thrifty BTB: A comprehensive solution for dynamic power reduction in branch target buffers, Microprocessors & Microsystems, v.32 n.8, p.425-436, November, 2008[doi>10.1016/j.micpro.2008.05.004]
S. Kim , N. Vijaykrishnan , M. Kandemir , A. Sivasubramaniam , M. J. Irwin , E. Geethanjali, Power-aware partitioned cache architectures, Proceedings of the 2001 international symposium on Low power electronics and design, p.64-67, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383095]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
Rui Min , Zhiyong Xu , Yiming Hu , Wen-ben Jone, Partial Tag Comparison: A New Technology for Power-Efficient Set-Associative Cache Designs, Proceedings of the 17th International Conference on VLSI Design, p.183, January 05-09, 2004
Montanaro, J., Witek, R. T., Anne, K., Black, A. J., Cooper, E. M., Dobberpuhl, D. W., Donahue, P. M., Eno, J., Hoeppner, G. W., Kruckmeyer, D., Lee, T. H., Lin, P. C. M., Madden, L., Murray, D., Pearce, M. H., Santhanam, S., Snyder, K. J., Stephang, R., and Thierauf, S. C. 1996. A 160-mhz, 32-b, 0.5-w cmos risc microprocessor. IEEE J. Solid-State Circuits 31, 11, 1703--1714.
Rakesh Nalluri , Rohan Garg , Preeti Ranjan Panda, Customization of Register File Banking Architecture for Low Power, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.239-244, January 06-10, 2007[doi>10.1109/VLSID.2007.58]
Ramesh Panwar , David Rennels, Reducing the frequency of tag compares for low power I-cache design, Proceedings of the 1995 international symposium on Low power design, p.57-62, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224092]
Rajiv A. Ravindran , Pracheeti D. Nagarkar , Ganesh S. Dasika , Eric D. Marsman , Robert M. Senger , Scott A. Mahlke , Richard B. Brown, Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache, Proceedings of the international symposium on Code generation and optimization, p.179-190, March 20-23, 2005[doi>10.1109/CGO.2005.13]
Marisha Rawlins , Ann Gordon-Ross, Lightweight runtime control flow analysis for adaptive loop caching, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785539]
Rixner, S., Dally, W. J., Khailany, B., Mattson, P., Kapasi, U. J., and Owens, J. D. 2000. Register organization for media processing. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA-6). 375--386.
Scott, J., Lee, L. H., Arends, J., and Moyer, B. 1998. Designing the low-power m-core architecture. In Proceedings of the International Sympsium on Computer Architecture Power Driven Microarchitecture Workshop. 145--150.
Baruch Solomon , Avi Mendelson , Ronny Ronen , Doron Orenstien , Yoav Almog, Micro-operation cache: a power aware frontend for variable instruction length ISA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.801-811, October 2003[doi>10.1109/TVLSI.2003.814327]
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Wei Tang , R. Gupta , A. Nicolau, Power Savings in Embedded Processors through Decode Filer Cache, Proceedings of the conference on Design, automation and test in Europe, p.443, March 04-08, 2002
Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2008. Cacti: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. Tech. rep. HPL-2008-20, HP Laboratories.
Villarreal, J., Lysecky, R., Cotterell, S., and Vahid, F. 2002. A study on the loop behavior of embedded programs. Tech. rep. UCR-CSE-01-03, University of California, Riverside.
Kugan Vivekanandarajah , Thambipillai Srikanthan , Saurav Bhattacharyya, Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Shuai Wang , Jie Hu , Sotirios G. Ziavras, BTB Access Filtering: A Low Energy and High Performance Design, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.81-86, April 07-09, 2008[doi>10.1109/ISVLSI.2008.35]
Hui Zeng , Kanad Ghose, Register file caching for energy efficiency, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165633]
Chuanjun Zhang , Frank Vahid , Jun Yang , Walid Najjar, A way-halting cache for low-energy high-performance systems, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.34-54, March 2005[doi>10.1145/1061267.1061270]
Wei Zhang , Bramha Allu, Reducing branch predictor leakage energy by exploiting loops, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.2, p.11-es, May 2007[doi>10.1145/1234675.1234678]
