// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

/// @file ip_discovery_profile.h
/// @brief The blocks a simulated gfx1250 reports to a guest driver.
///
/// @details One place decides what the device says it contains, because two
/// places would eventually disagree: the device publishes this table into its
/// own memory, and the offline tool writes the same bytes to a file for a guest
/// booted with `amdgpu.discovery=2`. A guest that sees different hardware
/// depending on which path delivered the table would be worse than either.

#pragma once

#include "rocjitsu/vm/amdgpu/pci/ip_discovery.h"

#include <cstdint>

namespace rocjitsu {

/// @brief How much of the part the discovery table advertises.
///
/// @details Instance counts in the table are not decoration: the driver derives
/// its XCC mask from the number of graphics instances, and on this family it
/// then derives the SDMA mask from that (`soc_v1_0_init_soc_config` recomputes
/// `sdma_mask` as two engines per XCC, discarding whatever the SDMA records
/// said). So the graphics instance count is the one knob that decides the shape
/// of the machine the guest believes it has.
struct GpuDiscoveryTopology {
  /// @brief Graphics instances, which become the guest's XCC mask.
  ///
  /// @details Deliberately one during bring-up, which is **narrower than the
  /// eight XCDs the part's own config describes**. Advertising all eight would
  /// give the guest sixteen SDMA engines and two AIDs, pulling in XCP partition
  /// management and exhausting the MMHUB invalidation-engine budget, none of
  /// which the device can answer yet. Raise this when the blocks that consume
  /// it are modelled, and not before.
  uint8_t graphics_instances = 0;
  uint32_t shader_engines = 0;
  uint32_t shader_arrays_per_engine = 0;
  uint32_t compute_units_per_shader_array = 0;
  uint32_t wavefront_size = 0;
  uint32_t max_waves_per_simd = 0;
  uint32_t max_scratch_slots_per_cu = 0;
  uint32_t lds_size_kb = 0;
};

/// @brief The blocks a simulated gfx1250 reports.
///
/// @details A short list on purpose. Naming a block is what makes the driver
/// instantiate a driver for it, so leaving one out is how the device says it
/// does not have that hardware yet.
///
/// @param[in] topology How much of the part to advertise.
/// @returns The spec to serialize with @ref build_ip_discovery_table.
[[nodiscard]] IpDiscoverySpec gfx1250_discovery_spec(const GpuDiscoveryTopology &topology);

/// @brief The blocks a simulated gfx942 (MI300X / MI325X, GC 9.4.3) reports.
///
/// @details gfx942 is the Aqua Vanjaram CDNA3 part. Its IP discovery table is
/// generated dynamically by the hardware; the base addresses here are
/// transcribed from the aldebaran-family IP offset headers (GC 9.4.2,
/// `aldebaran_ip_offset.h`) which are the nearest upstream-published static
/// addresses for this IP family. They should be calibrated against a real
/// gfx942 part's `/sys/class/drm/card*/device/ip_discovery/die/0/…/base_addr`
/// output when that hardware is available.
///
/// Unlike gfx1250, gfx942 has up to eight XCDs (graphics instances), each
/// mapped to its own GC block entry in the IP discovery table. Advertising all
/// eight pulls in XCP partition management and multi-aid handling; start with
/// one and raise through @p topology as each consuming block is implemented.
///
/// @param[in] topology How much of the part to advertise.
/// @returns The spec to serialize with @ref build_ip_discovery_table.
[[nodiscard]] IpDiscoverySpec gfx942_discovery_spec(const GpuDiscoveryTopology &topology = {});

/// @brief The blocks a simulated gfx950 (MI355X, CDNA4) reports.
///
/// @details gfx950 is the CDNA4 part. IP base addresses here are derived from
/// the aldebaran-family (GC 9.4.2) offsets extended to the gfx950 IP versions
/// (GC 9.5.0). They must be calibrated against a real gfx950 part once
/// available.
///
/// @param[in] topology How much of the part to advertise.
/// @returns The spec to serialize with @ref build_ip_discovery_table.
[[nodiscard]] IpDiscoverySpec gfx950_discovery_spec(const GpuDiscoveryTopology &topology = {});

} // namespace rocjitsu
