#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01198970 .scope module, "tb_register" "tb_register" 2 3;
 .timescale 0 0;
v011D1AD0_0 .var/i "i", 31 0;
v011D16B0_0 .var "r_clk", 0 0;
v011D1B28_0 .var "r_i_addr_rd_1", 4 0;
v011D1918_0 .var "r_i_addr_rd_2", 4 0;
v011D19C8_0 .var "r_i_addr_rs_1", 4 0;
v012018C0_0 .var "r_i_addr_rs_2", 4 0;
v01201AD0_0 .var "r_i_addr_rt_1", 4 0;
v01201658_0 .var "r_i_addr_rt_2", 4 0;
v01201868_0 .var "r_i_data_rd_1", 31 0;
v01201970_0 .var "r_i_data_rd_2", 31 0;
v012019C8_0 .net "r_o_data_rs_1", 31 0, L_011D6510; 1 drivers
v01201080_0 .net "r_o_data_rs_2", 31 0, L_012029F8; 1 drivers
v01201760_0 .net "r_o_data_rt_1", 31 0, L_011D6698; 1 drivers
v012016B0_0 .net "r_o_data_rt_2", 31 0, L_01202A30; 1 drivers
v01201708_0 .var "r_rst", 0 0;
v012012E8_0 .var "r_wr_en_1", 0 0;
v012017B8_0 .var "r_wr_en_2", 0 0;
S_01198200 .scope task, "display" "display" 2 77, 2 77, S_01198970;
 .timescale 0 0;
v011D18C0_0 .var/i "counter", 31 0;
TD_tb_register.display ;
    %set/v v011D1AD0_0, 0, 32;
T_0.0 ;
    %load/v 8, v011D1AD0_0, 32;
    %load/v 40, v011D18C0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_0.1, 5;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v011D19C8_0, 8, 5;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v01201AD0_0, 8, 5;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v012018C0_0, 8, 5;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v01201658_0, 8, 5;
    %wait E_011C5E98;
    %vpi_call 2 85 "$display", $time, " ", " r_i_addr_rs_1 = %d, r_o_data_rs_1 = %d", v011D19C8_0, v012019C8_0;
    %vpi_call 2 86 "$display", $time, " ", " r_i_addr_rt_1 = %d, r_o_data_rt_1 = %d", v01201AD0_0, v01201760_0;
    %vpi_call 2 87 "$display", $time, " ", " r_i_addr_rs_2 = %d, r_o_data_rs_2 = %d", v012018C0_0, v01201080_0;
    %vpi_call 2 88 "$display", $time, " ", " r_i_addr_rt_2 = %d, r_o_data_rt_2 = %d\012", v01201658_0, v012016B0_0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011D1AD0_0, 32;
    %set/v v011D1AD0_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_01198B90 .scope task, "load_1" "load_1" 2 60, 2 60, S_01198970;
 .timescale 0 0;
v011D1868_0 .var/i "counter", 31 0;
TD_tb_register.load_1 ;
    %set/v v012012E8_0, 1, 1;
    %set/v v012017B8_0, 1, 1;
    %set/v v011D1AD0_0, 0, 32;
T_1.2 ;
    %load/v 8, v011D1AD0_0, 32;
    %load/v 40, v011D1868_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_1.3, 5;
    %wait E_011C5E98;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v011D1B28_0, 8, 5;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v01201868_0, 8, 32;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v011D1918_0, 8, 5;
    %load/v 8, v011D1AD0_0, 32;
    %set/v v01201970_0, 8, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011D1AD0_0, 32;
    %set/v v011D1AD0_0, 8, 32;
    %jmp T_1.2;
T_1.3 ;
    %wait E_011C5E98;
    %set/v v012012E8_0, 0, 1;
    %set/v v012017B8_0, 0, 1;
    %end;
S_01198B08 .scope task, "reset" "reset" 2 52, 2 52, S_01198970;
 .timescale 0 0;
v011D1810_0 .var/i "counter", 31 0;
E_011C5E98 .event posedge, v01194E80_0;
TD_tb_register.reset ;
    %set/v v01201708_0, 1, 1;
    %load/v 8, v011D1810_0, 32;
T_2.4 %cmp/s 0, 8, 32;
    %jmp/0xz T_2.5, 5;
    %add 8, 1, 32;
    %wait E_011C5E98;
    %jmp T_2.4;
T_2.5 ;
    %set/v v01201708_0, 0, 1;
    %end;
S_011989F8 .scope module, "r_eg" "register" 2 12, 3 4, S_01198970;
 .timescale 0 0;
L_011D6510 .functor BUFZ 32, L_01201550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_011D6698 .functor BUFZ 32, L_01201918, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_012029F8 .functor BUFZ 32, L_01201188, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01202A30 .functor BUFZ 32, L_012011E0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0119A2A8_0 .net *"_s0", 31 0, L_01201550; 1 drivers
v0119AB10_0 .net *"_s12", 31 0, L_012011E0; 1 drivers
v011C2C00_0 .net *"_s4", 31 0, L_01201918; 1 drivers
v011C4000_0 .net *"_s8", 31 0, L_01201188; 1 drivers
v0119B3A0 .array "data_reg_1", 0 31, 31 0;
v0119B3F8 .array "data_reg_2", 0 31, 31 0;
v0119B450_0 .var/i "i", 31 0;
v01194E80_0 .net "r_clk", 0 0, v011D16B0_0; 1 drivers
v01194ED8_0 .net "r_i_addr_rd_1", 4 0, v011D1B28_0; 1 drivers
v011D1A20_0 .net "r_i_addr_rd_2", 4 0, v011D1918_0; 1 drivers
v011D1708_0 .net "r_i_addr_rs_1", 4 0, v011D19C8_0; 1 drivers
v011D13F0_0 .net "r_i_addr_rs_2", 4 0, v012018C0_0; 1 drivers
v011D1448_0 .net "r_i_addr_rt_1", 4 0, v01201AD0_0; 1 drivers
v011D15A8_0 .net "r_i_addr_rt_2", 4 0, v01201658_0; 1 drivers
v011D1658_0 .net "r_i_data_rd_1", 31 0, v01201868_0; 1 drivers
v011D14A0_0 .net "r_i_data_rd_2", 31 0, v01201970_0; 1 drivers
v011D14F8_0 .alias "r_o_data_rs_1", 31 0, v012019C8_0;
v011D1970_0 .alias "r_o_data_rs_2", 31 0, v01201080_0;
v011D1760_0 .alias "r_o_data_rt_1", 31 0, v01201760_0;
v011D17B8_0 .alias "r_o_data_rt_2", 31 0, v012016B0_0;
v011D1550_0 .net "r_rst", 0 0, v01201708_0; 1 drivers
v011D1A78_0 .net "r_wr_en_1", 0 0, v012012E8_0; 1 drivers
v011D1600_0 .net "r_wr_en_2", 0 0, v012017B8_0; 1 drivers
E_011C6138 .event negedge, v011D1550_0, v01194E80_0;
L_01201550 .array/port v0119B3A0, v011D19C8_0;
L_01201918 .array/port v0119B3A0, v01201AD0_0;
L_01201188 .array/port v0119B3F8, v012018C0_0;
L_012011E0 .array/port v0119B3F8, v01201658_0;
    .scope S_011989F8;
T_3 ;
    %wait E_011C6138;
    %load/v 8, v011D1550_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0119B450_0, 0, 32;
T_3.2 ;
    %load/v 8, v0119B450_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_3.3, 5;
    %load/v 8, v0119B450_0, 32;
    %ix/getv/s 3, v0119B450_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119B3A0, 0, 8;
t_0 ;
    %load/v 8, v0119B450_0, 32;
    %ix/getv/s 3, v0119B450_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119B3F8, 0, 8;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0119B450_0, 32;
    %set/v v0119B450_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011D1A78_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v011D1658_0, 32;
    %ix/getv 3, v01194ED8_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119B3A0, 0, 8;
t_2 ;
T_3.4 ;
    %load/v 8, v011D1600_0, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v011D14A0_0, 32;
    %ix/getv 3, v011D1A20_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119B3F8, 0, 8;
t_3 ;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_01198970;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "./waveform/register.vcd";
    %vpi_call 2 33 "$dumpvars", 1'sb0, S_01198970;
    %end;
    .thread T_4;
    .scope S_01198970;
T_5 ;
    %set/v v011D1AD0_0, 0, 32;
    %set/v v011D16B0_0, 0, 1;
    %set/v v012012E8_0, 0, 1;
    %set/v v012017B8_0, 0, 1;
    %set/v v011D1B28_0, 0, 5;
    %set/v v01201868_0, 0, 32;
    %set/v v011D1918_0, 0, 5;
    %set/v v01201970_0, 0, 32;
    %set/v v011D19C8_0, 0, 5;
    %set/v v01201AD0_0, 0, 5;
    %set/v v012018C0_0, 0, 5;
    %set/v v01201658_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_01198970;
T_6 ;
    %delay 5, 0;
    %load/v 8, v011D16B0_0, 1;
    %inv 8, 1;
    %set/v v011D16B0_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_01198970;
T_7 ;
    %movi 8, 2, 32;
    %set/v v011D1810_0, 8, 32;
    %fork TD_tb_register.reset, S_01198B08;
    %join;
    %movi 8, 20, 32;
    %set/v v011D1868_0, 8, 32;
    %fork TD_tb_register.load_1, S_01198B90;
    %join;
    %wait E_011C5E98;
    %movi 8, 20, 32;
    %set/v v011D18C0_0, 8, 32;
    %fork TD_tb_register.display, S_01198200;
    %join;
    %wait E_011C5E98;
    %vpi_call 2 99 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_register.v";
    "././source/register.v";
