blk_mem_text.v,verilog,xil_defaultlib,../../../../BFISA.gen/sources_1/ip/blk_mem_text/sim/blk_mem_text.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
