// Seed: 1544500388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7
);
  inout wire id_7;
  inout tri1 id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 'b0 : 1] id_8;
  ;
  supply1 id_9 = -1;
  assign id_5 = -1'b0;
  assign id_6 = -1 - -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_10,
      id_10,
      id_2,
      id_9
  );
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout reg id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  parameter id_14 = -1;
  final begin : LABEL_0
    id_6 = -1;
  end
  specify
    (id_15 => id_16) = (-1  : -1  : id_4, -1  : id_7  : -1);
  endspecify
endmodule
