{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682483063191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682483063192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 12:24:23 2023 " "Processing started: Wed Apr 26 12:24:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682483063192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1682483063192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1682483063192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1682483063678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1682483063679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_tx_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_tx_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_TX_MODULE " "Found entity 1: RS232_TX_MODULE" {  } { { "design/RS232_TX_MODULE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_TX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483072163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483072163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "check_sum CHECK_SUM RS232_PACKAGE.sv(33) " "Verilog HDL Declaration information at RS232_PACKAGE.sv(33): object \"check_sum\" differs only in case from object \"CHECK_SUM\" in the same scope" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682483072165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tail TAIL RS232_PACKAGE.sv(34) " "Verilog HDL Declaration information at RS232_PACKAGE.sv(34): object \"tail\" differs only in case from object \"TAIL\" in the same scope" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682483072165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_package.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_package.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_PACKAGE " "Found entity 1: RS232_PACKAGE" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483072165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483072165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_single_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_single_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_SINGLE_BYTE " "Found entity 1: RS232_SINGLE_BYTE" {  } { { "design/RS232_SINGLE_BYTE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483072167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483072167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/neg_edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/neg_edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEG_EDGE_DETECTOR " "Found entity 1: NEG_EDGE_DETECTOR" {  } { { "design/NEG_EDGE_DETECTOR.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/NEG_EDGE_DETECTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483072169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483072169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/low_pass_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/low_pass_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Low_Pass_Filter " "Found entity 1: Low_Pass_Filter" {  } { { "design/Low_Pass_Filter.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/Low_Pass_Filter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483072171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483072171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_N reset_n DE0_CV.sv(24) " "Verilog HDL Declaration information at DE0_CV.sv(24): object \"RESET_N\" differs only in case from object \"reset_n\" in the same scope" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682483072172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483072172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483072172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset RS232_SINGLE_BYTE.sv(28) " "Verilog HDL Implicit Net warning at RS232_SINGLE_BYTE.sv(28): created implicit net for \"reset\"" {  } { { "design/RS232_SINGLE_BYTE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1682483072172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE0_CV.sv(72) " "Verilog HDL Implicit Net warning at DE0_CV.sv(72): created implicit net for \"clk\"" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1682483072172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1682483072235 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_debug DE0_CV.sv(64) " "Verilog HDL warning at DE0_CV.sv(64): object data_debug used but never assigned" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1682483072236 "|DE0_CV"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_debug 0 DE0_CV.sv(64) " "Net \"data_debug\" at DE0_CV.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(15) " "Output port \"HEX0\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(16) " "Output port \"HEX1\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(17) " "Output port \"HEX2\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(18) " "Output port \"HEX3\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(19) " "Output port \"HEX4\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(20) " "Output port \"HEX5\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE0_CV.sv(27) " "Output port \"LEDR\[9..8\]\" at DE0_CV.sv(27) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(31) " "Output port \"SD_CLK\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072238 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_PACKAGE RS232_PACKAGE:rs232_1 " "Elaborating entity \"RS232_PACKAGE\" for hierarchy \"RS232_PACKAGE:rs232_1\"" {  } { { "design/DE0_CV.sv" "rs232_1" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682483072249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "package_ready RS232_PACKAGE.sv(28) " "Verilog HDL or VHDL warning at RS232_PACKAGE.sv(28): object \"package_ready\" assigned a value but never read" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1682483072251 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head RS232_PACKAGE.sv(29) " "Verilog HDL or VHDL warning at RS232_PACKAGE.sv(29): object \"head\" assigned a value but never read" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1682483072251 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address RS232_PACKAGE.sv(30) " "Verilog HDL or VHDL warning at RS232_PACKAGE.sv(30): object \"address\" assigned a value but never read" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1682483072251 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_sum RS232_PACKAGE.sv(33) " "Verilog HDL or VHDL warning at RS232_PACKAGE.sv(33): object \"check_sum\" assigned a value but never read" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1682483072251 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tail RS232_PACKAGE.sv(34) " "Verilog HDL or VHDL warning at RS232_PACKAGE.sv(34): object \"tail\" assigned a value but never read" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1682483072251 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_file_address RS232_PACKAGE.sv(50) " "Verilog HDL warning at RS232_PACKAGE.sv(50): object reg_file_address used but never assigned" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1682483072251 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_file_data_to_read RS232_PACKAGE.sv(54) " "Verilog HDL or VHDL warning at RS232_PACKAGE.sv(54): object \"reg_file_data_to_read\" assigned a value but never read" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1682483072252 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_debug RS232_PACKAGE.sv(8) " "Output port \"data_debug\" at RS232_PACKAGE.sv(8) has no driver" {  } { { "design/RS232_PACKAGE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682483072265 "|DE0_CV|RS232_PACKAGE:rs232_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_SINGLE_BYTE RS232_PACKAGE:rs232_1\|RS232_SINGLE_BYTE:rs232_single_byte " "Elaborating entity \"RS232_SINGLE_BYTE\" for hierarchy \"RS232_PACKAGE:rs232_1\|RS232_SINGLE_BYTE:rs232_single_byte\"" {  } { { "design/RS232_PACKAGE.sv" "rs232_single_byte" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682483072290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RS232_SINGLE_BYTE.sv(76) " "Verilog HDL assignment warning at RS232_SINGLE_BYTE.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "design/RS232_SINGLE_BYTE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1682483072292 "|DE0_CV|RS232_PACKAGE:rs232_1|RS232_SINGLE_BYTE:rs232_single_byte"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Low_Pass_Filter RS232_PACKAGE:rs232_1\|RS232_SINGLE_BYTE:rs232_single_byte\|Low_Pass_Filter:lpf1 " "Elaborating entity \"Low_Pass_Filter\" for hierarchy \"RS232_PACKAGE:rs232_1\|RS232_SINGLE_BYTE:rs232_single_byte\|Low_Pass_Filter:lpf1\"" {  } { { "design/RS232_SINGLE_BYTE.sv" "lpf1" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682483072313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEG_EDGE_DETECTOR RS232_PACKAGE:rs232_1\|RS232_SINGLE_BYTE:rs232_single_byte\|NEG_EDGE_DETECTOR:ned1 " "Elaborating entity \"NEG_EDGE_DETECTOR\" for hierarchy \"RS232_PACKAGE:rs232_1\|RS232_SINGLE_BYTE:rs232_single_byte\|NEG_EDGE_DETECTOR:ned1\"" {  } { { "design/RS232_SINGLE_BYTE.sv" "ned1" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682483072327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_TX_MODULE RS232_PACKAGE:rs232_1\|RS232_TX_MODULE:tx_1 " "Elaborating entity \"RS232_TX_MODULE\" for hierarchy \"RS232_PACKAGE:rs232_1\|RS232_TX_MODULE:tx_1\"" {  } { { "design/RS232_PACKAGE.sv" "tx_1" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682483072336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RS232_TX_MODULE.sv(50) " "Verilog HDL assignment warning at RS232_TX_MODULE.sv(50): truncated value with size 32 to match size of target (6)" {  } { { "design/RS232_TX_MODULE.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_TX_MODULE.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1682483072337 "|DE0_CV|RS232_PACKAGE:rs232_1|RS232_TX_MODULE:tx_1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o84 " "Found entity 1: altsyncram_0o84" {  } { { "db/altsyncram_0o84.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/altsyncram_0o84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uib " "Found entity 1: mux_uib" {  } { { "db/mux_uib.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/mux_uib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_85j " "Found entity 1: cntr_85j" {  } { { "db/cntr_85j.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/cntr_85j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483074976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483074976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483075031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483075031 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1682483075512 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1682483075632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.26.12:24:39 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl " "2023.04.26.12:24:39 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483079163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483081999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483082144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483086347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483086441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483086539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483086656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483086660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1682483086661 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1682483087416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde51157c7/alt_sld_fab.v" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/ip/slde51157c7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483087619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483087619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483087698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483087698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483087702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483087702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483087791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483087791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483087876 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483087876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483087876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682483087939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682483087939 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1682483088757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1682483089012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682483089027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 12:24:49 2023 " "Processing ended: Wed Apr 26 12:24:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682483089027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682483089027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682483089027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682483089027 ""}
