// Seed: 2345017178
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    output tri id_6
);
  always force id_2 = 1 <= (-1);
endmodule
module module_1 (
    output wand id_0
    , id_8,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    output supply0 id_6
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0(
      id_4, id_3, id_0, id_4, id_5, id_4, id_6
  );
  always @(posedge id_5 or negedge 1'h0) begin
    $display(1, 1'b0);
  end
endmodule
