
Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000098c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000abc  08000abc  00010abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000ad4  08000ad4  00010adc  2**0
                  CONTENTS
  4 .ARM          00000000  08000ad4  08000ad4  00010adc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ad4  08000adc  00010adc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ad4  08000ad4  00010ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000ad8  08000ad8  00010ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010adc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  20000000  08000adc  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000060  08000adc  00020060  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010adc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004086  00000000  00000000  00010b05  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000a27  00000000  00000000  00014b8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000a48  00000000  00000000  000155b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000001d0  00000000  00000000  00016000  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000178  00000000  00000000  000161d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000c0a  00000000  00000000  00016348  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000021a7  00000000  00000000  00016f52  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000a3b6  00000000  00000000  000190f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000234af  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000058c  00000000  00000000  0002352c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000aa4 	.word	0x08000aa4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000aa4 	.word	0x08000aa4

08000170 <EXTI0_IRQHandler>:


/* ========================================================== ISR Functions ================================================ */
// EXTI0
void EXTI0_IRQHandler (void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	// Clear By Writing "1" into the bit Pending Register (EXTI_PR)
	EXTI->PR |= 1 << 0;
 8000174:	4b05      	ldr	r3, [pc, #20]	; (800018c <EXTI0_IRQHandler+0x1c>)
 8000176:	695b      	ldr	r3, [r3, #20]
 8000178:	4a04      	ldr	r2, [pc, #16]	; (800018c <EXTI0_IRQHandler+0x1c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[0]();
 8000180:	4b03      	ldr	r3, [pc, #12]	; (8000190 <EXTI0_IRQHandler+0x20>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4798      	blx	r3

}
 8000186:	bf00      	nop
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010400 	.word	0x40010400
 8000190:	20000020 	.word	0x20000020

08000194 <EXTI1_IRQHandler>:

// EXTI1
void EXTI1_IRQHandler (void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
	// Clear By Writing "1" into the bit Pending Register (EXTI_PR)
	EXTI->PR |= 1 << 1;
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019a:	695b      	ldr	r3, [r3, #20]
 800019c:	4a04      	ldr	r2, [pc, #16]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019e:	f043 0302 	orr.w	r3, r3, #2
 80001a2:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[1]();
 80001a4:	4b03      	ldr	r3, [pc, #12]	; (80001b4 <EXTI1_IRQHandler+0x20>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4798      	blx	r3

}
 80001aa:	bf00      	nop
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	40010400 	.word	0x40010400
 80001b4:	20000020 	.word	0x20000020

080001b8 <EXTI2_IRQHandler>:

// EXTI2
void EXTI2_IRQHandler (void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	// Clear By Writing "1" into the bit Pending Register (EXTI_PR)
	EXTI->PR |= 1 << 2;
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001be:	695b      	ldr	r3, [r3, #20]
 80001c0:	4a04      	ldr	r2, [pc, #16]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001c2:	f043 0304 	orr.w	r3, r3, #4
 80001c6:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[2]();
 80001c8:	4b03      	ldr	r3, [pc, #12]	; (80001d8 <EXTI2_IRQHandler+0x20>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4798      	blx	r3

}
 80001ce:	bf00      	nop
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	40010400 	.word	0x40010400
 80001d8:	20000020 	.word	0x20000020

080001dc <EXTI3_IRQHandler>:

// EXTI3
void EXTI3_IRQHandler (void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	// Clear By Writing "1" into the bit Pending Register (EXTI_PR)
	EXTI->PR |= 1 << 3;
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e2:	695b      	ldr	r3, [r3, #20]
 80001e4:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e6:	f043 0308 	orr.w	r3, r3, #8
 80001ea:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[3]();
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <EXTI3_IRQHandler+0x20>)
 80001ee:	68db      	ldr	r3, [r3, #12]
 80001f0:	4798      	blx	r3

}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010400 	.word	0x40010400
 80001fc:	20000020 	.word	0x20000020

08000200 <EXTI4_IRQHandler>:

// EXTI4
void EXTI4_IRQHandler (void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	// Clear By Writing "1" into the bit Pending Register (EXTI_PR)
	EXTI->PR |= 1 << 4;
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI4_IRQHandler+0x1c>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <EXTI4_IRQHandler+0x1c>)
 800020a:	f043 0310 	orr.w	r3, r3, #16
 800020e:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[4]();
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <EXTI4_IRQHandler+0x20>)
 8000212:	691b      	ldr	r3, [r3, #16]
 8000214:	4798      	blx	r3

}
 8000216:	bf00      	nop
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	40010400 	.word	0x40010400
 8000220:	20000020 	.word	0x20000020

08000224 <EXTI9_5_IRQHandler>:

// EXTI5 ---> EXTI9
void EXTI9_5_IRQHandler (void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<5)	{	EXTI->PR |= (1<<5)	; GP_IRQ_CallBack[5]()	;	}
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f003 0320 	and.w	r3, r3, #32
 8000230:	2b00      	cmp	r3, #0
 8000232:	d008      	beq.n	8000246 <EXTI9_5_IRQHandler+0x22>
 8000234:	4b23      	ldr	r3, [pc, #140]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000236:	695b      	ldr	r3, [r3, #20]
 8000238:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800023a:	f043 0320 	orr.w	r3, r3, #32
 800023e:	6153      	str	r3, [r2, #20]
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000242:	695b      	ldr	r3, [r3, #20]
 8000244:	4798      	blx	r3
	if (EXTI->PR & 1<<6)	{	EXTI->PR |= (1<<6)	; GP_IRQ_CallBack[6]()	;	}
 8000246:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800024e:	2b00      	cmp	r3, #0
 8000250:	d008      	beq.n	8000264 <EXTI9_5_IRQHandler+0x40>
 8000252:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800025c:	6153      	str	r3, [r2, #20]
 800025e:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4798      	blx	r3
	if (EXTI->PR & 1<<7)	{	EXTI->PR |= (1<<7)	; GP_IRQ_CallBack[7]()	;	}
 8000264:	4b17      	ldr	r3, [pc, #92]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800026c:	2b00      	cmp	r3, #0
 800026e:	d008      	beq.n	8000282 <EXTI9_5_IRQHandler+0x5e>
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000272:	695b      	ldr	r3, [r3, #20]
 8000274:	4a13      	ldr	r2, [pc, #76]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800027a:	6153      	str	r3, [r2, #20]
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800027e:	69db      	ldr	r3, [r3, #28]
 8000280:	4798      	blx	r3
	if (EXTI->PR & 1<<8)	{	EXTI->PR |= (1<<8)	; GP_IRQ_CallBack[8]()	;	}
 8000282:	4b10      	ldr	r3, [pc, #64]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800028a:	2b00      	cmp	r3, #0
 800028c:	d008      	beq.n	80002a0 <EXTI9_5_IRQHandler+0x7c>
 800028e:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	4a0c      	ldr	r2, [pc, #48]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000298:	6153      	str	r3, [r2, #20]
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800029c:	6a1b      	ldr	r3, [r3, #32]
 800029e:	4798      	blx	r3
	if (EXTI->PR & 1<<9)	{	EXTI->PR |= (1<<9)	; GP_IRQ_CallBack[9]()	;	}
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d008      	beq.n	80002be <EXTI9_5_IRQHandler+0x9a>
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002ae:	695b      	ldr	r3, [r3, #20]
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6153      	str	r3, [r2, #20]
 80002b8:	4b03      	ldr	r3, [pc, #12]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 80002ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002bc:	4798      	blx	r3
}
 80002be:	bf00      	nop
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40010400 	.word	0x40010400
 80002c8:	20000020 	.word	0x20000020

080002cc <EXTI15_10_IRQHandler>:

// EXTI10 ---> EXTI15
void EXTI15_10_IRQHandler (void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<10)	{	EXTI->PR |= (1<<10)	; GP_IRQ_CallBack[10]()	;	}
 80002d0:	4b2d      	ldr	r3, [pc, #180]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d008      	beq.n	80002ee <EXTI15_10_IRQHandler+0x22>
 80002dc:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002de:	695b      	ldr	r3, [r3, #20]
 80002e0:	4a29      	ldr	r2, [pc, #164]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002e6:	6153      	str	r3, [r2, #20]
 80002e8:	4b28      	ldr	r3, [pc, #160]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 80002ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002ec:	4798      	blx	r3
	if (EXTI->PR & 1<<11)	{	EXTI->PR |= (1<<11)	; GP_IRQ_CallBack[11]()	;	}
 80002ee:	4b26      	ldr	r3, [pc, #152]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d008      	beq.n	800030c <EXTI15_10_IRQHandler+0x40>
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a22      	ldr	r2, [pc, #136]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000300:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000304:	6153      	str	r3, [r2, #20]
 8000306:	4b21      	ldr	r3, [pc, #132]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030a:	4798      	blx	r3
	if (EXTI->PR & 1<<12)	{	EXTI->PR |= (1<<12)	; GP_IRQ_CallBack[12]()	;	}
 800030c:	4b1e      	ldr	r3, [pc, #120]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000314:	2b00      	cmp	r3, #0
 8000316:	d008      	beq.n	800032a <EXTI15_10_IRQHandler+0x5e>
 8000318:	4b1b      	ldr	r3, [pc, #108]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	4a1a      	ldr	r2, [pc, #104]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000322:	6153      	str	r3, [r2, #20]
 8000324:	4b19      	ldr	r3, [pc, #100]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000328:	4798      	blx	r3
	if (EXTI->PR & 1<<13)	{	EXTI->PR |= (1<<13)	; GP_IRQ_CallBack[13]()	;	}
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000332:	2b00      	cmp	r3, #0
 8000334:	d008      	beq.n	8000348 <EXTI15_10_IRQHandler+0x7c>
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800033c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b12      	ldr	r3, [pc, #72]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000346:	4798      	blx	r3
	if (EXTI->PR & 1<<14)	{	EXTI->PR |= (1<<14)	; GP_IRQ_CallBack[14]()	;	}
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000350:	2b00      	cmp	r3, #0
 8000352:	d008      	beq.n	8000366 <EXTI15_10_IRQHandler+0x9a>
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a0b      	ldr	r2, [pc, #44]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800035a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800035e:	6153      	str	r3, [r2, #20]
 8000360:	4b0a      	ldr	r3, [pc, #40]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000364:	4798      	blx	r3
	if (EXTI->PR & 1<<15)	{	EXTI->PR |= (1<<15)	; GP_IRQ_CallBack[15]()	;	}
 8000366:	4b08      	ldr	r3, [pc, #32]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800036e:	2b00      	cmp	r3, #0
 8000370:	d008      	beq.n	8000384 <EXTI15_10_IRQHandler+0xb8>
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a04      	ldr	r2, [pc, #16]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b03      	ldr	r3, [pc, #12]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000382:	4798      	blx	r3
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40010400 	.word	0x40010400
 800038c:	20000020 	.word	0x20000020

08000390 <Get_CRLH_Position>:

#include "STM32_F103C6_GPIO_Driver.h"


uint8_t Get_CRLH_Position(uint16_t PinNumber)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	80fb      	strh	r3, [r7, #6]
	switch (PinNumber)
 800039a:	88fb      	ldrh	r3, [r7, #6]
 800039c:	2b80      	cmp	r3, #128	; 0x80
 800039e:	d042      	beq.n	8000426 <Get_CRLH_Position+0x96>
 80003a0:	2b80      	cmp	r3, #128	; 0x80
 80003a2:	dc11      	bgt.n	80003c8 <Get_CRLH_Position+0x38>
 80003a4:	2b08      	cmp	r3, #8
 80003a6:	d036      	beq.n	8000416 <Get_CRLH_Position+0x86>
 80003a8:	2b08      	cmp	r3, #8
 80003aa:	dc06      	bgt.n	80003ba <Get_CRLH_Position+0x2a>
 80003ac:	2b02      	cmp	r3, #2
 80003ae:	d02e      	beq.n	800040e <Get_CRLH_Position+0x7e>
 80003b0:	2b04      	cmp	r3, #4
 80003b2:	d02e      	beq.n	8000412 <Get_CRLH_Position+0x82>
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d028      	beq.n	800040a <Get_CRLH_Position+0x7a>
 80003b8:	e047      	b.n	800044a <Get_CRLH_Position+0xba>
 80003ba:	2b20      	cmp	r3, #32
 80003bc:	d02f      	beq.n	800041e <Get_CRLH_Position+0x8e>
 80003be:	2b40      	cmp	r3, #64	; 0x40
 80003c0:	d02f      	beq.n	8000422 <Get_CRLH_Position+0x92>
 80003c2:	2b10      	cmp	r3, #16
 80003c4:	d029      	beq.n	800041a <Get_CRLH_Position+0x8a>
 80003c6:	e040      	b.n	800044a <Get_CRLH_Position+0xba>
 80003c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80003cc:	d033      	beq.n	8000436 <Get_CRLH_Position+0xa6>
 80003ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80003d2:	dc09      	bgt.n	80003e8 <Get_CRLH_Position+0x58>
 80003d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80003d8:	d029      	beq.n	800042e <Get_CRLH_Position+0x9e>
 80003da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80003de:	d028      	beq.n	8000432 <Get_CRLH_Position+0xa2>
 80003e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003e4:	d021      	beq.n	800042a <Get_CRLH_Position+0x9a>
 80003e6:	e030      	b.n	800044a <Get_CRLH_Position+0xba>
 80003e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003ec:	d027      	beq.n	800043e <Get_CRLH_Position+0xae>
 80003ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003f2:	dc03      	bgt.n	80003fc <Get_CRLH_Position+0x6c>
 80003f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80003f8:	d01f      	beq.n	800043a <Get_CRLH_Position+0xaa>
 80003fa:	e026      	b.n	800044a <Get_CRLH_Position+0xba>
 80003fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000400:	d01f      	beq.n	8000442 <Get_CRLH_Position+0xb2>
 8000402:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000406:	d01e      	beq.n	8000446 <Get_CRLH_Position+0xb6>
 8000408:	e01f      	b.n	800044a <Get_CRLH_Position+0xba>
	{
	case GPIO_PIN_0:
		return 0;  // 0, 1: MODE . 2, 3: CNF
 800040a:	2300      	movs	r3, #0
 800040c:	e01e      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_1:
		return 4;  // 4, 5: MODE . 6, 7: CNF
 800040e:	2304      	movs	r3, #4
 8000410:	e01c      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_2:
		return 8;
 8000412:	2308      	movs	r3, #8
 8000414:	e01a      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_3:
		return 12;
 8000416:	230c      	movs	r3, #12
 8000418:	e018      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_4:
		return 16;
 800041a:	2310      	movs	r3, #16
 800041c:	e016      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_5:
		return 20;
 800041e:	2314      	movs	r3, #20
 8000420:	e014      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_6:
		return 24;
 8000422:	2318      	movs	r3, #24
 8000424:	e012      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_7:
		return 28;
 8000426:	231c      	movs	r3, #28
 8000428:	e010      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;

	case GPIO_PIN_8:
		return 0;
 800042a:	2300      	movs	r3, #0
 800042c:	e00e      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_9:
		return 4;
 800042e:	2304      	movs	r3, #4
 8000430:	e00c      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_10:
		return 8;
 8000432:	2308      	movs	r3, #8
 8000434:	e00a      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_11:
		return 12;
 8000436:	230c      	movs	r3, #12
 8000438:	e008      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_12:
		return 16;
 800043a:	2310      	movs	r3, #16
 800043c:	e006      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_13:
		return 20;
 800043e:	2314      	movs	r3, #20
 8000440:	e004      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_14:
		return 24;
 8000442:	2318      	movs	r3, #24
 8000444:	e002      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;
	case GPIO_PIN_15:
		return 28;
 8000446:	231c      	movs	r3, #28
 8000448:	e000      	b.n	800044c <Get_CRLH_Position+0xbc>
		break;

	}

	return 0;
 800044a:	2300      	movs	r3, #0
}
 800044c:	4618      	mov	r0, r3
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	bc80      	pop	{r7}
 8000454:	4770      	bx	lr

08000456 <MCAL_GPIO_Init>:
 * @return value    -None
 * Note				-STM32F103C6 MCU has GPIO A,B,C,D,E Modules
 * 					 But LQFP48 has only GPIO A,B, PART of C/D exported as external PINS from the MCU
 */
void MCAL_GPIO_Init (GPIO_TypeDef *GPIO_PortX, GPIO_PinConfig_t* PinConfig)
{
 8000456:	b590      	push	{r4, r7, lr}
 8000458:	b085      	sub	sp, #20
 800045a:	af00      	add	r7, sp, #0
 800045c:	6078      	str	r0, [r7, #4]
 800045e:	6039      	str	r1, [r7, #0]
	//Port configuration register low (GPIOx_CRL) Configure PINs from 0 >>> 7
	//Port configuration register high(GPIOx_CRH) Configure PINs from 8 >>> 15

	volatile uint32_t* ConfigRegister = NULL;
 8000460:	2300      	movs	r3, #0
 8000462:	60bb      	str	r3, [r7, #8]
	uint8_t PIN_Config = 0;
 8000464:	2300      	movs	r3, #0
 8000466:	73fb      	strb	r3, [r7, #15]

	ConfigRegister = (PinConfig->GPIO_Pin_Number < GPIO_PIN_8)? &GPIO_PortX->CRL   : &GPIO_PortX->CRH;
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	881b      	ldrh	r3, [r3, #0]
 800046c:	2bff      	cmp	r3, #255	; 0xff
 800046e:	d801      	bhi.n	8000474 <MCAL_GPIO_Init+0x1e>
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	e001      	b.n	8000478 <MCAL_GPIO_Init+0x22>
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	3304      	adds	r3, #4
 8000478:	60bb      	str	r3, [r7, #8]

	//clear MODE, CNF
	(*ConfigRegister) &= ~(0xF << Get_CRLH_Position(PinConfig->GPIO_Pin_Number));
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	881b      	ldrh	r3, [r3, #0]
 800047e:	4618      	mov	r0, r3
 8000480:	f7ff ff86 	bl	8000390 <Get_CRLH_Position>
 8000484:	4603      	mov	r3, r0
 8000486:	461a      	mov	r2, r3
 8000488:	230f      	movs	r3, #15
 800048a:	4093      	lsls	r3, r2
 800048c:	43da      	mvns	r2, r3
 800048e:	68bb      	ldr	r3, [r7, #8]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	401a      	ands	r2, r3
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	601a      	str	r2, [r3, #0]

	//if Pin is output
	if ( (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP) )
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	789b      	ldrb	r3, [r3, #2]
 800049c:	2b07      	cmp	r3, #7
 800049e:	d00f      	beq.n	80004c0 <MCAL_GPIO_Init+0x6a>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	789b      	ldrb	r3, [r3, #2]
 80004a4:	2b06      	cmp	r3, #6
 80004a6:	d00b      	beq.n	80004c0 <MCAL_GPIO_Init+0x6a>
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	789b      	ldrb	r3, [r3, #2]
 80004ac:	2b07      	cmp	r3, #7
 80004ae:	d007      	beq.n	80004c0 <MCAL_GPIO_Init+0x6a>
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	789b      	ldrb	r3, [r3, #2]
 80004b4:	2b05      	cmp	r3, #5
 80004b6:	d003      	beq.n	80004c0 <MCAL_GPIO_Init+0x6a>
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	789b      	ldrb	r3, [r3, #2]
 80004bc:	2b04      	cmp	r3, #4
 80004be:	d10e      	bne.n	80004de <MCAL_GPIO_Init+0x88>
	{
		//Set MODE, CNF
		PIN_Config = ((((PinConfig->GPIO_MODE - 4) << 2) | (PinConfig->GPIO_Output_Speed)) & 0x0F);
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	789b      	ldrb	r3, [r3, #2]
 80004c4:	3b04      	subs	r3, #4
 80004c6:	009b      	lsls	r3, r3, #2
 80004c8:	b25a      	sxtb	r2, r3
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	78db      	ldrb	r3, [r3, #3]
 80004ce:	b25b      	sxtb	r3, r3
 80004d0:	4313      	orrs	r3, r2
 80004d2:	b25b      	sxtb	r3, r3
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	f003 030f 	and.w	r3, r3, #15
 80004da:	73fb      	strb	r3, [r7, #15]
 80004dc:	e02c      	b.n	8000538 <MCAL_GPIO_Init+0xe2>
	}
	//if Pin is input
	else  // MODE = 00: Input mode (reset state)
	{
		if ( (PinConfig->GPIO_MODE == GPIO_MODE_INPUT_FLOATING) || (PinConfig->GPIO_MODE == GPIO_MODE_ANALOG) )
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	789b      	ldrb	r3, [r3, #2]
 80004e2:	2b01      	cmp	r3, #1
 80004e4:	d003      	beq.n	80004ee <MCAL_GPIO_Init+0x98>
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	789b      	ldrb	r3, [r3, #2]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d107      	bne.n	80004fe <MCAL_GPIO_Init+0xa8>
		{
			//Set MODE 00, CNF
			PIN_Config = ((((PinConfig->GPIO_MODE) << 2) | 0X0) & 0x0F);
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	789b      	ldrb	r3, [r3, #2]
 80004f2:	009b      	lsls	r3, r3, #2
 80004f4:	b2db      	uxtb	r3, r3
 80004f6:	f003 030f 	and.w	r3, r3, #15
 80004fa:	73fb      	strb	r3, [r7, #15]
 80004fc:	e01c      	b.n	8000538 <MCAL_GPIO_Init+0xe2>
		}
		else if (PinConfig->GPIO_MODE == GPIO_MODE_AF_INPUT)  //Consider it as input floating
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	789b      	ldrb	r3, [r3, #2]
 8000502:	2b08      	cmp	r3, #8
 8000504:	d102      	bne.n	800050c <MCAL_GPIO_Init+0xb6>
		{
			//Set MODE 00, CNF
			PIN_Config = ((((GPIO_MODE_INPUT_FLOATING) << 2) | 0X0) & 0x0F);
 8000506:	2304      	movs	r3, #4
 8000508:	73fb      	strb	r3, [r7, #15]
 800050a:	e015      	b.n	8000538 <MCAL_GPIO_Init+0xe2>
		}
		else  //PU PD Input
		{
			PIN_Config = ((((GPIO_MODE_INPUT_PUR) << 2) | 0X0) & 0x0F);
 800050c:	2308      	movs	r3, #8
 800050e:	73fb      	strb	r3, [r7, #15]

			if (PinConfig->GPIO_MODE == GPIO_MODE_INPUT_PUR)
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	789b      	ldrb	r3, [r3, #2]
 8000514:	2b02      	cmp	r3, #2
 8000516:	d107      	bne.n	8000528 <MCAL_GPIO_Init+0xd2>
			{
				//PxODR = 1 Input pull-up :Table 20. port bit configuration table
				GPIO_PortX->ODR |= PinConfig->GPIO_Pin_Number;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	68db      	ldr	r3, [r3, #12]
 800051c:	683a      	ldr	r2, [r7, #0]
 800051e:	8812      	ldrh	r2, [r2, #0]
 8000520:	431a      	orrs	r2, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	60da      	str	r2, [r3, #12]
 8000526:	e007      	b.n	8000538 <MCAL_GPIO_Init+0xe2>
			}
			else
			{
				//PxODR = 1 Input pull-up :Table 20. port bit configuration table
				GPIO_PortX->ODR &= ~(PinConfig->GPIO_Pin_Number);
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	68db      	ldr	r3, [r3, #12]
 800052c:	683a      	ldr	r2, [r7, #0]
 800052e:	8812      	ldrh	r2, [r2, #0]
 8000530:	43d2      	mvns	r2, r2
 8000532:	401a      	ands	r2, r3
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	60da      	str	r2, [r3, #12]

		}

	}
	//Write on the CRL or CRH
	(*ConfigRegister) |= ( (PIN_Config) << Get_CRLH_Position(PinConfig->GPIO_Pin_Number) );
 8000538:	7bfc      	ldrb	r4, [r7, #15]
 800053a:	683b      	ldr	r3, [r7, #0]
 800053c:	881b      	ldrh	r3, [r3, #0]
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff ff26 	bl	8000390 <Get_CRLH_Position>
 8000544:	4603      	mov	r3, r0
 8000546:	fa04 f203 	lsl.w	r2, r4, r3
 800054a:	68bb      	ldr	r3, [r7, #8]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	431a      	orrs	r2, r3
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	601a      	str	r2, [r3, #0]
}
 8000554:	bf00      	nop
 8000556:	3714      	adds	r7, #20
 8000558:	46bd      	mov	sp, r7
 800055a:	bd90      	pop	{r4, r7, pc}

0800055c <MCAL_RCC_GetSYS_CLKFreq>:
//1110: SYSCLK divided by 256
//1111: SYSCLK divided by 512
const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9};

uint32_t MCAL_RCC_GetSYS_CLKFreq(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
//	Set and cleared by hardware to indicate which clock source is used as system clock
//	00: HSI oscillator used as system clock
//	01: HSE oscillator used as system clock
//	10: PLL used as system clock
//	11: not applicable
	switch ((RCC->CFGR >> 2) & 0b11 )
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <MCAL_RCC_GetSYS_CLKFreq+0x30>)
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	089b      	lsrs	r3, r3, #2
 8000566:	f003 0303 	and.w	r3, r3, #3
 800056a:	2b01      	cmp	r3, #1
 800056c:	d006      	beq.n	800057c <MCAL_RCC_GetSYS_CLKFreq+0x20>
 800056e:	2b01      	cmp	r3, #1
 8000570:	d302      	bcc.n	8000578 <MCAL_RCC_GetSYS_CLKFreq+0x1c>
 8000572:	2b02      	cmp	r3, #2
 8000574:	d004      	beq.n	8000580 <MCAL_RCC_GetSYS_CLKFreq+0x24>
 8000576:	e005      	b.n	8000584 <MCAL_RCC_GetSYS_CLKFreq+0x28>
	{
	case 0:
		return HSI_RC_Clk;
 8000578:	4b05      	ldr	r3, [pc, #20]	; (8000590 <MCAL_RCC_GetSYS_CLKFreq+0x34>)
 800057a:	e003      	b.n	8000584 <MCAL_RCC_GetSYS_CLKFreq+0x28>
		break;
	case 1:
		// ToDo : need to calculate it // HSE User should specify it
		return HSE_Clock;
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <MCAL_RCC_GetSYS_CLKFreq+0x38>)
 800057e:	e001      	b.n	8000584 <MCAL_RCC_GetSYS_CLKFreq+0x28>
		break;
	case 2:
		// ToDo : need to calculate it PLLCLK and PLLMUL & PLL Source MUX
		return 16000000;
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <MCAL_RCC_GetSYS_CLKFreq+0x38>)
 8000582:	e7ff      	b.n	8000584 <MCAL_RCC_GetSYS_CLKFreq+0x28>
		break;
	}
}
 8000584:	4618      	mov	r0, r3
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr
 800058c:	40021000 	.word	0x40021000
 8000590:	007a1200 	.word	0x007a1200
 8000594:	00f42400 	.word	0x00f42400

08000598 <MCAL_RCC_GetHCLKFreq>:

uint32_t MCAL_RCC_GetHCLKFreq(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	// Bits 7:4 HPRE: AHB prescalar
	return (MCAL_RCC_GetSYS_CLKFreq() >> AHBPrescTable[ ( (RCC->CFGR >> 4) & 0xF) ] );
 800059c:	f7ff ffde 	bl	800055c <MCAL_RCC_GetSYS_CLKFreq>
 80005a0:	4601      	mov	r1, r0
 80005a2:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <MCAL_RCC_GetHCLKFreq+0x20>)
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	091b      	lsrs	r3, r3, #4
 80005a8:	f003 030f 	and.w	r3, r3, #15
 80005ac:	4a03      	ldr	r2, [pc, #12]	; (80005bc <MCAL_RCC_GetHCLKFreq+0x24>)
 80005ae:	5cd3      	ldrb	r3, [r2, r3]
 80005b0:	fa21 f303 	lsr.w	r3, r1, r3

}
 80005b4:	4618      	mov	r0, r3
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40021000 	.word	0x40021000
 80005bc:	08000ac4 	.word	0x08000ac4

080005c0 <MCAL_RCC_GetPCLK1Freq>:
uint32_t MCAL_RCC_GetPCLK1Freq(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
	// Bits 10:8 PPRE1: APB low-speed prescalar (APB1)
	return (MCAL_RCC_GetHCLKFreq() 	>> APBPrescTable[(RCC->CFGR >> 8) & 0b111]);
 80005c4:	f7ff ffe8 	bl	8000598 <MCAL_RCC_GetHCLKFreq>
 80005c8:	4601      	mov	r1, r0
 80005ca:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <MCAL_RCC_GetPCLK1Freq+0x20>)
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	0a1b      	lsrs	r3, r3, #8
 80005d0:	f003 0307 	and.w	r3, r3, #7
 80005d4:	4a03      	ldr	r2, [pc, #12]	; (80005e4 <MCAL_RCC_GetPCLK1Freq+0x24>)
 80005d6:	5cd3      	ldrb	r3, [r2, r3]
 80005d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80005dc:	4618      	mov	r0, r3
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40021000 	.word	0x40021000
 80005e4:	08000abc 	.word	0x08000abc

080005e8 <MCAL_RCC_GetPCLK2Freq>:
uint32_t MCAL_RCC_GetPCLK2Freq(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	// Bits 13:11 PPRE2: APB high-speed prescalar (APB2)
	return (MCAL_RCC_GetHCLKFreq() 	>> APBPrescTable[(RCC->CFGR >> 8) & 0b111]);
 80005ec:	f7ff ffd4 	bl	8000598 <MCAL_RCC_GetHCLKFreq>
 80005f0:	4601      	mov	r1, r0
 80005f2:	4b05      	ldr	r3, [pc, #20]	; (8000608 <MCAL_RCC_GetPCLK2Freq+0x20>)
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	0a1b      	lsrs	r3, r3, #8
 80005f8:	f003 0307 	and.w	r3, r3, #7
 80005fc:	4a03      	ldr	r2, [pc, #12]	; (800060c <MCAL_RCC_GetPCLK2Freq+0x24>)
 80005fe:	5cd3      	ldrb	r3, [r2, r3]
 8000600:	fa21 f303 	lsr.w	r3, r1, r3

}
 8000604:	4618      	mov	r0, r3
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40021000 	.word	0x40021000
 800060c:	08000abc 	.word	0x08000abc

08000610 <MCAL_UART_Init>:
 * @param[in]		- UART_Config: All UART Configuration EXTI_PinConfig_t
 * @retval 			- None
 * @Notes			- Support for new Asynchronous mode & Clock 8 MHz
 */
void MCAL_UART_Init(USART_TypeDef *USARTx, UART_Config* UART_Config)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	6039      	str	r1, [r7, #0]
	uint32_t pclk, BRR;

	Global_UART_Config = UART_Config;
 800061a:	4a54      	ldr	r2, [pc, #336]	; (800076c <MCAL_UART_Init+0x15c>)
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	6013      	str	r3, [r2, #0]

	// Enable the Clock for given UART Peripheral
	if (USARTx == USART1)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4a53      	ldr	r2, [pc, #332]	; (8000770 <MCAL_UART_Init+0x160>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d106      	bne.n	8000636 <MCAL_UART_Init+0x26>
	{
		RCC_USART1_CLK_EN();
 8000628:	4b52      	ldr	r3, [pc, #328]	; (8000774 <MCAL_UART_Init+0x164>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a51      	ldr	r2, [pc, #324]	; (8000774 <MCAL_UART_Init+0x164>)
 800062e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000632:	6193      	str	r3, [r2, #24]
 8000634:	e014      	b.n	8000660 <MCAL_UART_Init+0x50>
	}
	else if (USARTx == USART2)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4a4f      	ldr	r2, [pc, #316]	; (8000778 <MCAL_UART_Init+0x168>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d106      	bne.n	800064c <MCAL_UART_Init+0x3c>
	{
		RCC_USART2_CLK_EN();
 800063e:	4b4d      	ldr	r3, [pc, #308]	; (8000774 <MCAL_UART_Init+0x164>)
 8000640:	69db      	ldr	r3, [r3, #28]
 8000642:	4a4c      	ldr	r2, [pc, #304]	; (8000774 <MCAL_UART_Init+0x164>)
 8000644:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000648:	61d3      	str	r3, [r2, #28]
 800064a:	e009      	b.n	8000660 <MCAL_UART_Init+0x50>
	}
	else if (USARTx == USART3)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4a4b      	ldr	r2, [pc, #300]	; (800077c <MCAL_UART_Init+0x16c>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d105      	bne.n	8000660 <MCAL_UART_Init+0x50>
	{
		RCC_USART3_CLK_EN();
 8000654:	4b47      	ldr	r3, [pc, #284]	; (8000774 <MCAL_UART_Init+0x164>)
 8000656:	69db      	ldr	r3, [r3, #28]
 8000658:	4a46      	ldr	r2, [pc, #280]	; (8000774 <MCAL_UART_Init+0x164>)
 800065a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800065e:	61d3      	str	r3, [r2, #28]
	}

	// Enable USART Module
	// Bit 13 UE: USART Enable
	USARTx->CR1 |= 1<<13;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	60da      	str	r2, [r3, #12]

	// Enable USART Tx and Rx engines according to the USART_Mode_configuration item
	// USART_CR1 Bit 3 TE: Transmitter enable & Bit 2 RE: Receiver Enable
	USARTx->CR1 |= UART_Config->USART_Mode;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	683a      	ldr	r2, [r7, #0]
 8000672:	7812      	ldrb	r2, [r2, #0]
 8000674:	431a      	orrs	r2, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	60da      	str	r2, [r3, #12]

	// PAYLOAD Width
	// USARTx->CR1 Bit 12 M: Word length
	USARTx->CR1 |= UART_Config->Payload_Length;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	68db      	ldr	r3, [r3, #12]
 800067e:	683a      	ldr	r2, [r7, #0]
 8000680:	7a12      	ldrb	r2, [r2, #8]
 8000682:	431a      	orrs	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	60da      	str	r2, [r3, #12]

	// Configuration of parity control bit fields
	// USARTx->CR1 Bit 10 PCE: Parity control enable 		Bit 9 PS: Parity selection
	USARTx->CR1 |= UART_Config->Parity;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	683a      	ldr	r2, [r7, #0]
 800068e:	7a52      	ldrb	r2, [r2, #9]
 8000690:	431a      	orrs	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	60da      	str	r2, [r3, #12]

	// Configure the number of stop bits
	// USART_CR2 Bits 13:12 STOP:	STOP bits
	USARTx->CR2 |= UART_Config->StopBits;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	691b      	ldr	r3, [r3, #16]
 800069a:	683a      	ldr	r2, [r7, #0]
 800069c:	7a92      	ldrb	r2, [r2, #10]
 800069e:	431a      	orrs	r2, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	611a      	str	r2, [r3, #16]

	// USART Hardware Flow Control
	// USART_CR3 Bit 9 CISE: CTS enable 	Bit 8 RTSE: RTS enable
	USARTx->CR3 |= UART_Config->HardwareFlowControl;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	695b      	ldr	r3, [r3, #20]
 80006a8:	683a      	ldr	r2, [r7, #0]
 80006aa:	7ad2      	ldrb	r2, [r2, #11]
 80006ac:	431a      	orrs	r2, r3
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	615a      	str	r2, [r3, #20]

	// Configuration of BRR(BaudRate register)
	// PCLK1 for USART2, 3
	// PCLK2 for USART1
	if (USARTx == USART1)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a2e      	ldr	r2, [pc, #184]	; (8000770 <MCAL_UART_Init+0x160>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d103      	bne.n	80006c2 <MCAL_UART_Init+0xb2>
	{
		pclk = MCAL_RCC_GetPCLK2Freq();
 80006ba:	f7ff ff95 	bl	80005e8 <MCAL_RCC_GetPCLK2Freq>
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	e002      	b.n	80006c8 <MCAL_UART_Init+0xb8>
	}
	else
	{
		pclk = MCAL_RCC_GetPCLK1Freq();
 80006c2:	f7ff ff7d 	bl	80005c0 <MCAL_RCC_GetPCLK1Freq>
 80006c6:	60f8      	str	r0, [r7, #12]
	}

	// BuadRate Calculation
	BRR = UART_BRR_Register(pclk, UART_Config->BaudRate);
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	011b      	lsls	r3, r3, #4
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d4:	011a      	lsls	r2, r3, #4
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80006dc:	fb01 f103 	mul.w	r1, r1, r3
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	011b      	lsls	r3, r3, #4
 80006e6:	68f8      	ldr	r0, [r7, #12]
 80006e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80006ec:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80006f0:	fb00 f303 	mul.w	r3, r0, r3
 80006f4:	1acb      	subs	r3, r1, r3
 80006f6:	4922      	ldr	r1, [pc, #136]	; (8000780 <MCAL_UART_Init+0x170>)
 80006f8:	fba1 1303 	umull	r1, r3, r1, r3
 80006fc:	095b      	lsrs	r3, r3, #5
 80006fe:	f003 030f 	and.w	r3, r3, #15
 8000702:	4313      	orrs	r3, r2
 8000704:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	68ba      	ldr	r2, [r7, #8]
 800070a:	609a      	str	r2, [r3, #8]

	// Enable/Disable Interrupt
	// USART_CR1
	if (UART_Config->IRQ_Enable != UART_IRQ_Enable_NONE)
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	7b1b      	ldrb	r3, [r3, #12]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d026      	beq.n	8000762 <MCAL_UART_Init+0x152>
	{
		USARTx->CR1 |= (UART_Config->IRQ_Enable);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	683a      	ldr	r2, [r7, #0]
 800071a:	7b12      	ldrb	r2, [r2, #12]
 800071c:	431a      	orrs	r2, r3
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	60da      	str	r2, [r3, #12]

		// Enable NVIC For USARTx IRQ
		if (USARTx == USART1)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4a12      	ldr	r2, [pc, #72]	; (8000770 <MCAL_UART_Init+0x160>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d106      	bne.n	8000738 <MCAL_UART_Init+0x128>
		{
			NVIC_IRQ37_USART1_Enable;
 800072a:	4b16      	ldr	r3, [pc, #88]	; (8000784 <MCAL_UART_Init+0x174>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4a15      	ldr	r2, [pc, #84]	; (8000784 <MCAL_UART_Init+0x174>)
 8000730:	f043 0320 	orr.w	r3, r3, #32
 8000734:	6013      	str	r3, [r2, #0]
		{
			NVIC_IRQ39_USART3_Enable;
		}

	}
}
 8000736:	e014      	b.n	8000762 <MCAL_UART_Init+0x152>
		else if (USARTx == USART2)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4a0f      	ldr	r2, [pc, #60]	; (8000778 <MCAL_UART_Init+0x168>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d106      	bne.n	800074e <MCAL_UART_Init+0x13e>
			NVIC_IRQ38_USART2_Enable;
 8000740:	4b10      	ldr	r3, [pc, #64]	; (8000784 <MCAL_UART_Init+0x174>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a0f      	ldr	r2, [pc, #60]	; (8000784 <MCAL_UART_Init+0x174>)
 8000746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800074a:	6013      	str	r3, [r2, #0]
}
 800074c:	e009      	b.n	8000762 <MCAL_UART_Init+0x152>
		else if (USARTx == USART3)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4a0a      	ldr	r2, [pc, #40]	; (800077c <MCAL_UART_Init+0x16c>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d105      	bne.n	8000762 <MCAL_UART_Init+0x152>
			NVIC_IRQ39_USART3_Enable;
 8000756:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <MCAL_UART_Init+0x174>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a0a      	ldr	r2, [pc, #40]	; (8000784 <MCAL_UART_Init+0x174>)
 800075c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000760:	6013      	str	r3, [r2, #0]
}
 8000762:	bf00      	nop
 8000764:	3710      	adds	r7, #16
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	2000001c 	.word	0x2000001c
 8000770:	40013800 	.word	0x40013800
 8000774:	40021000 	.word	0x40021000
 8000778:	40004400 	.word	0x40004400
 800077c:	40004800 	.word	0x40004800
 8000780:	51eb851f 	.word	0x51eb851f
 8000784:	e000e104 	.word	0xe000e104

08000788 <MCAL_UART_SendData>:
 * @retval 			- None
 *
 * @Notes			- We should initialize USART First
 */
void MCAL_UART_SendData (USART_TypeDef *USARTx, uint16_t *pTxBuffer, enum Polling_Mechanism PollingEnable)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	4613      	mov	r3, r2
 8000794:	71fb      	strb	r3, [r7, #7]
	// Wait until TXE flag is set in the SR
	if (PollingEnable == enable)
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d106      	bne.n	80007aa <MCAL_UART_SendData+0x22>
	{
		while (!(USARTx->SR & 1<<7));
 800079c:	bf00      	nop
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d0f9      	beq.n	800079e <MCAL_UART_SendData+0x16>
		USARTx->DR = (*pTxBuffer & (uint16_t)0x01FF);
	}
	else
	{
		// This is 8bit data transfer
		USARTx->DR = (*pTxBuffer & (uint8_t)0xFF);
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	605a      	str	r2, [r3, #4]
	}
}
 80007b4:	bf00      	nop
 80007b6:	3714      	adds	r7, #20
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr
	...

080007c0 <MCAL_UART_ReceiveData>:
	// Wait till TC flag is set in the SR
	while(!(USARTx->SR & 1<<6));
}

void MCAL_UART_ReceiveData (USART_TypeDef *USARTx, uint16_t *pRxBuffer, enum Polling_Mechanism PollingEnable)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	4613      	mov	r3, r2
 80007cc:	71fb      	strb	r3, [r7, #7]
	// Wait until RXNE flag is set in the SR
	if (PollingEnable == enable)
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d106      	bne.n	80007e2 <MCAL_UART_ReceiveData+0x22>
	{
		while (!(USARTx->SR & 1<<5));
 80007d4:	bf00      	nop
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f003 0320 	and.w	r3, r3, #32
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d0f9      	beq.n	80007d6 <MCAL_UART_ReceiveData+0x16>

		}
	}
	else
	{
		if (Global_UART_Config->Parity == UART_Parity_NONE)
 80007e2:	4b0d      	ldr	r3, [pc, #52]	; (8000818 <MCAL_UART_ReceiveData+0x58>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	7a5b      	ldrb	r3, [r3, #9]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d107      	bne.n	80007fc <MCAL_UART_ReceiveData+0x3c>
		{
			// No Parity means that all 8 bits are data
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0xFF);
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	801a      	strh	r2, [r3, #0]
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0x7F);

		}

	}
}
 80007fa:	e007      	b.n	800080c <MCAL_UART_ReceiveData+0x4c>
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0x7F);
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	b29b      	uxth	r3, r3
 8000802:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000806:	b29a      	uxth	r2, r3
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	801a      	strh	r2, [r3, #0]
}
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	2000001c 	.word	0x2000001c

0800081c <MCAL_UART_GPIO_Set_Pins>:
 * @param[in]		- USARTx: where x can be (1..3 depending on device used)
 * @retval 			- None
 * @Notes			- Should enable the corresponding ALT & GPIO in RCC clock . Also called after MCAL_UART_Init()
 */
void MCAL_UART_GPIO_Set_Pins (USART_TypeDef *USARTx)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PinCfg;

	if (USARTx == USART1)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4a3b      	ldr	r2, [pc, #236]	; (8000914 <MCAL_UART_GPIO_Set_Pins+0xf8>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d118      	bne.n	800085e <MCAL_UART_GPIO_Set_Pins+0x42>
		// PA10 Rx
		// PA11 CTS
		// PA12 RTS

		// PA9 Tx
		PinCfg.GPIO_Pin_Number = GPIO_PIN_9;
 800082c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000830:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000832:	2306      	movs	r3, #6
 8000834:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000836:	2301      	movs	r3, #1
 8000838:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIO_PORTA, &PinCfg);
 800083a:	f107 030c 	add.w	r3, r7, #12
 800083e:	4619      	mov	r1, r3
 8000840:	4835      	ldr	r0, [pc, #212]	; (8000918 <MCAL_UART_GPIO_Set_Pins+0xfc>)
 8000842:	f7ff fe08 	bl	8000456 <MCAL_GPIO_Init>

		// PA10 Rx
		PinCfg.GPIO_Pin_Number = GPIO_PIN_10;
 8000846:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800084a:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 800084c:	2308      	movs	r3, #8
 800084e:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIO_PORTA, &PinCfg);
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	4619      	mov	r1, r3
 8000856:	4830      	ldr	r0, [pc, #192]	; (8000918 <MCAL_UART_GPIO_Set_Pins+0xfc>)
 8000858:	f7ff fdfd 	bl	8000456 <MCAL_GPIO_Init>


	}


}
 800085c:	e055      	b.n	800090a <MCAL_UART_GPIO_Set_Pins+0xee>
	else if (USARTx == USART2)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4a2e      	ldr	r2, [pc, #184]	; (800091c <MCAL_UART_GPIO_Set_Pins+0x100>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d125      	bne.n	80008b2 <MCAL_UART_GPIO_Set_Pins+0x96>
		PinCfg.GPIO_Pin_Number = GPIO_PIN_2;
 8000866:	2304      	movs	r3, #4
 8000868:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 800086a:	2306      	movs	r3, #6
 800086c:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 800086e:	2301      	movs	r3, #1
 8000870:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIO_PORTA, &PinCfg);
 8000872:	f107 030c 	add.w	r3, r7, #12
 8000876:	4619      	mov	r1, r3
 8000878:	4827      	ldr	r0, [pc, #156]	; (8000918 <MCAL_UART_GPIO_Set_Pins+0xfc>)
 800087a:	f7ff fdec 	bl	8000456 <MCAL_GPIO_Init>
		PinCfg.GPIO_Pin_Number = GPIO_PIN_3;
 800087e:	2308      	movs	r3, #8
 8000880:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 8000882:	2308      	movs	r3, #8
 8000884:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIO_PORTA, &PinCfg);
 8000886:	f107 030c 	add.w	r3, r7, #12
 800088a:	4619      	mov	r1, r3
 800088c:	4822      	ldr	r0, [pc, #136]	; (8000918 <MCAL_UART_GPIO_Set_Pins+0xfc>)
 800088e:	f7ff fde2 	bl	8000456 <MCAL_GPIO_Init>
		if (Global_UART_Config->HardwareFlowControl || Global_UART_Config->HardwareFlowControl == UART_HardwareFlowControl_CTS)
 8000892:	4b23      	ldr	r3, [pc, #140]	; (8000920 <MCAL_UART_GPIO_Set_Pins+0x104>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	7adb      	ldrb	r3, [r3, #11]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d036      	beq.n	800090a <MCAL_UART_GPIO_Set_Pins+0xee>
			PinCfg.GPIO_Pin_Number = GPIO_PIN_0;
 800089c:	2301      	movs	r3, #1
 800089e:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLOATING;
 80008a0:	2301      	movs	r3, #1
 80008a2:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIO_PORTA, &PinCfg);
 80008a4:	f107 030c 	add.w	r3, r7, #12
 80008a8:	4619      	mov	r1, r3
 80008aa:	481b      	ldr	r0, [pc, #108]	; (8000918 <MCAL_UART_GPIO_Set_Pins+0xfc>)
 80008ac:	f7ff fdd3 	bl	8000456 <MCAL_GPIO_Init>
}
 80008b0:	e02b      	b.n	800090a <MCAL_UART_GPIO_Set_Pins+0xee>
	else if (USARTx == USART3)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4a1b      	ldr	r2, [pc, #108]	; (8000924 <MCAL_UART_GPIO_Set_Pins+0x108>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d127      	bne.n	800090a <MCAL_UART_GPIO_Set_Pins+0xee>
		PinCfg.GPIO_Pin_Number = GPIO_PIN_10;
 80008ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008be:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 80008c0:	2306      	movs	r3, #6
 80008c2:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 80008c4:	2301      	movs	r3, #1
 80008c6:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIO_PORTB, &PinCfg);
 80008c8:	f107 030c 	add.w	r3, r7, #12
 80008cc:	4619      	mov	r1, r3
 80008ce:	4816      	ldr	r0, [pc, #88]	; (8000928 <MCAL_UART_GPIO_Set_Pins+0x10c>)
 80008d0:	f7ff fdc1 	bl	8000456 <MCAL_GPIO_Init>
		PinCfg.GPIO_Pin_Number = GPIO_PIN_11;
 80008d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008d8:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 80008da:	2308      	movs	r3, #8
 80008dc:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIO_PORTB, &PinCfg);
 80008de:	f107 030c 	add.w	r3, r7, #12
 80008e2:	4619      	mov	r1, r3
 80008e4:	4810      	ldr	r0, [pc, #64]	; (8000928 <MCAL_UART_GPIO_Set_Pins+0x10c>)
 80008e6:	f7ff fdb6 	bl	8000456 <MCAL_GPIO_Init>
		if (Global_UART_Config->HardwareFlowControl || Global_UART_Config->HardwareFlowControl == UART_HardwareFlowControl_CTS)
 80008ea:	4b0d      	ldr	r3, [pc, #52]	; (8000920 <MCAL_UART_GPIO_Set_Pins+0x104>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	7adb      	ldrb	r3, [r3, #11]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d00a      	beq.n	800090a <MCAL_UART_GPIO_Set_Pins+0xee>
			PinCfg.GPIO_Pin_Number = GPIO_PIN_13;
 80008f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008f8:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLOATING;
 80008fa:	2301      	movs	r3, #1
 80008fc:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIO_PORTB, &PinCfg);
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	4619      	mov	r1, r3
 8000904:	4808      	ldr	r0, [pc, #32]	; (8000928 <MCAL_UART_GPIO_Set_Pins+0x10c>)
 8000906:	f7ff fda6 	bl	8000456 <MCAL_GPIO_Init>
}
 800090a:	bf00      	nop
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40013800 	.word	0x40013800
 8000918:	40010800 	.word	0x40010800
 800091c:	40004400 	.word	0x40004400
 8000920:	2000001c 	.word	0x2000001c
 8000924:	40004800 	.word	0x40004800
 8000928:	40010c00 	.word	0x40010c00

0800092c <USART1_IRQHandler>:


// ISR

void USART1_IRQHandler (void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 8000930:	4b02      	ldr	r3, [pc, #8]	; (800093c <USART1_IRQHandler+0x10>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	691b      	ldr	r3, [r3, #16]
 8000936:	4798      	blx	r3
}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	2000001c 	.word	0x2000001c

08000940 <USART2_IRQHandler>:

void USART2_IRQHandler (void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 8000944:	4b02      	ldr	r3, [pc, #8]	; (8000950 <USART2_IRQHandler+0x10>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	691b      	ldr	r3, [r3, #16]
 800094a:	4798      	blx	r3
}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	2000001c 	.word	0x2000001c

08000954 <USART3_IRQHandler>:

void USART3_IRQHandler (void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 8000958:	4b02      	ldr	r3, [pc, #8]	; (8000964 <USART3_IRQHandler+0x10>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	691b      	ldr	r3, [r3, #16]
 800095e:	4798      	blx	r3
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	2000001c 	.word	0x2000001c

08000968 <Abdallah_UART_IRQ_Callback>:
 * =====================================
 * 		CallBack Functions Prototypes
 * =====================================
 */
void Abdallah_UART_IRQ_Callback (void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
	MCAL_UART_ReceiveData(USART1, &ch, disable);
 800096c:	2201      	movs	r2, #1
 800096e:	4905      	ldr	r1, [pc, #20]	; (8000984 <Abdallah_UART_IRQ_Callback+0x1c>)
 8000970:	4805      	ldr	r0, [pc, #20]	; (8000988 <Abdallah_UART_IRQ_Callback+0x20>)
 8000972:	f7ff ff25 	bl	80007c0 <MCAL_UART_ReceiveData>
	MCAL_UART_SendData(USART1, &ch, enable);
 8000976:	2200      	movs	r2, #0
 8000978:	4902      	ldr	r1, [pc, #8]	; (8000984 <Abdallah_UART_IRQ_Callback+0x1c>)
 800097a:	4803      	ldr	r0, [pc, #12]	; (8000988 <Abdallah_UART_IRQ_Callback+0x20>)
 800097c:	f7ff ff04 	bl	8000788 <MCAL_UART_SendData>
}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}
 8000984:	2000005c 	.word	0x2000005c
 8000988:	40013800 	.word	0x40013800

0800098c <main>:


/* ==================================== Main Program ======================================= */
int main(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
	UART_Config UART_Configure;

	clock_init();
 8000992:	f000 f81f 	bl	80009d4 <clock_init>

	UART_Configure.BaudRate = UART_BaudRate_115200;
 8000996:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800099a:	60bb      	str	r3, [r7, #8]
	UART_Configure.HardwareFlowControl = UART_HardwareFlowControl_NONE;
 800099c:	2300      	movs	r3, #0
 800099e:	73fb      	strb	r3, [r7, #15]
	UART_Configure.IRQ_Enable = UART_IRQ_Enable_RXNEIE;
 80009a0:	2320      	movs	r3, #32
 80009a2:	743b      	strb	r3, [r7, #16]
	UART_Configure.P_IRQ_CallBack = Abdallah_UART_IRQ_Callback;
 80009a4:	4b09      	ldr	r3, [pc, #36]	; (80009cc <main+0x40>)
 80009a6:	617b      	str	r3, [r7, #20]
	UART_Configure.Parity = UART_Parity_NONE;
 80009a8:	2300      	movs	r3, #0
 80009aa:	737b      	strb	r3, [r7, #13]
	UART_Configure.Payload_Length = UART_Payload_Length_8B;
 80009ac:	2300      	movs	r3, #0
 80009ae:	733b      	strb	r3, [r7, #12]
	UART_Configure.StopBits = UART_StopBits__1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	73bb      	strb	r3, [r7, #14]
	UART_Configure.USART_Mode = UART_Mode_Tx_Rx;
 80009b4:	230c      	movs	r3, #12
 80009b6:	713b      	strb	r3, [r7, #4]

	MCAL_UART_Init(USART1, &UART_Configure);
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	4619      	mov	r1, r3
 80009bc:	4804      	ldr	r0, [pc, #16]	; (80009d0 <main+0x44>)
 80009be:	f7ff fe27 	bl	8000610 <MCAL_UART_Init>
	MCAL_UART_GPIO_Set_Pins(USART1);
 80009c2:	4803      	ldr	r0, [pc, #12]	; (80009d0 <main+0x44>)
 80009c4:	f7ff ff2a 	bl	800081c <MCAL_UART_GPIO_Set_Pins>

	while(1)
 80009c8:	e7fe      	b.n	80009c8 <main+0x3c>
 80009ca:	bf00      	nop
 80009cc:	08000969 	.word	0x08000969
 80009d0:	40013800 	.word	0x40013800

080009d4 <clock_init>:
}


/* ============= clock init definition ============== */
void clock_init()
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
	// Enable clock of Port A
	RCC_GPIO_PORTA_CLK_EN();
 80009d8:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <clock_init+0x30>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a09      	ldr	r2, [pc, #36]	; (8000a04 <clock_init+0x30>)
 80009de:	f043 0304 	orr.w	r3, r3, #4
 80009e2:	6193      	str	r3, [r2, #24]

	// Enable clock of Port B
	RCC_GPIO_PORTB_CLK_EN();
 80009e4:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <clock_init+0x30>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	4a06      	ldr	r2, [pc, #24]	; (8000a04 <clock_init+0x30>)
 80009ea:	f043 0308 	orr.w	r3, r3, #8
 80009ee:	6193      	str	r3, [r2, #24]

	// Enable clock for AFIO
	RCC_AFIO_CLK_EN();
 80009f0:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <clock_init+0x30>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	4a03      	ldr	r2, [pc, #12]	; (8000a04 <clock_init+0x30>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	6193      	str	r3, [r2, #24]
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr
 8000a04:	40021000 	.word	0x40021000

08000a08 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a08:	480d      	ldr	r0, [pc, #52]	; (8000a40 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a0a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a0c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a10:	480c      	ldr	r0, [pc, #48]	; (8000a44 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a12:	490d      	ldr	r1, [pc, #52]	; (8000a48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a14:	4a0d      	ldr	r2, [pc, #52]	; (8000a4c <LoopForever+0xe>)
  movs r3, #0
 8000a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a18:	e002      	b.n	8000a20 <LoopCopyDataInit>

08000a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a1e:	3304      	adds	r3, #4

08000a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a24:	d3f9      	bcc.n	8000a1a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a26:	4a0a      	ldr	r2, [pc, #40]	; (8000a50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a28:	4c0a      	ldr	r4, [pc, #40]	; (8000a54 <LoopForever+0x16>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a2c:	e001      	b.n	8000a32 <LoopFillZerobss>

08000a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a30:	3204      	adds	r2, #4

08000a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a34:	d3fb      	bcc.n	8000a2e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a36:	f000 f811 	bl	8000a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a3a:	f7ff ffa7 	bl	800098c <main>

08000a3e <LoopForever>:

LoopForever:
    b LoopForever
 8000a3e:	e7fe      	b.n	8000a3e <LoopForever>
  ldr   r0, =_estack
 8000a40:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000a44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a48:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000a4c:	08000adc 	.word	0x08000adc
  ldr r2, =_sbss
 8000a50:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000a54:	20000060 	.word	0x20000060

08000a58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a58:	e7fe      	b.n	8000a58 <ADC1_2_IRQHandler>
	...

08000a5c <__libc_init_array>:
 8000a5c:	b570      	push	{r4, r5, r6, lr}
 8000a5e:	2500      	movs	r5, #0
 8000a60:	4e0c      	ldr	r6, [pc, #48]	; (8000a94 <__libc_init_array+0x38>)
 8000a62:	4c0d      	ldr	r4, [pc, #52]	; (8000a98 <__libc_init_array+0x3c>)
 8000a64:	1ba4      	subs	r4, r4, r6
 8000a66:	10a4      	asrs	r4, r4, #2
 8000a68:	42a5      	cmp	r5, r4
 8000a6a:	d109      	bne.n	8000a80 <__libc_init_array+0x24>
 8000a6c:	f000 f81a 	bl	8000aa4 <_init>
 8000a70:	2500      	movs	r5, #0
 8000a72:	4e0a      	ldr	r6, [pc, #40]	; (8000a9c <__libc_init_array+0x40>)
 8000a74:	4c0a      	ldr	r4, [pc, #40]	; (8000aa0 <__libc_init_array+0x44>)
 8000a76:	1ba4      	subs	r4, r4, r6
 8000a78:	10a4      	asrs	r4, r4, #2
 8000a7a:	42a5      	cmp	r5, r4
 8000a7c:	d105      	bne.n	8000a8a <__libc_init_array+0x2e>
 8000a7e:	bd70      	pop	{r4, r5, r6, pc}
 8000a80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a84:	4798      	blx	r3
 8000a86:	3501      	adds	r5, #1
 8000a88:	e7ee      	b.n	8000a68 <__libc_init_array+0xc>
 8000a8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a8e:	4798      	blx	r3
 8000a90:	3501      	adds	r5, #1
 8000a92:	e7f2      	b.n	8000a7a <__libc_init_array+0x1e>
 8000a94:	08000ad4 	.word	0x08000ad4
 8000a98:	08000ad4 	.word	0x08000ad4
 8000a9c:	08000ad4 	.word	0x08000ad4
 8000aa0:	08000ad8 	.word	0x08000ad8

08000aa4 <_init>:
 8000aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aa6:	bf00      	nop
 8000aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aaa:	bc08      	pop	{r3}
 8000aac:	469e      	mov	lr, r3
 8000aae:	4770      	bx	lr

08000ab0 <_fini>:
 8000ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ab2:	bf00      	nop
 8000ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ab6:	bc08      	pop	{r3}
 8000ab8:	469e      	mov	lr, r3
 8000aba:	4770      	bx	lr
