#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May 02 14:16:14 2017
# Process ID: 15000
# Current directory: C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.runs/synth_1
# Command line: vivado.exe -log super_top_level.vds -mode batch -messageDb vivado.pb -notrace -source super_top_level.tcl
# Log file: C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.runs/synth_1/super_top_level.vds
# Journal file: C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source super_top_level.tcl -notrace
Command: synth_design -top super_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 272.883 ; gain = 65.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/memdata.dat' is read successfully [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:120]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:122]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:123]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:133]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-256] done synthesizing module 'memory' (9#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (11#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (12#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (13#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (14#1) [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 315.813 ; gain = 108.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 315.813 ; gain = 108.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_m_IBUF'. [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/super_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/super_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 614.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bloco_de_Controle'
INFO: [Synth 8-5544] ROM "RF_Rq_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_Rp_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_W_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[156]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[155]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:37]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  inicio |                             0000 |                             0000
                   busca |                             0001 |                             0001
           decodificacao |                             0010 |                             0010
                carregar |                             0011 |                             0011
               armazenar |                             0100 |                             0100
                   somar |                             0101 |                             0101
      carregar_constante |                             0110 |                             0110
                subtrair |                             0111 |                             0111
          saltar_se_zero |                             1000 |                             1000
                  saltar |                             1011 |                             1001
                  shiftl |                             1001 |                             1010
                  shiftr |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bloco_de_Controle'
WARNING: [Synth 8-327] inferring latch for variable 'D_addr_reg' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:122]
WARNING: [Synth 8-327] inferring latch for variable 'RF_W_addr_reg' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:123]
WARNING: [Synth 8-327] inferring latch for variable 'RF_Rp_addr_reg' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-327] inferring latch for variable 'RF_Rq_addr_reg' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_s_reg' [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input    256 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 258   
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PC_somador 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ex_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input    256 Bit        Muxes := 1     
Module Bloco_de_Controle 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 255   
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
Module zero 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module decoder_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design super_top_level has port segmentos[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 614.203 ; gain = 407.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+--------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+----------------+---------------------------+-----------+----------------------+--------------+
|super_top_level | datapath/register/mem_reg | Implied   | 16 x 16              | RAM32M x 6   | 
+----------------+---------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[15]' (LD) to 'Unidade_controladora/ex_memory/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[10]' (LD) to 'Unidade_controladora/ex_memory/data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/ex_memory/data_reg[11] )
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[15]' (FDE) to 'Unidade_controladora/IR/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[10]' (FDE) to 'Unidade_controladora/IR/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[6]' (LD) to 'Unidade_controladora/ex_memory/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[5]' (LD) to 'Unidade_controladora/ex_memory/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[4]' (LD) to 'Unidade_controladora/ex_memory/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[3]' (LD) to 'Unidade_controladora/ex_memory/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[2]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[2]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/Bloco_de_Controle/ALU_s_reg[2] )
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[6]' (FDE) to 'Unidade_controladora/IR/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[5]' (FDE) to 'Unidade_controladora/IR/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[4]' (FDE) to 'Unidade_controladora/IR/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[3]' (FDE) to 'Unidade_controladora/IR/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[2]' (FDE) to 'Unidade_controladora/IR/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[5]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[4]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[3]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[251][4]' (FDE_1) to 'datapath/mem1/mem_reg[247][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[247][4]' (FDE_1) to 'datapath/mem1/mem_reg[243][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[243][4]' (FDE_1) to 'datapath/mem1/mem_reg[242][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[242][4]' (FDE_1) to 'datapath/mem1/mem_reg[241][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[241][4]' (FDE_1) to 'datapath/mem1/mem_reg[239][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[239][4]' (FDE_1) to 'datapath/mem1/mem_reg[235][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[235][4]' (FDE_1) to 'datapath/mem1/mem_reg[234][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[234][4]' (FDE_1) to 'datapath/mem1/mem_reg[233][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[233][4]' (FDE_1) to 'datapath/mem1/mem_reg[231][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[231][4]' (FDE_1) to 'datapath/mem1/mem_reg[230][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[230][4]' (FDE_1) to 'datapath/mem1/mem_reg[229][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[229][4]' (FDE_1) to 'datapath/mem1/mem_reg[227][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[227][4]' (FDE_1) to 'datapath/mem1/mem_reg[224][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[224][4]' (FDE_1) to 'datapath/mem1/mem_reg[223][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[223][4]' (FDE_1) to 'datapath/mem1/mem_reg[220][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[220][4]' (FDE_1) to 'datapath/mem1/mem_reg[219][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[219][4]' (FDE_1) to 'datapath/mem1/mem_reg[218][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[218][4]' (FDE_1) to 'datapath/mem1/mem_reg[217][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[217][4]' (FDE_1) to 'datapath/mem1/mem_reg[215][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[215][4]' (FDE_1) to 'datapath/mem1/mem_reg[214][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[214][4]' (FDE_1) to 'datapath/mem1/mem_reg[213][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[213][4]' (FDE_1) to 'datapath/mem1/mem_reg[211][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[211][4]' (FDE_1) to 'datapath/mem1/mem_reg[208][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[208][4]' (FDE_1) to 'datapath/mem1/mem_reg[207][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[207][4]' (FDE_1) to 'datapath/mem1/mem_reg[206][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[206][4]' (FDE_1) to 'datapath/mem1/mem_reg[205][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[205][4]' (FDE_1) to 'datapath/mem1/mem_reg[203][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[203][4]' (FDE_1) to 'datapath/mem1/mem_reg[199][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[199][4]' (FDE_1) to 'datapath/mem1/mem_reg[196][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[196][4]' (FDE_1) to 'datapath/mem1/mem_reg[194][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[194][4]' (FDE_1) to 'datapath/mem1/mem_reg[193][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[193][4]' (FDE_1) to 'datapath/mem1/mem_reg[192][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[192][4]' (FDE_1) to 'datapath/mem1/mem_reg[191][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[191][4]' (FDE_1) to 'datapath/mem1/mem_reg[187][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[187][4]' (FDE_1) to 'datapath/mem1/mem_reg[183][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[183][4]' (FDE_1) to 'datapath/mem1/mem_reg[179][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[179][4]' (FDE_1) to 'datapath/mem1/mem_reg[176][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[176][4]' (FDE_1) to 'datapath/mem1/mem_reg[175][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[175][4]' (FDE_1) to 'datapath/mem1/mem_reg[171][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[171][4]' (FDE_1) to 'datapath/mem1/mem_reg[167][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[167][4]' (FDE_1) to 'datapath/mem1/mem_reg[164][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[164][4]' (FDE_1) to 'datapath/mem1/mem_reg[162][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[162][4]' (FDE_1) to 'datapath/mem1/mem_reg[161][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[161][4]' (FDE_1) to 'datapath/mem1/mem_reg[160][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[160][4]' (FDE_1) to 'datapath/mem1/mem_reg[159][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[159][4]' (FDE_1) to 'datapath/mem1/mem_reg[158][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[158][4]' (FDE_1) to 'datapath/mem1/mem_reg[157][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[157][4]' (FDE_1) to 'datapath/mem1/mem_reg[155][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[155][4]' (FDE_1) to 'datapath/mem1/mem_reg[151][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[151][4]' (FDE_1) to 'datapath/mem1/mem_reg[148][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[148][4]' (FDE_1) to 'datapath/mem1/mem_reg[146][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[146][4]' (FDE_1) to 'datapath/mem1/mem_reg[145][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[145][4]' (FDE_1) to 'datapath/mem1/mem_reg[144][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[144][4]' (FDE_1) to 'datapath/mem1/mem_reg[143][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[143][4]' (FDE_1) to 'datapath/mem1/mem_reg[134][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[134][4]' (FDE_1) to 'datapath/mem1/mem_reg[133][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[133][4]' (FDE_1) to 'datapath/mem1/mem_reg[131][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[131][4]' (FDE_1) to 'datapath/mem1/mem_reg[127][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[127][4]' (FDE_1) to 'datapath/mem1/mem_reg[123][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[123][4]' (FDE_1) to 'datapath/mem1/mem_reg[119][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[119][4]' (FDE_1) to 'datapath/mem1/mem_reg[115][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[115][4]' (FDE_1) to 'datapath/mem1/mem_reg[112][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[112][4]' (FDE_1) to 'datapath/mem1/mem_reg[111][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[111][4]' (FDE_1) to 'datapath/mem1/mem_reg[107][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[107][4]' (FDE_1) to 'datapath/mem1/mem_reg[103][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[103][4]' (FDE_1) to 'datapath/mem1/mem_reg[100][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[100][4]' (FDE_1) to 'datapath/mem1/mem_reg[98][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[98][4]' (FDE_1) to 'datapath/mem1/mem_reg[97][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[97][4]' (FDE_1) to 'datapath/mem1/mem_reg[96][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[96][4]' (FDE_1) to 'datapath/mem1/mem_reg[95][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[95][4]' (FDE_1) to 'datapath/mem1/mem_reg[94][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[94][4]' (FDE_1) to 'datapath/mem1/mem_reg[93][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[93][4]' (FDE_1) to 'datapath/mem1/mem_reg[91][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[91][4]' (FDE_1) to 'datapath/mem1/mem_reg[87][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[87][4]' (FDE_1) to 'datapath/mem1/mem_reg[84][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[84][4]' (FDE_1) to 'datapath/mem1/mem_reg[82][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[82][4]' (FDE_1) to 'datapath/mem1/mem_reg[81][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[81][4]' (FDE_1) to 'datapath/mem1/mem_reg[80][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[80][4]' (FDE_1) to 'datapath/mem1/mem_reg[79][4]'
INFO: [Synth 8-3886] merging instance 'datapath/mem1/mem_reg[79][4]' (FDE_1) to 'datapath/mem1/mem_reg[70][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/IR/out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/mem1/mem_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[15]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[11]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[10]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[6]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[5]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[5]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/ALU_s_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[247][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[251][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[243][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[242][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[241][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[239][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[235][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[234][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[233][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[231][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[230][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[229][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[227][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[224][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[223][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[220][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[219][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[218][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[217][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[215][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[214][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[213][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[211][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[208][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[207][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[206][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[205][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[203][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[199][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[196][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[194][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[193][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[192][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[191][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[187][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[183][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[179][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[176][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[175][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[171][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[167][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[164][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[162][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[161][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[160][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[159][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[158][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[157][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[155][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[151][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[148][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[146][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[145][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[144][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[143][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[134][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[133][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[131][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[127][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[123][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[119][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[115][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[112][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[111][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[107][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[103][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[100][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[98][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[97][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[96][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[95][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[94][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[93][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[91][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[87][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[84][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[82][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[81][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[80][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[79][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[70][4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (datapath/mem1/mem_reg[69][4]) is unused and will be removed from module super_top_level.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 614.203 ; gain = 407.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 614.203 ; gain = 407.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    18|
|4     |LUT2   |    45|
|5     |LUT3   |    47|
|6     |LUT4   |    41|
|7     |LUT5   |    26|
|8     |LUT6   |   134|
|9     |MUXF7  |    17|
|10    |RAM32M |     6|
|11    |FDRE   |   197|
|12    |LD     |    22|
|13    |IBUF   |    18|
|14    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |   611|
|2     |  Unidade_controladora |Unidade_controladora |   103|
|3     |    Bloco_de_Controle  |Bloco_de_Controle    |    69|
|4     |    IR                 |IR                   |    13|
|5     |    PC                 |PC                   |    12|
|6     |    PC_somador         |PC_somador           |     1|
|7     |    ex_memory          |ex_memory            |     8|
|8     |  datapath             |datapath             |   400|
|9     |    alunit             |ALU                  |     5|
|10    |    mem1               |memory               |   213|
|11    |    register           |banco_registradores  |   182|
|12    |  decoder_7seg         |decoder_7seg         |    60|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4014 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 614.203 ; gain = 108.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 614.203 ; gain = 407.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 160 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 22 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
277 Infos, 117 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 614.203 ; gain = 407.039
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 614.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 02 14:17:26 2017...
