# TestBench_Arithmetic_Unit
Simple 32-bit Instruction CPU in SystemVerilog
Instruction Format
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4673 kB (elbread=427 elab2=4112 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: MUL: R1 =    24 (Expected: 24)
# KERNEL: SUB: R4 =     4 (Expected: 4)
# KERNEL: ADD: R5 =    14 (Expected: 14)
# KERNEL: OR:  R6 =     6 (Expected: 6)
# KERNEL: ADD: R7 =     8 (Expected: 8)
# RUNTIME: Info: RUNTIME_0068 testbench.sv (42): $finish called.
# KERNEL: Time: 50 ns,  Iteration: 0,  Instance: /test_multi_sub_add_or,  Process: @INITIAL#8_0@.
# KERNEL: stopped at time: 50 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
