# ECE564-Hardware-Accelerator

Hardware accelerator design for a small 2-layer convolutional neural network. All design is completed in Verilog, this is a completely hardware algorithm - absolutely no software is involved.
