$date
	Thu Sep 27 14:36:03 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2x1_conditional_tb $end
$scope module mux2x1_conditional_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var wire 1 $ res $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1"
0#
#30
1$
1#
#40
1!
0"
0#
#50
0$
1#
#60
1$
1"
0#
#70
1#
#80
