// Seed: 2236528522
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    output tri1  id_3
);
  assign id_1 = 1;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    inout logic id_1,
    input supply0 id_2,
    input logic id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri1 id_6
);
  assign id_1 = id_6 - 1;
  supply1 id_8;
  always id_1 <= id_3.id_3;
  tri1 id_9 = id_0;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_4,
      id_9
  );
  assign id_8 = 1;
endmodule
