regmap	,	V_14
socfpga_a10_fpga_write_init	,	F_16
ENOMEM	,	V_81
socfpga_a10_fpga_wait_for_pr_ready	,	F_14
A10_FPGAMGR_IMGCFG_STAT_F2S_PR_ERROR	,	V_38
socfpga_a10_fpga_mgr_ops	,	V_87
A10_FPGAMGR_IMGCFG_CTL_02_CDRATIO_SHIFT	,	V_36
FPGA_MGR_STATE_RESET	,	V_73
dev	,	V_2
buffer_32	,	V_62
mgr	,	V_33
socfpga_a10_fpga_write	,	F_18
A10_FPGAMGR_IMGCFG_STAT_F2S_CONDONE_PIN	,	V_67
"Timeout in final check. Status=%08xf\n"	,	L_2
socfpga_a10_fpga_state	,	F_21
val	,	V_17
A10_FPGAMGR_IMGCFG_STAT_F2S_USERMODE	,	V_66
clk	,	V_85
compress	,	V_26
A10_FPGAMGR_IMGCFG_STAT_F2S_MSEL_MASK	,	V_51
regmap_read	,	F_13
fpga_mgr_register	,	F_32
socfpga_a10_fpga_compressed	,	F_9
A10_FPGAMGR_IMGCFG_STAT_F2S_NCONFIG_PIN	,	V_53
CFGWDTH_16	,	V_50
A10_FPGAMGR_IMGCFG_CTL_01_S2F_NCE	,	V_65
cd_ratio	,	V_27
fpga_manager	,	V_32
GFP_KERNEL	,	V_80
device	,	V_1
A10_FPGAMGR_DCLKSTAT_OFST	,	V_5
ENODEV	,	V_84
socfpga_a10_fpga_probe	,	F_22
flags	,	V_48
FPGA_MGR_STATE_OPERATING	,	V_69
"no clock specified\n"	,	L_3
"could not enable clock\n"	,	L_4
A10_FPGAMGR_IMGCFG_STAT_F2S_PR_DONE	,	V_41
socfpga_a10_fpga_wait_for_pr_done	,	F_15
A10_FPGAMGR_DCLKCNT_OFST	,	V_4
socfpga_a10_fpga_get_cd_ratio	,	F_10
EBUSY	,	V_86
encrypt	,	V_25
socfpga_a10_fpga_write_complete	,	F_20
fpga_image_info	,	V_42
A10_FPGAMGR_IMGCFG_STAT_F2S_NSTATUS_PIN	,	V_54
A10_FPGAMGR_IMGCFG_CTL_01_OFST	,	V_7
A10_FPGAMGR_IMGCFG_STAT_F2S_CRC_ERROR	,	V_71
clk_prepare_enable	,	F_31
stat	,	V_45
devm_ioremap_resource	,	F_25
A10_FPGAMGR_IMGCFG_CTL_01_S2F_NENABLE_CONFIG	,	V_55
i	,	V_37
fpga_data_addr	,	V_63
EFAULT	,	V_64
FPGA_MGR_STATE_WRITE_COMPLETE_ERR	,	V_72
regmap_update_bits	,	F_4
regmap_read_poll_timeout	,	F_7
EINVAL	,	V_22
FPGA_MGR_STATE_UNKNOWN	,	V_74
buf	,	V_34
width	,	V_12
A10_FPGAMGR_IMGCFG_CTL_01_S2F_PR_REQUEST	,	V_61
platform_device	,	V_75
cfg_width	,	V_24
socfpga_a10_fpga_generate_dclks	,	F_5
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NENABLE_CONDONE	,	V_59
A10_FPGAMGR_IMGCFG_CTL_02_CDRATIO_MASK	,	V_35
socfpga_a10_fpga_encrypted	,	F_8
__iomem	,	T_3
buf32	,	V_19
socfpga_a10_fpga_set_cdratio	,	F_11
fpga_mgr_unregister	,	F_35
A10_FPGAMGR_IMGCFG_CTL_02_CFGWIDTH	,	V_15
size_t	,	T_2
dev_dbg	,	F_17
a10_fpga_priv	,	V_10
CDRATIO_x4	,	V_29
"Fail: invalid msel=%d\n"	,	L_1
pdev	,	V_76
CDRATIO_x1	,	V_28
CDRATIO_x2	,	V_30
reg	,	V_3
u32	,	T_1
priv	,	V_11
info	,	V_43
socfpga_a10_fpga_writeable_reg	,	F_1
ret	,	V_47
A10_FPGAMGR_IMGCFG_CTL_02_EN_CFG_CTRL	,	V_56
res	,	V_79
RBF_DECOMPRESS_OFFSET	,	V_23
A10_FPGAMGR_DCLKSTAT_DCLKDONE	,	V_18
resource	,	V_78
count	,	V_16
PTR_ERR	,	F_27
fpga_mgr_states	,	V_68
ETIMEDOUT	,	V_40
A10_FPGAMGR_IMGCFG_CTL_00_OFST	,	V_6
buf32_size	,	V_20
FPGA_MGR_STATE_WRITE	,	V_70
RBF_ENCRYPTION_MODE_OFFSET	,	V_21
socfpga_a10_fpga_read_stat	,	F_12
platform_get_resource	,	F_24
devm_kzalloc	,	F_23
platform_get_drvdata	,	F_34
A10_FPGAMGR_IMGCFG_CTL_02_OFST	,	V_8
dev_err	,	F_30
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NENABLE_NCONFIG	,	V_57
devm_regmap_init_mmio	,	F_28
"SoCFPGA Arria10 FPGA Manager"	,	L_5
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NENABLE_NSTATUS	,	V_58
socfpga_a10_fpga_readable_reg	,	F_2
socfpga_a10_fpga_set_cfg_width	,	F_3
regmap_write	,	F_6
reg_base	,	V_77
IORESOURCE_MEM	,	V_82
A10_FPGAMGR_IMGCFG_CTL_02_CFGWIDTH_SHIFT	,	V_13
mask	,	V_46
socfpga_a10_fpga_remove	,	F_33
devm_clk_get	,	F_29
writel	,	F_19
clk_disable_unprepare	,	F_36
FPGA_MGR_PARTIAL_RECONFIG	,	V_49
A10_FPGAMGR_IMGCFG_CTL_00_S2F_NCONFIG	,	V_60
CFGWDTH_32	,	V_31
A10_FPGAMGR_IMGCFG_STAT_F2S_MSEL_SHIFT	,	V_52
socfpga_a10_fpga_regmap_config	,	V_83
A10_FPGAMGR_IMGCFG_STAT_OFST	,	V_9
msel	,	V_44
A10_FPGAMGR_IMGCFG_STAT_F2S_PR_READY	,	V_39
IS_ERR	,	F_26
