\hypertarget{union__hw__vref__sc}{}\section{\+\_\+hw\+\_\+vref\+\_\+sc Union Reference}
\label{union__hw__vref__sc}\index{\+\_\+hw\+\_\+vref\+\_\+sc@{\+\_\+hw\+\_\+vref\+\_\+sc}}


H\+W\+\_\+\+V\+R\+E\+F\+\_\+\+SC -\/ V\+R\+EF Status and Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+vref.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields}{\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__vref__sc_a0d63bb80cc94cf554961ca71a0faf118}{}\label{union__hw__vref__sc_a0d63bb80cc94cf554961ca71a0faf118}

\item 
struct \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields}{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__vref__sc_a3fc8df6ffd4945cdc288ee1c360d5804}{}\label{union__hw__vref__sc_a3fc8df6ffd4945cdc288ee1c360d5804}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+V\+R\+E\+F\+\_\+\+SC -\/ V\+R\+EF Status and Control Register (RW) 

Reset value\+: 0x00U

This register contains the control bits used to enable the internal voltage reference and to select the buffer mode to be used. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+vref.\+h\end{DoxyCompactItemize}
