
Disassembly of ./on_board/DSPFuzz.out:

DATA section .cinit, 0x77 words load/run at 0x9A9C
009a9c:               ___cinit__:
009a9c:               cinit:
009a9c:               .cinit:
009a9c: 0001             .word 0x0001
009a9d: 0133             .word 0x0133
009a9e: 8800             .word 0x8800
009a9f: 0000             .word 0x0000
009aa0: 0001             .word 0x0001
009aa1: 0133             .word 0x0133
009aa2: 8900             .word 0x8900
009aa3: 0000             .word 0x0000
009aa4: 0002             .word 0x0002
009aa5: 0133             .word 0x0133
009aa6: 8c00             .word 0x8c00
009aa7: 0000             .word 0x0000
009aa8: 0000             .word 0x0000
009aa9: 0001             .word 0x0001
009aaa: 0135             .word 0x0135
009aab: 1e00             .word 0x1e00
009aac: 0000             .word 0x0000
009aad: 0002             .word 0x0002
009aae: 0135             .word 0x0135
009aaf: 2000             .word 0x2000
009ab0: 0000             .word 0x0000
009ab1: 0000             .word 0x0000
009ab2: 0001             .word 0x0001
009ab3: 0135             .word 0x0135
009ab4: 1f00             .word 0x1f00
009ab5: 0000             .word 0x0000
009ab6: 0001             .word 0x0001
009ab7: 0135             .word 0x0135
009ab8: 2200             .word 0x2200
009ab9: 0009             .word 0x0009
009aba: 0001             .word 0x0001
009abb: 0135             .word 0x0135
009abc: 2300             .word 0x2300
009abd: 0000             .word 0x0000
009abe: 0001             .word 0x0001
009abf: 0135             .word 0x0135
009ac0: 3400             .word 0x3400
009ac1: 0000             .word 0x0000
009ac2: 0001             .word 0x0001
009ac3: 0135             .word 0x0135
009ac4: 3500             .word 0x3500
009ac5: 0000             .word 0x0000
009ac6: 0001             .word 0x0001
009ac7: 0135             .word 0x0135
009ac8: 3600             .word 0x3600
009ac9: 0000             .word 0x0000
009aca: 0001             .word 0x0001
009acb: 0135             .word 0x0135
009acc: 3700             .word 0x3700
009acd: 0000             .word 0x0000
009ace: 0001             .word 0x0001
009acf: 0135             .word 0x0135
009ad0: 3800             .word 0x3800
009ad1: 0001             .word 0x0001
009ad2: 0001             .word 0x0001
009ad3: 0135             .word 0x0135
009ad4: 3900             .word 0x3900
009ad5: 01f4             .word 0x01f4
009ad6: 0002             .word 0x0002
009ad7: 0135             .word 0x0135
009ad8: 3a00             .word 0x3a00
009ad9: 0000             .word 0x0000
009ada: 0000             .word 0x0000
009adb: 0002             .word 0x0002
009adc: 0135             .word 0x0135
009add: 3e00             .word 0x3e00
009ade: 0000             .word 0x0000
009adf: 0000             .word 0x0000
009ae0:               .cinit:
009ae0: 000e             .word 0x000e
009ae1: 0136             .word 0x0136
009ae2: 9400             .word 0x9400
009ae3: 3914             .word 0x3914
009ae4: 2e40             .word 0x2e40
009ae5: 3aae             .word 0x3aae
009ae6: 4f6f             .word 0x4f6f
009ae7: 3c08             .word 0x3c08
009ae8: 026d             .word 0x026d
009ae9: 3d2a             .word 0x3d2a
009aea: a0e5             .word 0xa0e5
009aeb: 3e2a             .word 0x3e2a
009aec: aa4f             .word 0xaa4f
009aed: 3eff             .word 0x3eff
009aee: fffd             .word 0xfffd
009aef: 3f80             .word 0x3f80
009af0: 0000             .word 0x0000
009af1:               .cinit:
009af1: 0002             .word 0x0002
009af2: 0136             .word 0x0136
009af3: a800             .word 0xa800
009af4: 0001             .word 0x0001
009af5: 34ff             .word 0x34ff
009af6: 0002             .word 0x0002
009af7: 0136             .word 0x0136
009af8: aa00             .word 0xaa00
009af9: 0001             .word 0x0001
009afa: 34ff             .word 0x34ff
009afb:               .cinit:
009afb: 0002             .word 0x0002
009afc: 0136             .word 0x0136
009afd: ac00             .word 0xac00
009afe: 0000             .word 0x0000
009aff: 0000             .word 0x0000
009b00: 0002             .word 0x0002
009b01: 0136             .word 0x0136
009b02: ae00             .word 0xae00
009b03: 0000             .word 0x0000
009b04: 0000             .word 0x0000
009b05:               .cinit:
009b05: 0002             .word 0x0002
009b06: 0136             .word 0x0136
009b07: b000             .word 0xb000
009b08: 0000             .word 0x0000
009b09: 0001             .word 0x0001
009b0a:               .cinit:
009b0a: 0001             .word 0x0001
009b0b: 0136             .word 0x0136
009b0c: b200             .word 0xb200
009b0d: 0000             .word 0x0000
009b0e:               .cinit:
009b0e: 0001             .word 0x0001
009b0f: 0136             .word 0x0136
009b10: a700             .word 0xa700
009b11: 0001             .word 0x0001
009b12: 0000             .word 0x0000

TEXT section .text, 0x3538 bytes load/run at 0x10000
010000:               _crash_void:
010000:               $C$L2:
010000:               $C$DW$L$_crash_void$2$B:
010000: 4a7e             B _crash_void
010002:               _start_timer:
010002:               $C$DW$L$_crash_void$2$E:
010002: 4ef5             AADD #-11,SP
010004: eb0085           MOV XAR0,dbl(@#00h)
010007: ec049e           AMAR @#02h,XAR1
01000a: ec108e           AMAR @#08h,XAR0
01000d: 6c0120a9_3d04    CALL _GPT_open || MOV #0,T0
010013: ed00bf           MOV dbl(@#00h),XAR3
010016: eb6185           MOV XAR0,dbl(*AR3)
010019: ed00bf           MOV dbl(@#00h),XAR3
01001c: ed618f           MOV dbl(*AR3),XAR0
01001f: 6c01216c         CALL _GPT_reset
010023: c404             MOV T0,@#02h
010025: 6c011090         CALL _IRQ_clearAll
010029: 6c01122b         CALL _IRQ_disableAll
01002d: 7a00000a         MOV #0 << #16,AC0
010031: 7e070000         OR #1792,AC0,AC0
010035: 6c0113d4         CALL _IRQ_setVecs
010039: 76001848         MOV #24,T0
01003d: 7a00010a         MOV #1 << #16,AC0
010041: 7e1e8300         OR #7811,AC0,AC0
010045: 6c012dc2         CALL _IRQ_plug
010049: 7a00010a         MOV #1 << #16,AC0
01004d: 7e1d3e00         OR #7486,AC0,AC0
010051: 6c012dc2_3d44    CALL _IRQ_plug || MOV #4,T0
010057: 76001848         MOV #24,T0
01005b: 6c011239         CALL _IRQ_enable
01005f: 6c011239_3d44    CALL _IRQ_enable || MOV #4,T0
010065: e60601           MOV #1,@#03h
010068: e60a01           MOV #1,@#05h
01006b: e60800           MOV #0,@#04h
01006e: ed310801353c     MOV dbl(*(#01353ch)),AC0
010074: 10073e           SFTL AC0,#-2,AC0
010077: c00c             MOV AC0,@#06h
010079: e60e00           MOV #0,@#07h
01007c: ed00bf           MOV dbl(@#00h),XAR3
01007f: ec069e           AMAR @#03h,XAR1
010082: ed618f           MOV dbl(*AR3),XAR0
010085: 6c0122ed         CALL _GPT_config
010089: c404             MOV T0,@#02h
01008b: 6c011490         CALL _IRQ_globalEnable
01008f: ed00bf           MOV dbl(@#00h),XAR3
010092: ed618f           MOV dbl(*AR3),XAR0
010095: 6c01225b         CALL _GPT_start
010099: 4e0b             AADD #11,SP
01009b: 4804             RET
01009d:               _stop_timer:
01009d: 4efd             AADD #-3,SP
01009f: eb0085           MOV XAR0,dbl(@#00h)
0100a2: 6c011477         CALL _IRQ_globalDisable
0100a6: 6c011090         CALL _IRQ_clearAll
0100aa: 6c01122b         CALL _IRQ_disableAll
0100ae: ed00bf           MOV dbl(@#00h),XAR3
0100b1: ed618f           MOV dbl(*AR3),XAR0
0100b4: 6c012288         CALL _GPT_stop
0100b8: c404             MOV T0,@#02h
0100ba: ed00bf           MOV dbl(@#00h),XAR3
0100bd: ed618f           MOV dbl(*AR3),XAR0
0100c0: 6c01216c         CALL _GPT_reset
0100c4: c404             MOV T0,@#02h
0100c6: 4e03             AADD #3,SP
0100c8: 4804             RET
0100ca:               _setup:
0100ca: 4efd             AADD #-3,SP
0100cc: eb0085           MOV XAR0,dbl(@#00h)
0100cf: 7601f448         MOV #500,T0
0100d3: 6c01194c_3d15    CALL _calloc || MOV #1,T1
0100d9: eb318501338a     MOV XAR0,dbl(*(#01338ah))
0100df: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0100e5: 90b0             MOV XAR3,AC0
0100e7: 6310             BCC $C$L3,AC0 != #0
0100e9: 6c013394_3f14    CALL _exit || MOV #-1,T0
0100ef:               $C$L3:
0100ef: ec318e01338c     AMAR *(#01338ch),XAR0
0100f5: 76019058         MOV #400,T1
0100f9: 6c013501_3d04    CALL _memset || MOV #0,T0
0100ff: 76138858         MOV #5000,T1
010103: ec318e012000     AMAR *(#012000h),XAR0
010109: 6c013501_3d04    CALL _memset || MOV #0,T0
01010f: ec31be01338c     AMAR *(#01338ch),XAR3
010115: eb31b501351c     MOV XAR3,dbl(*(#01351ch))
01011b: ed00bf           MOV dbl(@#00h),XAR3
01011e: eb31b5013520     MOV XAR3,dbl(*(#013520h))
010124: 7a00010a         MOV #1 << #16,AC0
010128: 7e338c00         OR #13196,AC0,AC0
01012c: 6210             BCC $C$L4,AC0 != #0
01012e: 3e14             MOV #-1,T0
010130: 4a02             B $C$L5
010132:               $C$L4:
010132: 3c04             MOV #0,T0
010134:               $C$L5:
010134: 4e03             AADD #3,SP
010136: 4804             RET
010138:               _mutator:
010138: 4ef7             AADD #-9,SP
01013a: ec318e000000     AMAR *(#00000h),XAR0
010140: 6c0134b1         CALL _time
010144: c004             MOV AC0,@#02h
010146: 6c0131d0_2304    CALL _srand || MOV AC0,T0
01014c: a931013539       MOV *(#013539h),AR1
010151: 6319             BCC $C$L6,AR1 != #0
010153: 6c013394_3f34    CALL _exit || MOV #-3,T0
010159:               $C$L6:
010159: 7600c0a8         MOV #192,AR2
01015d: a931013534       MOV *(#013534h),AR1
010162: 1298a4           CMPU AR1 >= AR2, TC1
010165: 6664             BCC $C$L7,TC1
010167: 3c1a             MOV #1,AR2
010169: a931013538       MOV *(#013538h),AR1
01016e: 12a894           CMPU AR2 >= AR1, TC1
010171: 64e4             BCC $C$L8,TC1
010173:               $C$L7:
010173: e63108013537     MOV #8,*(#013537h)
010179: 060082           B $C$L16
01017c:               $C$L8:
01017c: 3c2a             MOV #2,AR2
01017e: a931013534       MOV *(#013534h),AR1
010183: 1298a4           CMPU AR1 >= AR2, TC1
010186: 64e4             BCC $C$L9,TC1
010188: e63100013537     MOV #0,*(#013537h)
01018e: 06006d           B $C$L16
010191:               $C$L9:
010191: 3c4a             MOV #4,AR2
010193: 1298a4           CMPU AR1 >= AR2, TC1
010196: 64e4             BCC $C$L10,TC1
010198: e63101013537     MOV #1,*(#013537h)
01019e: 06005d           B $C$L16
0101a1:               $C$L10:
0101a1: 3c6a             MOV #6,AR2
0101a3: 1298a4           CMPU AR1 >= AR2, TC1
0101a6: 64e4             BCC $C$L11,TC1
0101a8: e63102013537     MOV #2,*(#013537h)
0101ae: 06004d           B $C$L16
0101b1:               $C$L11:
0101b1: 3c8a             MOV #8,AR2
0101b3: 1298a4           CMPU AR1 >= AR2, TC1
0101b6: 6464             BCC $C$L12,TC1
0101b8: e63103013537     MOV #3,*(#013537h)
0101be: 4a3e             B $C$L16
0101c0:               $C$L12:
0101c0: 3caa             MOV #10,AR2
0101c2: 1298a4           CMPU AR1 >= AR2, TC1
0101c5: 6464             BCC $C$L13,TC1
0101c7: e63104013537     MOV #4,*(#013537h)
0101cd: 4a2f             B $C$L16
0101cf:               $C$L13:
0101cf: 3cca             MOV #12,AR2
0101d1: 1298a4           CMPU AR1 >= AR2, TC1
0101d4: 6464             BCC $C$L14,TC1
0101d6: e63105013537     MOV #5,*(#013537h)
0101dc: 4a20             B $C$L16
0101de:               $C$L14:
0101de: 760052a8         MOV #82,AR2
0101e2: 1298a4           CMPU AR1 >= AR2, TC1
0101e5: 6464             BCC $C$L15,TC1
0101e7: e63106013537     MOV #6,*(#013537h)
0101ed: 4a0f             B $C$L16
0101ef:               $C$L15:
0101ef: 760098a8         MOV #152,AR2
0101f3: 1298a4           CMPU AR1 >= AR2, TC1
0101f6: 6364             BCC $C$L16,TC1
0101f8: e63107013537     MOV #7,*(#013537h)
0101fe:               $C$L16:
0101fe: 3c2a             MOV #2,AR2
010200: a931013538       MOV *(#013538h),AR1
010205: 12a894           CMPU AR2 >= AR1, TC1
010208: 046424           BCC $C$L17,TC1
01020b: a431013539       MOV *(#013539h),T0
010210: a531013538       MOV *(#013538h),T1
010215: 6c01346c         CALL I$$UDIV
010219: 2245             MOV T0,T1
01021b: a431013539       MOV *(#013539h),T0
010220: 6c01346c         CALL I$$UDIV
010224: c40e             MOV T0,@#07h
010226: 2249             MOV T0,AR1
010228: 6419             BCC $C$L18,AR1 != #0
01022a: e60e01           MOV #1,@#07h
01022d: 4a03             B $C$L18
01022f:               $C$L17:
01022f: e60e01           MOV #1,@#07h
010232:               $C$L18:
010232: a931013534       MOV *(#013534h),AR1
010237: 180109           AND #1,AR1,AC0
01023a: c00c             MOV AC0,@#06h
01023c: a931013537       MOV *(#013537h),AR1
010241: 041969           BCC $C$L22,AR1 != #0
010244: e60000           MOV #0,@#00h
010247: a931013539       MOV *(#013539h),AR1
01024c: aa00             MOV @#00h,AR2
01024e: 12a894           CMPU AR2 >= AR1, TC1
010251: 6d6406b2         BCC $C$DW$L$_mutator$85$E,TC1
010255:               $C$L19:
010255:               $C$DW$L$_mutator$28$B:
010255: a90c             MOV @#06h,AR1
010257: c902             MOV AR1,@#01h
010259: 76001008         MOV #16,AC0
01025d: df0c0f_239a      SUB uns(@#06h),AC0,AC0 || MOV AR1,AR2
010262: 2209             MOV AC0,AR1
010264: 12a894           CMPU AR2 >= AR1, TC1
010267: 04642c           BCC $C$DW$L$_mutator$29$E,TC1
01026a:               $C$DW$L$_mutator$28$E:
01026a:               $C$L20:
01026a:               $C$DW$L$_mutator$29$B:
01026a: a400             MOV @#00h,T0
01026c: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010272: a502_3d10        MOV @#01h,T1 || MOV #1,AC0
010276: 5c05             SFTS AC0,T1,AC0
010278: db6b90           XOR *AR3(AR0),AC0,AR1
01027b: c96b             MOV AR1,*AR3(AR0)
01027d: f7020001         ADD #1,@#01h
010281: f7020001         ADD #1,@#01h
010285: 76001008         MOV #16,AC0
010289: df0c0f           SUB uns(@#06h),AC0,AC0
01028c: aa02_2309        MOV @#01h,AR2 || MOV AC0,AR1
010290: 12a494           CMPU AR2 < AR1, TC1
010293: 0464d4           BCC $C$DW$L$_mutator$28$E,TC1
010296:               $C$DW$L$_mutator$29$E:
010296:               $C$L21:
010296:               $C$DW$L$_mutator$30$B:
010296: a90e             MOV @#07h,AR1
010298: d60099           ADD @#00h,AR1,AR1
01029b: c900             MOV AR1,@#00h
01029d: aa00             MOV @#00h,AR2
01029f: a931013539       MOV *(#013539h),AR1
0102a4: 12a494           CMPU AR2 < AR1, TC1
0102a7: 0464ab           BCC $C$L19,TC1
0102aa:               $C$DW$L$_mutator$30$E:
0102aa: 06065a           B $C$DW$L$_mutator$85$E
0102ad:               $C$L22:
0102ad: f0310001013537   CMP *(#013537h) == #1, TC1
0102b4: 04747e           BCC $C$L26,!TC1
0102b7: e60000           MOV #0,@#00h
0102ba: a931013539       MOV *(#013539h),AR1
0102bf: aa00             MOV @#00h,AR2
0102c1: 12a894           CMPU AR2 >= AR1, TC1
0102c4: 6d64063f         BCC $C$DW$L$_mutator$85$E,TC1
0102c8:               $C$L23:
0102c8:               $C$DW$L$_mutator$34$B:
0102c8: a90c             MOV @#06h,AR1
0102ca: c902             MOV AR1,@#01h
0102cc: 76001008         MOV #16,AC0
0102d0: df0c0f_239a      SUB uns(@#06h),AC0,AC0 || MOV AR1,AR2
0102d5: 2209             MOV AC0,AR1
0102d7: 12a894           CMPU AR2 >= AR1, TC1
0102da: 046441           BCC $C$DW$L$_mutator$35$E,TC1
0102dd:               $C$DW$L$_mutator$34$E:
0102dd:               $C$L24:
0102dd:               $C$DW$L$_mutator$35$B:
0102dd: a400             MOV @#00h,T0
0102df: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0102e5: a502_3d10        MOV @#01h,T1 || MOV #1,AC0
0102e9: 5c05             SFTS AC0,T1,AC0
0102eb: db6b90           XOR *AR3(AR0),AC0,AR1
0102ee: c96b             MOV AR1,*AR3(AR0)
0102f0: a400             MOV @#00h,T0
0102f2: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0102f8: a502             MOV @#01h,T1
0102fa: 4015_3d10        ADD #1,T1 || MOV #1,AC0
0102fe: 5c05             SFTS AC0,T1,AC0
010300: db6b90           XOR *AR3(AR0),AC0,AR1
010303: c96b             MOV AR1,*AR3(AR0)
010305: f7020002         ADD #2,@#01h
010309: f7020001         ADD #1,@#01h
01030d: 76001008         MOV #16,AC0
010311: df0c0f           SUB uns(@#06h),AC0,AC0
010314: aa02_2309        MOV @#01h,AR2 || MOV AC0,AR1
010318: 12a494           CMPU AR2 < AR1, TC1
01031b: 0464bf           BCC $C$DW$L$_mutator$34$E,TC1
01031e:               $C$DW$L$_mutator$35$E:
01031e:               $C$L25:
01031e:               $C$DW$L$_mutator$36$B:
01031e: a90e             MOV @#07h,AR1
010320: d60099           ADD @#00h,AR1,AR1
010323: c900             MOV AR1,@#00h
010325: aa00             MOV @#00h,AR2
010327: a931013539       MOV *(#013539h),AR1
01032c: 12a494           CMPU AR2 < AR1, TC1
01032f: 046496           BCC $C$L23,TC1
010332:               $C$DW$L$_mutator$36$E:
010332: 0605d2           B $C$DW$L$_mutator$85$E
010335:               $C$L26:
010335: f0310002013537   CMP *(#013537h) == #2, TC1
01033c: 6d7400aa         BCC $C$L30,!TC1
010340: 2209             MOV AC0,AR1
010342: c900             MOV AR1,@#00h
010344: 220a             MOV AC0,AR2
010346: a931013539       MOV *(#013539h),AR1
01034b: 12a894           CMPU AR2 >= AR1, TC1
01034e: 6d6405b5         BCC $C$DW$L$_mutator$85$E,TC1
010352:               $C$L27:
010352:               $C$DW$L$_mutator$40$B:
010352: a90c             MOV @#06h,AR1
010354: c902             MOV AR1,@#01h
010356: 76001008         MOV #16,AC0
01035a: df0c0f_239a      SUB uns(@#06h),AC0,AC0 || MOV AR1,AR2
01035f: 2209             MOV AC0,AR1
010361: 12a894           CMPU AR2 >= AR1, TC1
010364: 04646b           BCC $C$DW$L$_mutator$41$E,TC1
010367:               $C$DW$L$_mutator$40$E:
010367:               $C$L28:
010367:               $C$DW$L$_mutator$41$B:
010367: a400             MOV @#00h,T0
010369: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
01036f: a502_3d10        MOV @#01h,T1 || MOV #1,AC0
010373: 5c05             SFTS AC0,T1,AC0
010375: db6b90           XOR *AR3(AR0),AC0,AR1
010378: c96b             MOV AR1,*AR3(AR0)
01037a: a400             MOV @#00h,T0
01037c: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010382: a502             MOV @#01h,T1
010384: 4015_3d10        ADD #1,T1 || MOV #1,AC0
010388: 5c05             SFTS AC0,T1,AC0
01038a: db6b90           XOR *AR3(AR0),AC0,AR1
01038d: c96b             MOV AR1,*AR3(AR0)
01038f: a400             MOV @#00h,T0
010391: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010397: a502             MOV @#01h,T1
010399: 4025_3d10        ADD #2,T1 || MOV #1,AC0
01039d: 5c05             SFTS AC0,T1,AC0
01039f: db6b90           XOR *AR3(AR0),AC0,AR1
0103a2: c96b             MOV AR1,*AR3(AR0)
0103a4: a400             MOV @#00h,T0
0103a6: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0103ac: a502             MOV @#01h,T1
0103ae: 4035_3d10        ADD #3,T1 || MOV #1,AC0
0103b2: 5c05             SFTS AC0,T1,AC0
0103b4: db6b90           XOR *AR3(AR0),AC0,AR1
0103b7: c96b             MOV AR1,*AR3(AR0)
0103b9: f7020004         ADD #4,@#01h
0103bd: f7020001         ADD #1,@#01h
0103c1: 76001008         MOV #16,AC0
0103c5: df0c0f           SUB uns(@#06h),AC0,AC0
0103c8: aa02_2309        MOV @#01h,AR2 || MOV AC0,AR1
0103cc: 12a494           CMPU AR2 < AR1, TC1
0103cf: 046495           BCC $C$DW$L$_mutator$40$E,TC1
0103d2:               $C$DW$L$_mutator$41$E:
0103d2:               $C$L29:
0103d2:               $C$DW$L$_mutator$42$B:
0103d2: a90e             MOV @#07h,AR1
0103d4: d60099           ADD @#00h,AR1,AR1
0103d7: c900             MOV AR1,@#00h
0103d9: aa00             MOV @#00h,AR2
0103db: a931013539       MOV *(#013539h),AR1
0103e0: 12a494           CMPU AR2 < AR1, TC1
0103e3: 6d64ff6b         BCC $C$L27,TC1
0103e7:               $C$DW$L$_mutator$42$E:
0103e7: 06051d           B $C$DW$L$_mutator$85$E
0103ea:               $C$L30:
0103ea: f0310003013537   CMP *(#013537h) == #3, TC1
0103f1: 047448           BCC $C$L32,!TC1
0103f4: e60000           MOV #0,@#00h
0103f7: a931013539       MOV *(#013539h),AR1
0103fc: aa00             MOV @#00h,AR2
0103fe: 12a894           CMPU AR2 >= AR1, TC1
010401: 6d640502         BCC $C$DW$L$_mutator$85$E,TC1
010405:               $C$L31:
010405:               $C$DW$L$_mutator$46$B:
010405: a931013534       MOV *(#013534h),AR1
01040a: a400             MOV @#00h,T0
01040c: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010412: 180109           AND #1,AR1,AC0
010415: 100703           SFTL AC0,#3,AC0
010418: 7600ff18_2305    MOV #255,AC1 || MOV AC0,T1
01041e: 5c15             SFTS AC1,T1,AC0
010420: db6b90           XOR *AR3(AR0),AC0,AR1
010423: c96b             MOV AR1,*AR3(AR0)
010425: a90e             MOV @#07h,AR1
010427: d60099           ADD @#00h,AR1,AR1
01042a: c900             MOV AR1,@#00h
01042c: aa00             MOV @#00h,AR2
01042e: a931013539       MOV *(#013539h),AR1
010433: 12a494           CMPU AR2 < AR1, TC1
010436: 0464cc           BCC $C$L31,TC1
010439:               $C$DW$L$_mutator$46$E:
010439: 0604cb           B $C$DW$L$_mutator$85$E
01043c:               $C$L32:
01043c: f0310004013537   CMP *(#013537h) == #4, TC1
010443: 047447           BCC $C$L34,!TC1
010446: e60000           MOV #0,@#00h
010449: a931013539       MOV *(#013539h),AR1
01044e: aa00             MOV @#00h,AR2
010450: 12a894           CMPU AR2 >= AR1, TC1
010453: 6d6404b0         BCC $C$DW$L$_mutator$85$E,TC1
010457:               $C$L33:
010457:               $C$DW$L$_mutator$50$B:
010457: a400             MOV @#00h,T0
010459: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
01045f: a96b             MOV *AR3(AR0),AR1
010461: 1cff99           XOR #255,AR1,AR1
010464: c96b             MOV AR1,*AR3(AR0)
010466: a400             MOV @#00h,T0
010468: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
01046e: a96b             MOV *AR3(AR0),AR1
010470: 7fff0099         XOR #65280,AR1,AR1
010474: c96b             MOV AR1,*AR3(AR0)
010476: a90e             MOV @#07h,AR1
010478: d60099           ADD @#00h,AR1,AR1
01047b: c900             MOV AR1,@#00h
01047d: aa00             MOV @#00h,AR2
01047f: a931013539       MOV *(#013539h),AR1
010484: 12a494           CMPU AR2 < AR1, TC1
010487: 0464cd           BCC $C$L33,TC1
01048a:               $C$DW$L$_mutator$50$E:
01048a: 06047a           B $C$DW$L$_mutator$85$E
01048d:               $C$L34:
01048d: f0310005013537   CMP *(#013537h) == #5, TC1
010494: 6d740084         BCC $C$L36,!TC1
010498: e60000           MOV #0,@#00h
01049b: a931013539       MOV *(#013539h),AR1
0104a0: aa00             MOV @#00h,AR2
0104a2: 12a894           CMPU AR2 >= AR1, TC1
0104a5: 6d64045e         BCC $C$DW$L$_mutator$85$E,TC1
0104a9:               $C$L35:
0104a9:               $C$DW$L$_mutator$54$B:
0104a9: a90e             MOV @#07h,AR1
0104ab: d60ca9           ADD @#06h,AR1,AR2
0104ae: a900             MOV @#00h,AR1
0104b0: 4019             ADD #1,AR1
0104b2: 1294a4           CMPU AR1 < AR2, TC1
0104b5: 6d74044e         BCC $C$DW$L$_mutator$85$E,!TC1
0104b9:               $C$DW$L$_mutator$54$E:
0104b9:               $C$DW$L$_mutator$55$B:
0104b9: a400             MOV @#00h,T0
0104bb: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0104c1: a96b             MOV *AR3(AR0),AR1
0104c3: 1cff99           XOR #255,AR1,AR1
0104c6: c96b             MOV AR1,*AR3(AR0)
0104c8: a400             MOV @#00h,T0
0104ca: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0104d0: a96b             MOV *AR3(AR0),AR1
0104d2: 7fff0099         XOR #65280,AR1,AR1
0104d6: c96b             MOV AR1,*AR3(AR0)
0104d8: a400             MOV @#00h,T0
0104da: 4014             ADD #1,T0
0104dc: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0104e2: a96b             MOV *AR3(AR0),AR1
0104e4: a400             MOV @#00h,T0
0104e6: 4014             ADD #1,T0
0104e8: 1cff99           XOR #255,AR1,AR1
0104eb: c96b             MOV AR1,*AR3(AR0)
0104ed: a400             MOV @#00h,T0
0104ef: 4014             ADD #1,T0
0104f1: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0104f7: a96b             MOV *AR3(AR0),AR1
0104f9: a400             MOV @#00h,T0
0104fb: 4014             ADD #1,T0
0104fd: 7fff0099         XOR #65280,AR1,AR1
010501: c96b             MOV AR1,*AR3(AR0)
010503: a90e             MOV @#07h,AR1
010505: d60099           ADD @#00h,AR1,AR1
010508: 4029             ADD #2,AR1
01050a: c900             MOV AR1,@#00h
01050c: aa00             MOV @#00h,AR2
01050e: a931013539       MOV *(#013539h),AR1
010513: 12a494           CMPU AR2 < AR1, TC1
010516: 046490           BCC $C$L35,TC1
010519:               $C$DW$L$_mutator$55$E:
010519: 0603eb           B $C$DW$L$_mutator$85$E
01051c:               $C$L36:
01051c: f0310006013537   CMP *(#013537h) == #6, TC1
010523: 047453           BCC $C$L38,!TC1
010526: 2209             MOV AC0,AR1
010528: c900             MOV AR1,@#00h
01052a: a031013539       MOV *(#013539h),AC0
01052f: df0c0f_239a      SUB uns(@#06h),AC0,AC0 || MOV AR1,AR2
010534: 2209             MOV AC0,AR1
010536: 12a894           CMPU AR2 >= AR1, TC1
010539: 6d6403ca         BCC $C$DW$L$_mutator$85$E,TC1
01053d:               $C$L37:
01053d:               $C$DW$L$_mutator$59$B:
01053d: a431013534       MOV *(#013534h),T0
010542: 76002358         MOV #35,T1
010546: 6c013481         CALL I$$UMOD
01054a: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010550: a400_2349        MOV @#00h,T0 || MOV T0,AR1
010554: d66b99           ADD *AR3(AR0),AR1,AR1
010557: c96b             MOV AR1,*AR3(AR0)
010559: f7000001         ADD #1,@#00h
01055d: a90e             MOV @#07h,AR1
01055f: d60099           ADD @#00h,AR1,AR1
010562: c900             MOV AR1,@#00h
010564: a031013539       MOV *(#013539h),AC0
010569: df0c0f_239a      SUB uns(@#06h),AC0,AC0 || MOV AR1,AR2
01056e: 2209             MOV AC0,AR1
010570: 12a494           CMPU AR2 < AR1, TC1
010573: 0464c7           BCC $C$L37,TC1
010576:               $C$DW$L$_mutator$59$E:
010576: 06038e           B $C$DW$L$_mutator$85$E
010579:               $C$L38:
010579: f0310007013537   CMP *(#013537h) == #7, TC1
010580: 047453           BCC $C$L40,!TC1
010583: 2209             MOV AC0,AR1
010585: c900             MOV AR1,@#00h
010587: a031013539       MOV *(#013539h),AC0
01058c: df0c0f_239a      SUB uns(@#06h),AC0,AC0 || MOV AR1,AR2
010591: 2209             MOV AC0,AR1
010593: 12a894           CMPU AR2 >= AR1, TC1
010596: 6d64036d         BCC $C$DW$L$_mutator$85$E,TC1
01059a:               $C$L39:
01059a:               $C$DW$L$_mutator$63$B:
01059a: a431013534       MOV *(#013534h),T0
01059f: 76002358         MOV #35,T1
0105a3: 6c013481         CALL I$$UMOD
0105a7: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0105ad: a400_2349        MOV @#00h,T0 || MOV T0,AR1
0105b1: d86b99           SUB AR1,*AR3(AR0),AR1
0105b4: c96b             MOV AR1,*AR3(AR0)
0105b6: f7000001         ADD #1,@#00h
0105ba: a90e             MOV @#07h,AR1
0105bc: d60099           ADD @#00h,AR1,AR1
0105bf: c900             MOV AR1,@#00h
0105c1: a031013539       MOV *(#013539h),AC0
0105c6: df0c0f_239a      SUB uns(@#06h),AC0,AC0 || MOV AR1,AR2
0105cb: 2209             MOV AC0,AR1
0105cd: 12a494           CMPU AR2 < AR1, TC1
0105d0: 0464c7           BCC $C$L39,TC1
0105d3:               $C$DW$L$_mutator$63$E:
0105d3: 060331           B $C$DW$L$_mutator$85$E
0105d6:               $C$L40:
0105d6: f0310008013537   CMP *(#013537h) == #8, TC1
0105dd: 6d740326         BCC $C$DW$L$_mutator$85$E,!TC1
0105e1: 6c0131f2         CALL _rand
0105e5: 6c0133f1_3dc5    CALL I$$MOD || MOV #12,T1
0105eb: c410             MOV T0,@#08h
0105ed: a931013538       MOV *(#013538h),AR1
0105f2: 6319             BCC $C$L41,AR1 != #0
0105f4: e63101013538     MOV #1,*(#013538h)
0105fa:               $C$L41:
0105fa: 6c0131f2         CALL _rand
0105fe: a531013538       MOV *(#013538h),T1
010603: 76006448_2349    MOV #100,T0 || MOV T0,AR1
010609: 6c01346c         CALL I$$UDIV
01060d: 2245             MOV T0,T1
01060f: 6c013481_2394    CALL I$$UMOD || MOV AR1,T0
010615: c40a             MOV T0,@#05h
010617: e60000           MOV #0,@#00h
01061a: aa00             MOV @#00h,AR2
01061c: a90a             MOV @#05h,AR1
01061e: 12a894           CMPU AR2 >= AR1, TC1
010621: 6d6402e2         BCC $C$DW$L$_mutator$85$E,TC1
010625:               $C$L42:
010625:               $C$DW$L$_mutator$69$B:
010625: 6c0131f2         CALL _rand
010629: a531013539       MOV *(#013539h),T1
01062e: 6c013481         CALL I$$UMOD
010632: c406             MOV T0,@#03h
010634: 060293           B $C$DW$L$_mutator$82$E
010637:               $C$DW$L$_mutator$69$E:
010637:               $C$L43:
010637:               $C$DW$L$_mutator$71$B:
010637: 6c0131f2         CALL _rand
01063b: 7600ffa8_2340    MOV #255,AR2 || MOV T0,AC0
010641: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010647: 100539_37aa      SFTS AC0,#-7,AC0 || NOT AR2,AR2
01064c: 76ff0090         BFXTR #65280,AC0,AR1
010650: 2449             ADD T0,AR1
010652: 289a             AND AR1,AR2
010654: a406_2349        MOV @#03h,T0 || MOV T0,AR1
010658: 26a9             SUB AR2,AR1
01065a: c96b             MOV AR1,*AR3(AR0)
01065c: 06028d           B $C$DW$L$_mutator$84$E
01065f:               $C$DW$L$_mutator$71$E:
01065f:               $C$L44:
01065f:               $C$DW$L$_mutator$72$B:
01065f: a431013534       MOV *(#013534h),T0
010664: 76002258         MOV #34,T1
010668: 6c013481         CALL I$$UMOD
01066c: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010672: a406_2349        MOV @#03h,T0 || MOV T0,AR1
010676: d66b99           ADD *AR3(AR0),AR1,AR1
010679: c96b             MOV AR1,*AR3(AR0)
01067b: 06026e           B $C$DW$L$_mutator$84$E
01067e:               $C$DW$L$_mutator$72$E:
01067e:               $C$L45:
01067e:               $C$DW$L$_mutator$73$B:
01067e: a406             MOV @#03h,T0
010680: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010686: df3193013534     MOV uns(low_byte(*(#013534h))),AR1
01068c: d66b99           ADD *AR3(AR0),AR1,AR1
01068f: c96b             MOV AR1,*AR3(AR0)
010691: 060258           B $C$DW$L$_mutator$84$E
010694:               $C$DW$L$_mutator$73$E:
010694:               $C$L46:
010694:               $C$DW$L$_mutator$74$B:
010694: a406             MOV @#03h,T0
010696: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
01069c: df3193013534     MOV uns(low_byte(*(#013534h))),AR1
0106a2: d86b99           SUB AR1,*AR3(AR0),AR1
0106a5: c96b             MOV AR1,*AR3(AR0)
0106a7: 060242           B $C$DW$L$_mutator$84$E
0106aa:               $C$DW$L$_mutator$74$E:
0106aa:               $C$L47:
0106aa:               $C$DW$L$_mutator$75$B:
0106aa: a431013534       MOV *(#013534h),T0
0106af: 76002258         MOV #34,T1
0106b3: 6c013481         CALL I$$UMOD
0106b7: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0106bd: a406_2349        MOV @#03h,T0 || MOV T0,AR1
0106c1: d86b99           SUB AR1,*AR3(AR0),AR1
0106c4: c96b             MOV AR1,*AR3(AR0)
0106c6: 060223           B $C$DW$L$_mutator$84$E
0106c9:               $C$DW$L$_mutator$75$E:
0106c9:               $C$L48:
0106c9:               $C$DW$L$_mutator$76$B:
0106c9: 6c0131f2         CALL _rand
0106cd: a531013539       MOV *(#013539h),T1
0106d2: 6c013481         CALL I$$UMOD
0106d6: 7c000194         SUB #1,T0,AR1
0106da: c906             MOV AR1,@#03h
0106dc: 6c0131f2         CALL _rand
0106e0: 2240_3dfa        MOV T0,AC0 || MOV #15,AR2
0106e4: 10053d_37aa      SFTS AC0,#-3,AC0 || NOT AR2,AR2
0106e9: 76f00090         BFXTR #61440,AC0,AR1
0106ed: 2449             ADD T0,AR1
0106ef: 289a             AND AR1,AR2
0106f1: 26a4             SUB AR2,T0
0106f3: c408             MOV T0,@#04h
0106f5: a406             MOV @#03h,T0
0106f7: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0106fd: a508_3d10        MOV @#04h,T1 || MOV #1,AC0
010701: 5c05             SFTS AC0,T1,AC0
010703: db6b90           XOR *AR3(AR0),AC0,AR1
010706: c96b             MOV AR1,*AR3(AR0)
010708: 0601e1           B $C$DW$L$_mutator$84$E
01070b:               $C$DW$L$_mutator$76$E:
01070b:               $C$L49:
01070b:               $C$DW$L$_mutator$77$B:
01070b: 6c0131f2         CALL _rand
01070f: a531013539       MOV *(#013539h),T1
010714: 6c013481         CALL I$$UMOD
010718: 7c000194         SUB #1,T0,AR1
01071c: c906             MOV AR1,@#03h
01071e: 6c0131f2         CALL _rand
010722: 2240_3dfa        MOV T0,AC0 || MOV #15,AR2
010726: 10053d_37aa      SFTS AC0,#-3,AC0 || NOT AR2,AR2
01072b: 76f00090         BFXTR #61440,AC0,AR1
01072f: 2449             ADD T0,AR1
010731: 289a             AND AR1,AR2
010733: 26a4             SUB AR2,T0
010735: c408             MOV T0,@#04h
010737: a406             MOV @#03h,T0
010739: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
01073f: a508_3d10        MOV @#04h,T1 || MOV #1,AC0
010743: 5c05             SFTS AC0,T1,AC0
010745: db6b90           XOR *AR3(AR0),AC0,AR1
010748: c96b             MOV AR1,*AR3(AR0)
01074a: a406             MOV @#03h,T0
01074c: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010752: a508             MOV @#04h,T1
010754: 4015_3d10        ADD #1,T1 || MOV #1,AC0
010758: 5c05             SFTS AC0,T1,AC0
01075a: db6b90           XOR *AR3(AR0),AC0,AR1
01075d: c96b             MOV AR1,*AR3(AR0)
01075f: 06018a           B $C$DW$L$_mutator$84$E
010762:               $C$DW$L$_mutator$77$E:
010762:               $C$L50:
010762:               $C$DW$L$_mutator$78$B:
010762: 6c0131f2         CALL _rand
010766: a531013539       MOV *(#013539h),T1
01076b: 6c013481         CALL I$$UMOD
01076f: 7c000194         SUB #1,T0,AR1
010773: c906             MOV AR1,@#03h
010775: 6c0131f2         CALL _rand
010779: 2240_3dfa        MOV T0,AC0 || MOV #15,AR2
01077d: 10053d_37aa      SFTS AC0,#-3,AC0 || NOT AR2,AR2
010782: 76f00090         BFXTR #61440,AC0,AR1
010786: 2449             ADD T0,AR1
010788: 289a             AND AR1,AR2
01078a: 26a4             SUB AR2,T0
01078c: c408             MOV T0,@#04h
01078e: a406             MOV @#03h,T0
010790: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010796: a508_3d10        MOV @#04h,T1 || MOV #1,AC0
01079a: 5c05             SFTS AC0,T1,AC0
01079c: db6b90           XOR *AR3(AR0),AC0,AR1
01079f: c96b             MOV AR1,*AR3(AR0)
0107a1: a406             MOV @#03h,T0
0107a3: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0107a9: a508             MOV @#04h,T1
0107ab: 4015_3d10        ADD #1,T1 || MOV #1,AC0
0107af: 5c05             SFTS AC0,T1,AC0
0107b1: db6b90           XOR *AR3(AR0),AC0,AR1
0107b4: c96b             MOV AR1,*AR3(AR0)
0107b6: a406             MOV @#03h,T0
0107b8: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0107be: a508             MOV @#04h,T1
0107c0: 4025_3d10        ADD #2,T1 || MOV #1,AC0
0107c4: 5c05             SFTS AC0,T1,AC0
0107c6: db6b90           XOR *AR3(AR0),AC0,AR1
0107c9: c96b             MOV AR1,*AR3(AR0)
0107cb: a406             MOV @#03h,T0
0107cd: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0107d3: a508             MOV @#04h,T1
0107d5: 4035_3d10        ADD #3,T1 || MOV #1,AC0
0107d9: 5c05             SFTS AC0,T1,AC0
0107db: db6b90           XOR *AR3(AR0),AC0,AR1
0107de: c96b             MOV AR1,*AR3(AR0)
0107e0: 060109           B $C$DW$L$_mutator$84$E
0107e3:               $C$DW$L$_mutator$78$E:
0107e3:               $C$L51:
0107e3:               $C$DW$L$_mutator$79$B:
0107e3: 6c0131f2         CALL _rand
0107e7: a531013539       MOV *(#013539h),T1
0107ec: 6c013481         CALL I$$UMOD
0107f0: 7c000194         SUB #1,T0,AR1
0107f4: c906             MOV AR1,@#03h
0107f6: a931013534       MOV *(#013534h),AR1
0107fb: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010801: a406             MOV @#03h,T0
010803: 180109           AND #1,AR1,AC0
010806: 100703           SFTL AC0,#3,AC0
010809: 7600ff18_2305    MOV #255,AC1 || MOV AC0,T1
01080f: 5c15             SFTS AC1,T1,AC0
010811: db6b90           XOR *AR3(AR0),AC0,AR1
010814: c96b             MOV AR1,*AR3(AR0)
010816: 0600d3           B $C$DW$L$_mutator$84$E
010819:               $C$DW$L$_mutator$79$E:
010819:               $C$L52:
010819:               $C$DW$L$_mutator$80$B:
010819: 6c0131f2         CALL _rand
01081d: a531013539       MOV *(#013539h),T1
010822: 6c013481         CALL I$$UMOD
010826: c406             MOV T0,@#03h
010828: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
01082e: a406             MOV @#03h,T0
010830: a96b             MOV *AR3(AR0),AR1
010832: 1cff99           XOR #255,AR1,AR1
010835: c96b             MOV AR1,*AR3(AR0)
010837: a406             MOV @#03h,T0
010839: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
01083f: a96b             MOV *AR3(AR0),AR1
010841: 7fff0099         XOR #65280,AR1,AR1
010845: c96b             MOV AR1,*AR3(AR0)
010847: 0600a2           B $C$DW$L$_mutator$84$E
01084a:               $C$DW$L$_mutator$80$E:
01084a:               $C$L53:
01084a:               $C$DW$L$_mutator$81$B:
01084a: 6c0131f2         CALL _rand
01084e: a531013539       MOV *(#013539h),T1
010853: 6c013481         CALL I$$UMOD
010857: 7c000194         SUB #1,T0,AR1
01085b: c906             MOV AR1,@#03h
01085d: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010863: a406             MOV @#03h,T0
010865: a96b             MOV *AR3(AR0),AR1
010867: 1cff99           XOR #255,AR1,AR1
01086a: c96b             MOV AR1,*AR3(AR0)
01086c: a406             MOV @#03h,T0
01086e: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010874: a96b             MOV *AR3(AR0),AR1
010876: 7fff0099         XOR #65280,AR1,AR1
01087a: c96b             MOV AR1,*AR3(AR0)
01087c: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010882: a406             MOV @#03h,T0
010884: 4014             ADD #1,T0
010886: a96b             MOV *AR3(AR0),AR1
010888: a406             MOV @#03h,T0
01088a: 4014             ADD #1,T0
01088c: 1cff99           XOR #255,AR1,AR1
01088f: c96b             MOV AR1,*AR3(AR0)
010891: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
010897: a406             MOV @#03h,T0
010899: 4014             ADD #1,T0
01089b: a96b             MOV *AR3(AR0),AR1
01089d: a406             MOV @#03h,T0
01089f: 4014             ADD #1,T0
0108a1: 7fff0099         XOR #65280,AR1,AR1
0108a5: c96b             MOV AR1,*AR3(AR0)
0108a7: 060042           B $C$DW$L$_mutator$84$E
0108aa:               $C$DW$L$_mutator$81$E:
0108aa:               $C$L54:
0108aa:               $C$DW$L$_mutator$82$B:
0108aa: 6c0131f2         CALL _rand
0108ae: a531013539       MOV *(#013539h),T1
0108b3: 6c013481         CALL I$$UMOD
0108b7: 7c000194         SUB #1,T0,AR1
0108bb: c906             MOV AR1,@#03h
0108bd: ed31bf01338a     MOV dbl(*(#01338ah)),XAR3
0108c3: a406             MOV @#03h,T0
0108c5: e66b00           MOV #0,*AR3(AR0)
0108c8: 4a22             B $C$DW$L$_mutator$84$E
0108ca:               $C$DW$L$_mutator$82$E:
0108ca:               $C$L55:
0108ca:               $C$DW$L$_mutator$83$B:
0108ca: a010             MOV @#08h,AC0
0108cc: 2209_3dba        MOV AC0,AR1 || MOV #11,AR2
0108d0: 12a894           CMPU AR2 >= AR1, TC1
0108d3: 047416           BCC $C$DW$L$_mutator$84$E,!TC1
0108d6:               $C$DW$L$_mutator$83$E:
0108d6:               $C$DW$L$_mutator$84$B:
0108d6: 4450             SFTS AC0,#1
0108d8: a110_98          MOV mmap(@AC0L),AC1
0108db: 7a00010a         MOV #1 << #16,AC0
0108df: 7e427e00         OR #17022,AC0,AC0
0108e3: 2410             ADD AC1,AC0
0108e5: 900b             MOV AC0,XAR3
0108e7: ed6108           MOV dbl(*AR3),AC0
0108ea: 9100             B AC0
0108ec:               $C$DW$L$_mutator$84$E:
0108ec:               $C$L56:
0108ec:               $C$DW$L$_mutator$85$B:
0108ec: 6c0131f2         CALL _rand
0108f0: 6c0133f1_3dc5    CALL I$$MOD || MOV #12,T1
0108f6: c410             MOV T0,@#08h
0108f8: f7000001         ADD #1,@#00h
0108fc: a90a             MOV @#05h,AR1
0108fe: aa00             MOV @#00h,AR2
010900: 12a494           CMPU AR2 < AR1, TC1
010903: 6d64fd1e         BCC $C$L42,TC1
010907:               $C$DW$L$_mutator$85$E:
010907:               $C$L57:
010907:               $C$L58:
010907: f7310001013534   ADD #1,*(#013534h)
01090e: 4e09             AADD #9,SP
010910: 4804             RET
010912:               _dequeue_seed:
010912: 4efd             AADD #-3,SP
010914: a931013522       MOV *(#013522h),AR1
010919: aa3101351f       MOV *(#01351fh),AR2
01091e: 12ac94           CMPU AR2 != AR1, TC1
010921: 6364             BCC $C$L59,TC1
010923: e6310001351f     MOV #0,*(#01351fh)
010929:               $C$L59:
010929: f03100fa013534   CMP *(#013534h) == #250, TC1
010930: 66f4             BCC $C$L60,!TC1
010932: e63100013534     MOV #0,*(#013534h)
010938: f731000101351f   ADD #1,*(#01351fh)
01093f:               $C$L60:
01093f: a931013388       MOV *(#013388h),AR1
010944: aa3101351f       MOV *(#01351fh),AR2
010949: 12a494           CMPU AR2 < AR1, TC1
01094c: 66e4             BCC $C$L61,TC1
01094e: e6310001351f     MOV #0,*(#01351fh)
010954: f7310001013535   ADD #1,*(#013535h)
01095b:               $C$L61:
01095b: 3c5a             MOV #5,AR2
01095d: a931013535       MOV *(#013535h),AR1
010962: 12a894           CMPU AR2 >= AR1, TC1
010965: 046422           BCC $C$L63,TC1
010968: 3caa             MOV #10,AR2
01096a: a931013538       MOV *(#013538h),AR1
01096f: 1298a4           CMPU AR1 >= AR2, TC1
010972: 63e4             BCC $C$L62,TC1
010974: f7310001013538   ADD #1,*(#013538h)
01097b:               $C$L62:
01097b: f031000a013538   CMP *(#013538h) == #10, TC1
010982: 6374             BCC $C$L63,!TC1
010984: e63101013538     MOV #1,*(#013538h)
01098a:               $C$L63:
01098a: b03101351f       MOV *(#01351fh) << #16,AC0
01098f: 7901f400         MPYK #500,AC0,AC0
010993: 2209             MOV AC0,AR1
010995: ed31af01338a     MOV dbl(*(#01338ah)),XAR2
01099b: ec31be012000     AMAR *(#012000h),XAR3
0109a1: 1490b0           AADD AR1,AR3
0109a4: ec419e_0d01f3    AMAR *AR2,XAR1 || RPT #499
0109aa:               $C$L64:
0109aa:               $C$DW$L$_dequeue_seed$13$B:
0109aa: 806514           MOV *AR3+,*AR2+
0109ad:               $C$DW$L$_dequeue_seed$13$E:
0109ad:               $C$L65:
0109ad: eb0095           MOV XAR1,dbl(@#00h)
0109b0: ed00bf           MOV dbl(@#00h),XAR3
0109b3: 90b0             MOV XAR3,AC0
0109b5: 6310             BCC $C$L66,AC0 != #0
0109b7: 3e14             MOV #-1,T0
0109b9: 6c013394         CALL _exit
0109bd:               $C$L66:
0109bd: 4e03             AADD #3,SP
0109bf: 4804             RET
0109c1:               _bubble_coverage:
0109c1: 4eff             AADD #-1,SP
0109c3: e60000           MOV #0,@#00h
0109c6: 4e01             AADD #1,SP
0109c8: 4804             RET
0109ca:               _main_harness_loop:
0109ca: 4efd             AADD #-3,SP
0109cc: 7a00020a         MOV #2 << #16,AC0
0109d0: 7e83bb00         OR #33723,AC0,AC0
0109d4: 9008             MOV AC0,XAR0
0109d6: 08f6f1           CALL _setup
0109d9: e63100013389     MOV #0,*(#013389h)
0109df: ec318e013524     AMAR *(#013524h),XAR0
0109e5: 6c013310         CALL __setjmp
0109e9:               $C$L67:
0109e9:               $C$DW$L$_main_harness_loop$3$B:
0109e9: f7310001013536   ADD #1,*(#013536h)
0109f0: 08ff1f           CALL _dequeue_seed
0109f3: 08f742           CALL _mutator
0109f6: ec008e           AMAR @#00h,XAR0
0109f9: 08f606           CALL _start_timer
0109fc: ed318f01338a     MOV dbl(*(#01338ah)),XAR0
010a02: 6c0283bb         CALL _susan_corner
010a06: ec008e           AMAR @#00h,XAR0
010a09: 08f691           CALL _stop_timer
010a0c: 3c00             MOV #0,AC0
010a0e: eb310801353e     MOV AC0,dbl(*(#01353eh))
010a14: a931013523       MOV *(#013523h),AR1
010a19: 040957           BCC $C$DW$L$_main_harness_loop$8$E,AR1 == #0
010a1c:               $C$DW$L$_main_harness_loop$3$E:
010a1c:               $C$DW$L$_main_harness_loop$4$B:
010a1c: ed310801338c     MOV dbl(*(#01338ch)),AC0
010a22: 04004e           BCC $C$DW$L$_main_harness_loop$8$E,AC0 == #0
010a25:               $C$DW$L$_main_harness_loop$4$E:
010a25:               $C$DW$L$_main_harness_loop$5$B:
010a25: f7310001013389   ADD #1,*(#013389h)
010a2c: 08ff92           CALL _bubble_coverage
010a2f: e60400           MOV #0,@#02h
010a32: 7600c8a8         MOV #200,AR2
010a36: a904             MOV @#02h,AR1
010a38: 1298a4           CMPU AR1 >= AR2, TC1
010a3b: 04641b           BCC $C$DW$L$_main_harness_loop$6$E,TC1
010a3e:               $C$DW$L$_main_harness_loop$5$E:
010a3e:               $C$L68:
010a3e:               $C$DW$L$_main_harness_loop$6$B:
010a3e: a404             MOV @#02h,T0
010a40: 5040             SFTL T0,#1
010a42: 3c00             MOV #0,AC0
010a44: ec31be01338c     AMAR *(#01338ch),XAR3
010a4a: eb6b08           MOV AC0,dbl(*AR3(AR0))
010a4d: f7040001         ADD #1,@#02h
010a51: a904             MOV @#02h,AR1
010a53: 1294a4           CMPU AR1 < AR2, TC1
010a56: 0464e5           BCC $C$DW$L$_main_harness_loop$5$E,TC1
010a59:               $C$DW$L$_main_harness_loop$6$E:
010a59:               $C$L69:
010a59:               $C$DW$L$_main_harness_loop$7$B:
010a59: ec31be01338c     AMAR *(#01338ch),XAR3
010a5f: eb31b501351c     MOV XAR3,dbl(*(#01351ch))
010a65: e63100013523     MOV #0,*(#013523h)
010a6b: e63101013538     MOV #1,*(#013538h)
010a71: 4a00             B $C$DW$L$_main_harness_loop$8$E
010a73:               $C$DW$L$_main_harness_loop$8$E:
010a73:               $C$L71:
010a73:               $C$DW$L$_main_harness_loop$9$B:
010a73:               $C$DW$L$_main_harness_loop$7$E:
010a73:               $C$L70:
010a73:               $C$DW$L$_main_harness_loop$8$B:
010a73: ec318e013524     AMAR *(#013524h),XAR0
010a79: 6c013331_3d14    CALL _longjmp || MOV #1,T0
010a7f: 06ff67           B $C$L67
010a82:               _main:
010a82:               $C$DW$L$_main_harness_loop$9$E:
010a82: 4eff             AADD #-1,SP
010a84: 08ff43           CALL _main_harness_loop
010a87: 3c04             MOV #0,T0
010a89: 4e01             AADD #1,SP
010a8b: 4804             RET
010a8d:               _getenv:
010a8d: 50d5             PSHBOTH XAR5
010a8f: 20               NOP
010a90: 20               NOP
010a91: 50f5             PSHBOTH XAR7
010a93: ec01de           AMAR *AR0,XAR5
010a96: 4eff             AADD #-1,SP
010a98: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010a9e: 9200             CALL AC0
010aa0: 76ffffa8         MOV #-1,AR2
010aa4: eca1be           AMAR *AR5,XAR3
010aa7: b465             AMAR *AR3-
010aa9: a96f0001         MOV *+AR3(#0001h),AR1
010aad: 401a             ADD #1,AR2
010aaf: 0419f7           BCC #0x010aa9,AR1 != #0
010ab2: ec31fe013540     AMAR *(#013540h),XAR7
010ab8: eca19e           AMAR *AR5,XAR1
010abb: 7b00015a         ADD #1,AR2,T1
010abf: 7600f648         MOV #246,T0
010ac3: ece18e           AMAR *AR7,XAR0
010ac6: 6c012bcc         CALL _writemsg
010aca: ec31de013548     AMAR *(#013548h),XAR5
010ad0: eca19e           AMAR *AR5,XAR1
010ad3: ece18e           AMAR *AR7,XAR0
010ad6: 6c0130fc         CALL _readmsg
010ada: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010ae0: 9200             CALL AC0
010ae2: 76ffff98         MOV #-1,AR1
010ae6: eca18e           AMAR *AR5,XAR0
010ae9: ec01be           AMAR *AR0,XAR3
010aec: b465             AMAR *AR3-
010aee: aa6f0001         MOV *+AR3(#0001h),AR2
010af2: 4019             ADD #1,AR1
010af4: 041af7           BCC #0x010aee,AR2 != #0
010af7: 4e01             AADD #1,SP
010af9: 20               NOP
010afa: 50f4             POPBOTH XAR7
010afc: 50d4             POPBOTH XAR5
010afe: 9609             XCC AR1 == #0
010b00: ec318e000000     AMAR *(#00000h),XAR0
010b06: 4804             RET
010b08:               _HOSTwrite:
010b08: 3876             PSH T3,T2
010b0a: 50d5             PSHBOTH XAR5
010b0c: 20               NOP
010b0d: 2247             MOV T0,T3
010b0f: 50f5             PSHBOTH XAR7
010b11: ec01de_2356      AMAR *AR0,XAR5 || MOV T1,T2
010b16: 4eff             AADD #-1,SP
010b18: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010b1e: 9200             CALL AC0
010b20: ec31fe013540     AMAR *(#013540h),XAR7
010b26: 76010098         MOV #256,AR1
010b2a: 129864_21        CMPU AR1 >= T2, TC1 || NOP
010b2e: 18ff07           AND #255,T3,AC0
010b31: 76010068_9ef4    XCCPART !TC1 || MOV #256,T2
010b37: c0e1_2370        MOV AC0,*AR7 || MOV T3,AC0
010b3b: 100538           SFTS AC0,#-8,AC0
010b3e: 18ff00           AND #255,AC0,AC0
010b41: c0f3_19ff06      MOV AC0,*(AR7+T1) || AND #255,T2,AC0
010b46: c0f5_2360        MOV AC0,*(AR7-T1) || MOV T2,AC0
010b4a: 76ff0090         BFXTR #65280,AC0,AR1
010b4e: c9f7             MOV AR1,*AR7(T1)
010b50: 7600f348         MOV #243,T0
010b54: ece18e           AMAR *AR7,XAR0
010b57: eca19e_2365      AMAR *AR5,XAR1 || MOV T2,T1
010b5c: 6c012bcc         CALL _writemsg
010b60: ec319e000000     AMAR *(#00000h),XAR1
010b66: ece18e           AMAR *AR7,XAR0
010b69: 6c0130fc         CALL _readmsg
010b6d: df3105013540     MOV uns(*(#013540h)),AC0
010b73: df3115013541     MOV uns(*(#013541h)),AC1
010b79: 101308           ADD AC1 << #8,AC0
010b7c: 100510           SFTS AC0,#16,AC0
010b7f: 4406             MOV HI(AC0),T2
010b81: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010b87: 9200             CALL AC0
010b89: 4e01             AADD #1,SP
010b8b: 50f4             POPBOTH XAR7
010b8d: 2264             MOV T2,T0
010b8f: 50d4             POPBOTH XAR5
010b91: 3a76             POP T3,T2
010b93: 4804             RET
010b95:               _HOSTunlink:
010b95: 5066             PSH T2
010b97: 50d5             PSHBOTH XAR5
010b99: 50f5             PSHBOTH XAR7
010b9b: 20               NOP
010b9c: 20               NOP
010b9d: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010ba3: ec01fe           AMAR *AR0,XAR7
010ba6: 9200             CALL AC0
010ba8: 76ffffa8         MOV #-1,AR2
010bac: ece1be           AMAR *AR7,XAR3
010baf: b465             AMAR *AR3-
010bb1: a96f0001         MOV *+AR3(#0001h),AR1
010bb5: 401a             ADD #1,AR2
010bb7: 0419f7           BCC #0x010bb1,AR1 != #0
010bba: ec31de013540     AMAR *(#013540h),XAR5
010bc0: ece19e           AMAR *AR7,XAR1
010bc3: 7b00015a         ADD #1,AR2,T1
010bc7: 7600f548         MOV #245,T0
010bcb: eca18e           AMAR *AR5,XAR0
010bce: 6c012bcc         CALL _writemsg
010bd2: ec319e000000     AMAR *(#00000h),XAR1
010bd8: eca18e           AMAR *AR5,XAR0
010bdb: 6c0130fc         CALL _readmsg
010bdf: dfb315           MOV uns(*(AR5+T1)),AC1
010be2: dfa105           MOV uns(*AR5),AC0
010be5: 101308           ADD AC1 << #8,AC0
010be8: 100510           SFTS AC0,#16,AC0
010beb: 4406             MOV HI(AC0),T2
010bed: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010bf3: 9200             CALL AC0
010bf5: 50f4             POPBOTH XAR7
010bf7: 2264             MOV T2,T0
010bf9: 50d4             POPBOTH XAR5
010bfb: 5062             POP T2
010bfd: 4804             RET
010bff:               _HOSTtime:
010bff: 50d5             PSHBOTH XAR5
010c01: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010c07: 4efe             AADD #-2,SP
010c09: 9200             CALL AC0
010c0b: ec31de013540     AMAR *(#013540h),XAR5
010c11: 7600f848         MOV #248,T0
010c15: ec319e000000     AMAR *(#00000h),XAR1
010c1b: eca18e_3d05      AMAR *AR5,XAR0 || MOV #0,T1
010c20: 6c012bcc         CALL _writemsg
010c24: ec319e000000     AMAR *(#00000h),XAR1
010c2a: eca18e           AMAR *AR5,XAR0
010c2d: 6c0130fc         CALL _readmsg
010c31: df3105013540     MOV uns(*(#013540h)),AC0
010c37: dfb715           MOV uns(*AR5(T1)),AC1
010c3a: dfb515_111318    MOV uns(*(AR5-T1)),AC1 || ADD AC1 << #24,AC0
010c40: dfb315_111310    MOV uns(*(AR5+T1)),AC1 || ADD AC1 << #16,AC0
010c46: 101308           ADD AC1 << #8,AC0
010c49: eb0008           MOV AC0,dbl(@#00h)
010c4c: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010c52: 9200             CALL AC0
010c54: ed0008           MOV dbl(@#00h),AC0
010c57: 4e02             AADD #2,SP
010c59: 50d4             POPBOTH XAR5
010c5b: 4804             RET
010c5d:               _HOSTrename:
010c5d: 5066             PSH T2
010c5f: 50d5             PSHBOTH XAR5
010c61: 20               NOP
010c62: 20               NOP
010c63: 50f5             PSHBOTH XAR7
010c65: ec01de           AMAR *AR0,XAR5
010c68: 4e9c             AADD #-100,SP
010c6a: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010c70: ec21fe           AMAR *AR1,XAR7
010c73: 9200             CALL AC0
010c75: 904a             MOV XSP,XAR2
010c77: eca1be           AMAR *AR5,XAR3
010c7a: a961             MOV *AR3,AR1
010c7c: 806104           MOV *AR3,*AR2
010c7f: 6589             BCC #0x010c8c,AR1 == #0
010c81: a96f0001         MOV *+AR3(#0001h),AR1
010c85: c94f0001         MOV AR1,*+AR2(#0001h)
010c89: 0419f5           BCC #0x010c81,AR1 != #0
010c8c: 76ffffa8         MOV #-1,AR2
010c90: b4a5             AMAR *AR5-
010c92: a9af0001         MOV *+AR5(#0001h),AR1
010c96: 401a             ADD #1,AR2
010c98: 0419f7           BCC #0x010c92,AR1 != #0
010c9b: 7b00015a         ADD #1,AR2,T1
010c9f: 904b             MOV XSP,XAR3
010ca1: ece1ae           AMAR *AR7,XAR2
010ca4: 8a41b91850       MOV *AR2,AR1 || AADD T1,AR3
010ca9: c963             MOV AR1,*AR3+
010cab: 6489             BCC #0x010cb6,AR1 == #0
010cad: a94f0001         MOV *+AR2(#0001h),AR1
010cb1: c963             MOV AR1,*AR3+
010cb3: 0419f7           BCC #0x010cad,AR1 != #0
010cb6: 76ffffa8         MOV #-1,AR2
010cba: b4e5             AMAR *AR7-
010cbc: a9ef0001         MOV *+AR7(#0001h),AR1
010cc0: 401a             ADD #1,AR2
010cc2: 0419f7           BCC #0x010cbc,AR1 != #0
010cc5: 9049             MOV XSP,XAR1
010cc7: ec31de013540     AMAR *(#013540h),XAR5
010ccd: 7600f748_25a5    MOV #247,T0 || ADD AR2,T1
010cd3: eca18e_4115      AMAR *AR5,XAR0 || ADD #1,T1
010cd8: 6c012bcc         CALL _writemsg
010cdc: ec319e000000     AMAR *(#00000h),XAR1
010ce2: eca18e           AMAR *AR5,XAR0
010ce5: 6c0130fc         CALL _readmsg
010ce9: dfb315           MOV uns(*(AR5+T1)),AC1
010cec: dfa105           MOV uns(*AR5),AC0
010cef: 101308           ADD AC1 << #8,AC0
010cf2: 100510           SFTS AC0,#16,AC0
010cf5: 4406             MOV HI(AC0),T2
010cf7: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010cfd: 9200             CALL AC0
010cff: 4e64             AADD #100,SP
010d01: 50f4             POPBOTH XAR7
010d03: 2264             MOV T2,T0
010d05: 50d4             POPBOTH XAR5
010d07: 5062             POP T2
010d09: 4804             RET
010d0b:               _HOSTread:
010d0b: 3876             PSH T3,T2
010d0d: 50d5             PSHBOTH XAR5
010d0f: 20               NOP
010d10: 2247             MOV T0,T3
010d12: 50f5             PSHBOTH XAR7
010d14: ec01de_2356      AMAR *AR0,XAR5 || MOV T1,T2
010d19: 4eff             AADD #-1,SP
010d1b: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010d21: 9200             CALL AC0
010d23: ec31fe013540     AMAR *(#013540h),XAR7
010d29: 76010098         MOV #256,AR1
010d2d: 129864_21        CMPU AR1 >= T2, TC1 || NOP
010d31: 18ff07           AND #255,T3,AC0
010d34: 76010068_9ef4    XCCPART !TC1 || MOV #256,T2
010d3a: c0e1_2370        MOV AC0,*AR7 || MOV T3,AC0
010d3e: 100538           SFTS AC0,#-8,AC0
010d41: 18ff00           AND #255,AC0,AC0
010d44: c0f3_19ff06      MOV AC0,*(AR7+T1) || AND #255,T2,AC0
010d49: c0f5_2360        MOV AC0,*(AR7-T1) || MOV T2,AC0
010d4d: 76ff0090         BFXTR #65280,AC0,AR1
010d51: c9f7             MOV AR1,*AR7(T1)
010d53: 7600f248         MOV #242,T0
010d57: ece18e_3d05      AMAR *AR7,XAR0 || MOV #0,T1
010d5c: ec319e000000     AMAR *(#00000h),XAR1
010d62: 6c012bcc         CALL _writemsg
010d66: eca19e           AMAR *AR5,XAR1
010d69: ece18e           AMAR *AR7,XAR0
010d6c: 6c0130fc         CALL _readmsg
010d70: df3105013540     MOV uns(*(#013540h)),AC0
010d76: df3115013541     MOV uns(*(#013541h)),AC1
010d7c: 101308           ADD AC1 << #8,AC0
010d7f: 100510           SFTS AC0,#16,AC0
010d82: 4406             MOV HI(AC0),T2
010d84: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010d8a: 9200             CALL AC0
010d8c: 4e01             AADD #1,SP
010d8e: 50f4             POPBOTH XAR7
010d90: 2264             MOV T2,T0
010d92: 50d4             POPBOTH XAR5
010d94: 3a76             POP T3,T2
010d96: 4804             RET
010d98:               _HOSTopen:
010d98: 3876             PSH T3,T2
010d9a: 50d5             PSHBOTH XAR5
010d9c: 50e5             PSHBOTH XAR6
010d9e: 20               NOP
010d9f: 20               NOP
010da0: 2246             MOV T0,T2
010da2: ec01ee_2357      AMAR *AR0,XAR6 || MOV T1,T3
010da7: 50f5             PSHBOTH XAR7
010da9: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010daf: 9200             CALL AC0
010db1: ec31be013540     AMAR *(#013540h),XAR3
010db7: 18ff07           AND #255,T3,AC0
010dba: 76ffffa8         MOV #-1,AR2
010dbe: c061_2370        MOV AC0,*AR3 || MOV T3,AC0
010dc2: ec61de_110538    AMAR *AR3,XAR5 || SFTS AC0,#-8,AC0
010dc8: b4a3_19ff00      AMAR *AR5+ || AND #255,AC0,AC0
010dcd: c0a1_19ff06      MOV AC0,*AR5 || AND #255,T2,AC0
010dd2: c075_2360        MOV AC0,*(AR3-T1) || MOV T2,AC0
010dd6: 76ff0090         BFXTR #65280,AC0,AR1
010dda: ecc1be           AMAR *AR6,XAR3
010ddd: b465             AMAR *AR3-
010ddf: c9b5             MOV AR1,*(AR5-T1)
010de1: a96f0001         MOV *+AR3(#0001h),AR1
010de5: 401a             ADD #1,AR2
010de7: 0419f7           BCC #0x010de1,AR1 != #0
010dea: ec31fe013540     AMAR *(#013540h),XAR7
010df0: ecc19e           AMAR *AR6,XAR1
010df3: 7b00015a         ADD #1,AR2,T1
010df7: 7600f048         MOV #240,T0
010dfb: ece18e           AMAR *AR7,XAR0
010dfe: 6c012bcc         CALL _writemsg
010e02: ec319e000000     AMAR *(#00000h),XAR1
010e08: ece18e           AMAR *AR7,XAR0
010e0b: 6c0130fc         CALL _readmsg
010e0f: dfa115           MOV uns(*AR5),AC1
010e12: dfad05ffff       MOV uns(*AR5(#-0001h)),AC0
010e17: 101308           ADD AC1 << #8,AC0
010e1a: 100510           SFTS AC0,#16,AC0
010e1d: 4406             MOV HI(AC0),T2
010e1f: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010e25: 9200             CALL AC0
010e27: 2267_9ea6        XCCPART T2 < #0 || MOV T2,T3
010e2b: 50f4             POPBOTH XAR7
010e2d: 2274             MOV T3,T0
010e2f: 50e4             POPBOTH XAR6
010e31: 50d4             POPBOTH XAR5
010e33: 3a76             POP T3,T2
010e35: 4804             RET
010e37:               _HOSTlseek:
010e37: 3876             PSH T3,T2
010e39: 50d5             PSHBOTH XAR5
010e3b: 2247             MOV T0,T3
010e3d: 4efe             AADD #-2,SP
010e3f: eb0008_2356      MOV AC0,dbl(@#00h) || MOV T1,T2
010e44: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010e4a: 9200             CALL AC0
010e4c: ec31de013540     AMAR *(#013540h),XAR5
010e52: 18ff07           AND #255,T3,AC0
010e55: c0a1_2370        MOV AC0,*AR5 || MOV T3,AC0
010e59: 100538           SFTS AC0,#-8,AC0
010e5c: 18ff00           AND #255,AC0,AC0
010e5f: c0b3             MOV AC0,*(AR5+T1)
010e61: ed0008           MOV dbl(@#00h),AC0
010e64: 18ff00           AND #255,AC0,AC0
010e67: c0b5             MOV AC0,*(AR5-T1)
010e69: ed0008           MOV dbl(@#00h),AC0
010e6c: a900_110538      MOV @#00h,AR1 || SFTS AC0,#-8,AC0
010e71: 18ff00           AND #255,AC0,AC0
010e74: c0b7_19ff09      MOV AC0,*AR5(T1) || AND #255,AR1,AC0
010e79: 7600f448         MOV #244,T0
010e7d: c0b9             MOV AC0,*+AR5
010e7f: ec319e000000     AMAR *(#00000h),XAR1
010e85: ed0008           MOV dbl(@#00h),AC0
010e88: 100528           SFTS AC0,#-24,AC0
010e8b: 18ff00           AND #255,AC0,AC0
010e8e: c0bb_19ff06      MOV AC0,*-AR5 || AND #255,T2,AC0
010e93: c0bd_2360        MOV AC0,*(AR5+AR0B) || MOV T2,AC0
010e97: 100538           SFTS AC0,#-8,AC0
010e9a: eca18e_19ff00    AMAR *AR5,XAR0 || AND #255,AC0,AC0
010ea0: c0bf_3d05        MOV AC0,*(AR5-AR0B) || MOV #0,T1
010ea4: 6c012bcc         CALL _writemsg
010ea8: ec319e000000     AMAR *(#00000h),XAR1
010eae: eca18e           AMAR *AR5,XAR0
010eb1: 6c0130fc         CALL _readmsg
010eb5: df3105013540     MOV uns(*(#013540h)),AC0
010ebb: df3115013543     MOV uns(*(#013543h)),AC1
010ec1: 101318           ADD AC1 << #24,AC0
010ec4: df3115013542     MOV uns(*(#013542h)),AC1
010eca: 101310           ADD AC1 << #16,AC0
010ecd: df3115013541     MOV uns(*(#013541h)),AC1
010ed3: 101308           ADD AC1 << #8,AC0
010ed6: eb0008           MOV AC0,dbl(@#00h)
010ed9: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010edf: 9200             CALL AC0
010ee1: ed0008           MOV dbl(@#00h),AC0
010ee4: 4e02             AADD #2,SP
010ee6: 50d4             POPBOTH XAR5
010ee8: 3a76             POP T3,T2
010eea: 4804             RET
010eec:               _HOSTclose:
010eec: 2246_5166        MOV T0,T2 || PSH T2
010ef0: 50d5             PSHBOTH XAR5
010ef2: 4eff             AADD #-1,SP
010ef4: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010efa: 9200             CALL AC0
010efc: ec31de013540     AMAR *(#013540h),XAR5
010f02: 7600f148         MOV #241,T0
010f06: 18ff06           AND #255,T2,AC0
010f09: ec319e000000     AMAR *(#00000h),XAR1
010f0f: c0a1_2360        MOV AC0,*AR5 || MOV T2,AC0
010f13: 100538           SFTS AC0,#-8,AC0
010f16: eca18e_19ff00    AMAR *AR5,XAR0 || AND #255,AC0,AC0
010f1c: c0b3_3d05        MOV AC0,*(AR5+T1) || MOV #0,T1
010f20: 6c012bcc         CALL _writemsg
010f24: ec319e000000     AMAR *(#00000h),XAR1
010f2a: eca18e           AMAR *AR5,XAR0
010f2d: 6c0130fc         CALL _readmsg
010f31: df3105013540     MOV uns(*(#013540h)),AC0
010f37: df3115013541     MOV uns(*(#013541h)),AC1
010f3d: 101308           ADD AC1 << #8,AC0
010f40: 100510           SFTS AC0,#16,AC0
010f43: 4406             MOV HI(AC0),T2
010f45: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010f4b: 9200             CALL AC0
010f4d: 4e01             AADD #1,SP
010f4f: 50d4             POPBOTH XAR5
010f51: 2264             MOV T2,T0
010f53: 5062             POP T2
010f55: 4804             RET
010f57:               _HOSTclock:
010f57: 50d5             PSHBOTH XAR5
010f59: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
010f5f: 4efe             AADD #-2,SP
010f61: 9200             CALL AC0
010f63: ec31de013540     AMAR *(#013540h),XAR5
010f69: 7600f948         MOV #249,T0
010f6d: ec319e000000     AMAR *(#00000h),XAR1
010f73: eca18e_3d05      AMAR *AR5,XAR0 || MOV #0,T1
010f78: 6c012bcc         CALL _writemsg
010f7c: ec319e000000     AMAR *(#00000h),XAR1
010f82: eca18e           AMAR *AR5,XAR0
010f85: 6c0130fc         CALL _readmsg
010f89: df3105013540     MOV uns(*(#013540h)),AC0
010f8f: dfb715           MOV uns(*AR5(T1)),AC1
010f92: dfb515_111318    MOV uns(*(AR5-T1)),AC1 || ADD AC1 << #24,AC0
010f98: dfb315_111310    MOV uns(*(AR5+T1)),AC1 || ADD AC1 << #16,AC0
010f9e: 101308           ADD AC1 << #8,AC0
010fa1: eb0008           MOV AC0,dbl(@#00h)
010fa4: ed31080136aa     MOV dbl(*(#0136aah)),AC0
010faa: 9200             CALL AC0
010fac: ed0008           MOV dbl(@#00h),AC0
010faf: 4e02             AADD #2,SP
010fb1: 50d4             POPBOTH XAR5
010fb3: 4804             RET
010fb5:               _IRQ_init:
010fb5: 4efb             AADD #-5,SP
010fb7: c404             MOV T0,@#02h
010fb9: eb0085           MOV XAR0,dbl(@#00h)
010fbc: ed00bf           MOV dbl(@#00h),XAR3
010fbf: 90b0             MOV XAR3,AC0
010fc1: ec31be7fffff     AMAR *(#07fffffh),XAR3
010fc7: 90b1             MOV XAR3,AC1
010fc9: 121c04           CMPU AC1 != AC0, TC1
010fcc: 62e4             BCC $C$L1,TC1
010fce: 3e64             MOV #-6,T0
010fd0: 060066           B $C$L6
010fd3:               $C$L1:
010fd3: ed00bf           MOV dbl(@#00h),XAR3
010fd6: eb31b5013610     MOV XAR3,dbl(*(#013610h))
010fdc: e60600           MOV #0,@#03h
010fdf: 76001fa8         MOV #31,AR2
010fe3: a906             MOV @#03h,AR1
010fe5: 12a494           CMPU AR2 < AR1, TC1
010fe8: 04641b           BCC $C$DW$L$_IRQ_init$4$E,TC1
010feb:               $C$L2:
010feb:               $C$DW$L$_IRQ_init$4$B:
010feb: a406             MOV @#03h,T0
010fed: 5040             SFTL T0,#1
010fef: a006             MOV @#03h,AC0
010ff1: ec31be013612     AMAR *(#013612h),XAR3
010ff7: eb6b08           MOV AC0,dbl(*AR3(AR0))
010ffa: f7060001         ADD #1,@#03h
010ffe: a906             MOV @#03h,AR1
011000: 12a894           CMPU AR2 >= AR1, TC1
011003: 0464e5           BCC $C$L2,TC1
011006:               $C$DW$L$_IRQ_init$4$E:
011006:               $C$L3:
011006: e60600           MOV #0,@#03h
011009: a906             MOV @#03h,AR1
01100b: 12a494           CMPU AR2 < AR1, TC1
01100e: 04641f           BCC $C$DW$L$_IRQ_init$6$E,TC1
011011:               $C$L4:
011011:               $C$DW$L$_IRQ_init$6$B:
011011: a506             MOV @#03h,T1
011013: 2254             MOV T1,T0
011015: 5040             SFTL T0,#1
011017: 3c10             MOV #1,AC0
011019: ec31be013652     AMAR *(#013652h),XAR3
01101f: 5c05             SFTS AC0,T1,AC0
011021: eb6b08           MOV AC0,dbl(*AR3(AR0))
011024: f7060001         ADD #1,@#03h
011028: a906             MOV @#03h,AR1
01102a: 12a894           CMPU AR2 >= AR1, TC1
01102d: 0464e1           BCC $C$L4,TC1
011030:               $C$DW$L$_IRQ_init$6$E:
011030:               $C$L5:
011030: a904             MOV @#02h,AR1
011032: c931013692       MOV AR1,*(#013692h)
011037: 3c04             MOV #0,T0
011039:               $C$L6:
011039: 4e05             AADD #5,SP
01103b: 4804             RET
01103d:               _IRQ_clear:
01103d: 4efd             AADD #-3,SP
01103f: c400             MOV T0,@#00h
011041: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
011047: 12a894           CMPU AR2 >= AR1, TC1
01104a: 6264             BCC $C$L7,TC1
01104c: 3e64             MOV #-6,T0
01104e: 4a3c             B $C$L10
011050:               $C$L7:
011050: 080424           CALL _IRQ_globalDisable
011053: c404             MOV T0,@#02h
011055: a900             MOV @#00h,AR1
011057: c902             MOV AR1,@#01h
011059: a900_3dfa        MOV @#00h,AR1 || MOV #15,AR2
01105d: 12a894           CMPU AR2 >= AR1, TC1
011060: 046413           BCC $C$L8,TC1
011063: 7c001059_3d10    SUB #16,AR1,T1 || MOV #1,AC0
011069: 5c05             SFTS AC0,T1,AC0
01106b: c002             MOV AC0,@#01h
01106d: 2209             MOV AC0,AR1
01106f: c931000046       MOV AR1,*(#00046h)
011074: 4a0f             B $C$L9
011076:               $C$L8:
011076: a500_3d10        MOV @#00h,T1 || MOV #1,AC0
01107a: 5c05             SFTS AC0,T1,AC0
01107c: c002             MOV AC0,@#01h
01107e: 2209             MOV AC0,AR1
011080: c931000001       MOV AR1,*(#00001h)
011085:               $C$L9:
011085: a404             MOV @#02h,T0
011087: 08041f           CALL _IRQ_globalRestore
01108a: 3c04             MOV #0,T0
01108c:               $C$L10:
01108c: 4e03             AADD #3,SP
01108e: 4804             RET
011090:               _IRQ_clearAll:
011090: fb31ffff000001   MOV #-1,*(#00001h)
011097: fb31ffff000046   MOV #-1,*(#00046h)
01109e: 4804             RET
0110a0:               _IRQ_config:
0110a0: 4efb             AADD #-5,SP
0110a2: eb0485           MOV XAR0,dbl(@#02h)
0110a5: c400             MOV T0,@#00h
0110a7: ed04bf           MOV dbl(@#02h),XAR3
0110aa: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
0110ae: 121c04           CMPU AC1 != AC0, TC1
0110b1: 62e4             BCC $C$L11,TC1
0110b3: 3e64             MOV #-6,T0
0110b5: 060069           B $C$L13
0110b8:               $C$L11:
0110b8: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
0110be: 12a894           CMPU AR2 >= AR1, TC1
0110c1: 62e4             BCC $C$L12,TC1
0110c3: 3e64             MOV #-6,T0
0110c5: 060059           B $C$L13
0110c8:               $C$L12:
0110c8: ed31af013610     MOV dbl(*(#013610h)),XAR2
0110ce: f9000308         MOV @#00h << #3,AC0
0110d2: 2204             MOV AC0,T0
0110d4: 806170           MOV dbl(*AR3),dbl(*AR2(AR0))
0110d7: ed31bf013610     MOV dbl(*(#013610h)),XAR3
0110dd: ed04af           MOV dbl(@#02h),XAR2
0110e0: f9000308         MOV @#00h << #3,AC0
0110e4: 2209             MOV AC0,AR1
0110e6: 8e55bd180890     MOV dbl(*(AR2-T1)),AC0 || AADD AR1,AR3
0110ec: eb7508           MOV AC0,dbl(*(AR3-T1))
0110ef: ed31bf013610     MOV dbl(*(#013610h)),XAR3
0110f5: ed04af           MOV dbl(@#02h),XAR2
0110f8: f9000308         MOV @#00h << #3,AC0
0110fc: 2209             MOV AC0,AR1
0110fe: 8e59bd180890     MOV dbl(*+AR2),AC0 || AADD AR1,AR3
011104: eb7908           MOV AC0,dbl(*+AR3)
011107: ed31bf013610     MOV dbl(*(#013610h)),XAR3
01110d: ed04af           MOV dbl(@#02h),XAR2
011110: f9000308         MOV @#00h << #3,AC0
011114: 2209             MOV AC0,AR1
011116: 8e5dbd180890     MOV dbl(*(AR2+AR0B)),AC0 || AADD AR1,AR3
01111c: eb7d08           MOV AC0,dbl(*(AR3+AR0B))
01111f: 3c04             MOV #0,T0
011121:               $C$L13:
011121: 4e05             AADD #5,SP
011123: 4804             RET
011125:               _IRQ_getConfig:
011125: 4efb             AADD #-5,SP
011127: eb0485           MOV XAR0,dbl(@#02h)
01112a: c400             MOV T0,@#00h
01112c: ed04bf           MOV dbl(@#02h),XAR3
01112f: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
011133: 121c04           CMPU AC1 != AC0, TC1
011136: 62e4             BCC $C$L14,TC1
011138: 3e64             MOV #-6,T0
01113a: 06006c           B $C$L16
01113d:               $C$L14:
01113d: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
011143: 12a894           CMPU AR2 >= AR1, TC1
011146: 62e4             BCC $C$L15,TC1
011148: 3e64             MOV #-6,T0
01114a: 06005c           B $C$L16
01114d:               $C$L15:
01114d: ed31bf013610     MOV dbl(*(#013610h)),XAR3
011153: ed04af           MOV dbl(@#02h),XAR2
011156: f9000308         MOV @#00h << #3,AC0
01115a: 2204             MOV AC0,T0
01115c: 807d00           MOV dbl(*AR3(AR0)),dbl(*AR2)
01115f: ed31bf013610     MOV dbl(*(#013610h)),XAR3
011165: f9000308         MOV @#00h << #3,AC0
011169: 2209             MOV AC0,AR1
01116b: 1490b0           AADD AR1,AR3
01116e: ed7508           MOV dbl(*(AR3-T1)),AC0
011171: ed04bf           MOV dbl(@#02h),XAR3
011174: eb7508           MOV AC0,dbl(*(AR3-T1))
011177: ed31bf013610     MOV dbl(*(#013610h)),XAR3
01117d: f9000308         MOV @#00h << #3,AC0
011181: 2209             MOV AC0,AR1
011183: 1490b0           AADD AR1,AR3
011186: ed7908           MOV dbl(*+AR3),AC0
011189: ed04bf           MOV dbl(@#02h),XAR3
01118c: eb7908           MOV AC0,dbl(*+AR3)
01118f: ed31bf013610     MOV dbl(*(#013610h)),XAR3
011195: f9000308         MOV @#00h << #3,AC0
011199: 2209             MOV AC0,AR1
01119b: 1490b0           AADD AR1,AR3
01119e: ed7d08           MOV dbl(*(AR3+AR0B)),AC0
0111a1: ed04bf           MOV dbl(@#02h),XAR3
0111a4: eb7d08           MOV AC0,dbl(*(AR3+AR0B))
0111a7: 3c04             MOV #0,T0
0111a9:               $C$L16:
0111a9: 4e05             AADD #5,SP
0111ab: 4804             RET
0111ad:               _IRQ_disable:
0111ad: 4efb             AADD #-5,SP
0111af: c400             MOV T0,@#00h
0111b1: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
0111b7: 12a894           CMPU AR2 >= AR1, TC1
0111ba: 62e4             BCC $C$L17,TC1
0111bc: 3e64             MOV #-6,T0
0111be: 060066           B $C$L20
0111c1:               $C$L17:
0111c1: c902             MOV AR1,@#01h
0111c3: 0802b1           CALL _IRQ_globalDisable
0111c6: c406             MOV T0,@#03h
0111c8: a900_3dfa        MOV @#00h,AR1 || MOV #15,AR2
0111cc: 12a894           CMPU AR2 >= AR1, TC1
0111cf: 04642a           BCC $C$L18,TC1
0111d2: f702fff0         ADD #-16,@#01h
0111d6: df3105000045     MOV uns(*(#00045h)),AC0
0111dc: a902             MOV @#01h,AR1
0111de: 3495             NEG AR1,T1
0111e0: 5c05             SFTS AC0,T1,AC0
0111e2: 180100           AND #1,AC0,AC0
0111e5: c004             MOV AC0,@#02h
0111e7: a502_3d10        MOV @#01h,T1 || MOV #1,AC0
0111eb: 5c05             SFTS AC0,T1,AC0
0111ed: 3609             NOT AC0,AR1
0111ef: d93109000045     AND *(#00045h),AR1,AC0
0111f5: c031000045       MOV AC0,*(#00045h)
0111fa: 4a24             B $C$L19
0111fc:               $C$L18:
0111fc: a902             MOV @#01h,AR1
0111fe: df3105000000     MOV uns(*(#00000h)),AC0
011204: 3495             NEG AR1,T1
011206: 5c05             SFTS AC0,T1,AC0
011208: 180100           AND #1,AC0,AC0
01120b: c004             MOV AC0,@#02h
01120d: a502_3d10        MOV @#01h,T1 || MOV #1,AC0
011211: 5c05             SFTS AC0,T1,AC0
011213: 3609             NOT AC0,AR1
011215: d93109000000     AND *(#00000h),AR1,AC0
01121b: c031000000       MOV AC0,*(#00000h)
011220:               $C$L19:
011220: a406             MOV @#03h,T0
011222: 080284           CALL _IRQ_globalRestore
011225: a404             MOV @#02h,T0
011227:               $C$L20:
011227: 4e05             AADD #5,SP
011229: 4804             RET
01122b:               _IRQ_disableAll:
01122b: e63100000000     MOV #0,*(#00000h)
011231: e63100000045     MOV #0,*(#00045h)
011237: 4804             RET
011239:               _IRQ_enable:
011239: 4efb             AADD #-5,SP
01123b: c400             MOV T0,@#00h
01123d: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
011243: 12a894           CMPU AR2 >= AR1, TC1
011246: 62e4             BCC $C$L21,TC1
011248: 3e64             MOV #-6,T0
01124a: 060072           B $C$L24
01124d:               $C$L21:
01124d: c902             MOV AR1,@#01h
01124f: 080225           CALL _IRQ_globalDisable
011252: c406             MOV T0,@#03h
011254: a900_3dfa        MOV @#00h,AR1 || MOV #15,AR2
011258: 12a894           CMPU AR2 >= AR1, TC1
01125b: 046430           BCC $C$L22,TC1
01125e: f702fff0         ADD #-16,@#01h
011262: df3105000045     MOV uns(*(#00045h)),AC0
011268: a902             MOV @#01h,AR1
01126a: 3495             NEG AR1,T1
01126c: 5c05             SFTS AC0,T1,AC0
01126e: 180100           AND #1,AC0,AC0
011271: c004             MOV AC0,@#02h
011273: a502_3d10        MOV @#01h,T1 || MOV #1,AC0
011277: 5c05             SFTS AC0,T1,AC0
011279: 3609             NOT AC0,AR1
01127b: d93199000045     AND *(#00045h),AR1,AR1
011281: 3c10             MOV #1,AC0
011283: 5c05             SFTS AC0,T1,AC0
011285: 2a90             OR AR1,AC0
011287: c031000045       MOV AC0,*(#00045h)
01128c: 4a2a             B $C$L23
01128e:               $C$L22:
01128e: a902             MOV @#01h,AR1
011290: df3105000000     MOV uns(*(#00000h)),AC0
011296: 3495             NEG AR1,T1
011298: 5c05             SFTS AC0,T1,AC0
01129a: 180100           AND #1,AC0,AC0
01129d: c004             MOV AC0,@#02h
01129f: a502_3d10        MOV @#01h,T1 || MOV #1,AC0
0112a3: 5c05             SFTS AC0,T1,AC0
0112a5: 3609             NOT AC0,AR1
0112a7: d93199000000     AND *(#00000h),AR1,AR1
0112ad: 3c10             MOV #1,AC0
0112af: 5c05             SFTS AC0,T1,AC0
0112b1: 2a90             OR AR1,AC0
0112b3: c031000000       MOV AC0,*(#00000h)
0112b8:               $C$L23:
0112b8: a406             MOV @#03h,T0
0112ba: 0801ec           CALL _IRQ_globalRestore
0112bd: a404             MOV @#02h,T0
0112bf:               $C$L24:
0112bf: 4e05             AADD #5,SP
0112c1: 4804             RET
0112c3:               _IRQ_restore:
0112c3: 4efb             AADD #-5,SP
0112c5: c502             MOV T1,@#01h
0112c7: c400             MOV T0,@#00h
0112c9: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
0112cf: 12a894           CMPU AR2 >= AR1, TC1
0112d2: 62e4             BCC $C$L25,TC1
0112d4: 3e64             MOV #-6,T0
0112d6: 060056           B $C$L28
0112d9:               $C$L25:
0112d9: c904             MOV AR1,@#02h
0112db: 080199           CALL _IRQ_globalDisable
0112de: c406             MOV T0,@#03h
0112e0: a900_3dfa        MOV @#00h,AR1 || MOV #15,AR2
0112e4: 12a894           CMPU AR2 >= AR1, TC1
0112e7: 046422           BCC $C$L26,TC1
0112ea: f704fff0         ADD #-16,@#02h
0112ee: a504_3d10        MOV @#02h,T1 || MOV #1,AC0
0112f2: 5c05             SFTS AC0,T1,AC0
0112f4: aa02_3709        MOV @#01h,AR2 || NOT AC0,AR1
0112f8: d93199000045     AND *(#00045h),AR1,AR1
0112fe: 18010a           AND #1,AR2,AC0
011301: 5c05             SFTS AC0,T1,AC0
011303: 2a90             OR AR1,AC0
011305: c031000045       MOV AC0,*(#00045h)
01130a: 4a1c             B $C$L27
01130c:               $C$L26:
01130c: a504_3d10        MOV @#02h,T1 || MOV #1,AC0
011310: 5c05             SFTS AC0,T1,AC0
011312: aa02_3709        MOV @#01h,AR2 || NOT AC0,AR1
011316: d93199000000     AND *(#00000h),AR1,AR1
01131c: 18010a           AND #1,AR2,AC0
01131f: 5c05             SFTS AC0,T1,AC0
011321: 2a90             OR AR1,AC0
011323: c031000000       MOV AC0,*(#00000h)
011328:               $C$L27:
011328: a406             MOV @#03h,T0
01132a: 08017c           CALL _IRQ_globalRestore
01132d: 3c04             MOV #0,T0
01132f:               $C$L28:
01132f: 4e05             AADD #5,SP
011331: 4804             RET
011333:               _IRQ_getArg:
011333: 4efb             AADD #-5,SP
011335: eb0485           MOV XAR0,dbl(@#02h)
011338: c400             MOV T0,@#00h
01133a: ed04bf           MOV dbl(@#02h),XAR3
01133d: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
011341: 121c04           CMPU AC1 != AC0, TC1
011344: 6264             BCC $C$L29,TC1
011346: 3e64             MOV #-6,T0
011348: 4a29             B $C$L31
01134a:               $C$L29:
01134a: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
011350: 12a894           CMPU AR2 >= AR1, TC1
011353: 6264             BCC $C$L30,TC1
011355: 3e64             MOV #-6,T0
011357: 4a1a             B $C$L31
011359:               $C$L30:
011359: ed31bf013610     MOV dbl(*(#013610h)),XAR3
01135f: f9000308         MOV @#00h << #3,AC0
011363: 2209             MOV AC0,AR1
011365: ed04af           MOV dbl(@#02h),XAR2
011368: 1490b0           AADD AR1,AR3
01136b: 1402b4           AADD #2,AR3
01136e: 806100           MOV dbl(*AR3),dbl(*AR2)
011371: 3c04             MOV #0,T0
011373:               $C$L31:
011373: 4e05             AADD #5,SP
011375: 4804             RET
011377:               _IRQ_setArg:
011377: 4efb             AADD #-5,SP
011379: eb0408           MOV AC0,dbl(@#02h)
01137c: c400             MOV T0,@#00h
01137e: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
011384: 12a894           CMPU AR2 >= AR1, TC1
011387: 6264             BCC $C$L32,TC1
011389: 3e64             MOV #-6,T0
01138b: 4a17             B $C$L33
01138d:               $C$L32:
01138d: ed31bf013610     MOV dbl(*(#013610h)),XAR3
011393: f9000308         MOV @#00h << #3,AC0
011397: 2209             MOV AC0,AR1
011399: 8e04bd180890     MOV dbl(@#02h),AC0 || AADD AR1,AR3
01139f: eb7508           MOV AC0,dbl(*(AR3-T1))
0113a2: 3c04             MOV #0,T0
0113a4:               $C$L33:
0113a4: 4e05             AADD #5,SP
0113a6: 4804             RET
0113a8:               _IRQ_map:
0113a8: 4eff             AADD #-1,SP
0113aa: c400             MOV T0,@#00h
0113ac: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
0113b2: 12a894           CMPU AR2 >= AR1, TC1
0113b5: 6264             BCC $C$L34,TC1
0113b7: 3e64             MOV #-6,T0
0113b9: 4a15             B $C$L35
0113bb:               $C$L34:
0113bb: a500             MOV @#00h,T1
0113bd: 2254             MOV T1,T0
0113bf: 5040             SFTL T0,#1
0113c1: 3c10             MOV #1,AC0
0113c3: ec31be013612     AMAR *(#013612h),XAR3
0113c9: 5c05             SFTS AC0,T1,AC0
0113cb: eb6b08           MOV AC0,dbl(*AR3(AR0))
0113ce: 3c04             MOV #0,T0
0113d0:               $C$L35:
0113d0: 4e01             AADD #1,SP
0113d2: 4804             RET
0113d4:               _IRQ_setVecs:
0113d4: 4efb             AADD #-5,SP
0113d6: eb0008           MOV AC0,dbl(@#00h)
0113d9: 7affff0a         MOV #-1 << #16,AC0
0113dd: ed0018           MOV dbl(@#00h),AC1
0113e0: 7eff0000         OR #65280,AC0,AC0
0113e4: 2810             AND AC1,AC0
0113e6: 100738           SFTL AC0,#-8,AC0
0113e9: c006             MOV AC0,@#03h
0113eb: 080089           CALL _IRQ_globalDisable
0113ee: c404             MOV T0,@#02h
0113f0: a906             MOV @#03h,AR1
0113f2: c931000049       MOV AR1,*(#00049h)
0113f7: c93100004a       MOV AR1,*(#0004ah)
0113fc: 0800aa           CALL _IRQ_globalRestore
0113ff: 3c04             MOV #0,T0
011401: 4e05             AADD #5,SP
011403: 4804             RET
011405:               _IRQ_test:
011405: 4ef9             AADD #-7,SP
011407: eb0485           MOV XAR0,dbl(@#02h)
01140a: c400             MOV T0,@#00h
01140c: ed04bf           MOV dbl(@#02h),XAR3
01140f: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
011413: 121c04           CMPU AC1 != AC0, TC1
011416: 62e4             BCC $C$L36,TC1
011418: 3e64             MOV #-6,T0
01141a: 060056           B $C$L40
01141d:               $C$L36:
01141d: 76001fa8_2349    MOV #31,AR2 || MOV T0,AR1
011423: 12a894           CMPU AR2 >= AR1, TC1
011426: 62e4             BCC $C$L37,TC1
011428: 3e64             MOV #-6,T0
01142a: 060046           B $C$L40
01142d:               $C$L37:
01142d: c908             MOV AR1,@#04h
01142f: 080045           CALL _IRQ_globalDisable
011432: c40a             MOV T0,@#05h
011434: a900_3dfa        MOV @#00h,AR1 || MOV #15,AR2
011438: 12a894           CMPU AR2 >= AR1, TC1
01143b: 04641a           BCC $C$L38,TC1
01143e: f708fff0         ADD #-16,@#04h
011442: a908             MOV @#04h,AR1
011444: ed04bf           MOV dbl(@#02h),XAR3
011447: df3105000046     MOV uns(*(#00046h)),AC0
01144d: 3495             NEG AR1,T1
01144f: 5c05             SFTS AC0,T1,AC0
011451: 180100           AND #1,AC0,AC0
011454: c061             MOV AC0,*AR3
011456: 4a14             B $C$L39
011458:               $C$L38:
011458: a908             MOV @#04h,AR1
01145a: ed04bf           MOV dbl(@#02h),XAR3
01145d: df3105000001     MOV uns(*(#00001h)),AC0
011463: 3495             NEG AR1,T1
011465: 5c05             SFTS AC0,T1,AC0
011467: 180100           AND #1,AC0,AC0
01146a: c061             MOV AC0,*AR3
01146c:               $C$L39:
01146c: a40a             MOV @#05h,T0
01146e: 080038           CALL _IRQ_globalRestore
011471: 3c04             MOV #0,T0
011473:               $C$L40:
011473: 4e07             AADD #7,SP
011475: 4804             RET
011477:               _IRQ_globalDisable:
011477: 4eff             AADD #-1,SP
011479: a931000003       MOV *(#00003h),AR1
01147e: 7d080009         AND #2048,AR1,AC0
011482: 100535           SFTS AC0,#-11,AC0
011485: c000             MOV AC0,@#00h
011487: 20               NOP
011488: 46b3             BSET ST1_INTM
01148a: 2204             MOV AC0,T0
01148c: 4e01             AADD #1,SP
01148e: 4804             RET
011490:               _IRQ_globalEnable:
011490: 4eff             AADD #-1,SP
011492: a931000003       MOV *(#00003h),AR1
011497: 7d080009         AND #2048,AR1,AC0
01149b: 100535           SFTS AC0,#-11,AC0
01149e: c000             MOV AC0,@#00h
0114a0: 20               NOP
0114a1: 46b2             BCLR ST1_INTM
0114a3: 2204             MOV AC0,T0
0114a5: 4e01             AADD #1,SP
0114a7: 4804             RET
0114a9:               _IRQ_globalRestore:
0114a9: 4eff             AADD #-1,SP
0114ab: c400             MOV T0,@#00h
0114ad: 2249             MOV T0,AR1
0114af: 6289             BCC $C$L41,AR1 == #0
0114b1: 20               NOP
0114b2: 46b3             BSET ST1_INTM
0114b4: 4a03             B $C$L42
0114b6:               $C$L41:
0114b6: 20               NOP
0114b7: 46b2             BCLR ST1_INTM
0114b9:               $C$L42:
0114b9: 4e01             AADD #1,SP
0114bb: 4804             RET
0114bd:               _free:
0114bd: 50d5             PSHBOTH XAR5
0114bf: 20               NOP
0114c0: 20               NOP
0114c1: 20               NOP
0114c2: ec01de           AMAR *AR0,XAR5
0114c5: 90d0             MOV XAR5,AC0
0114c7: 6d0000ba         BCC #0x011585,AC0 == #0
0114cb: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
0114d1: 9200             CALL AC0
0114d3: 1402d6           ASUB #2,AR5
0114d6: 90d3             MOV XAR5,AC3
0114d8: ed31bf0136a2     MOV dbl(*(#0136a2h)),XAR3
0114de: 1a0013           OR #0,AC3,AC1
0114e1: 90b0             MOV XAR3,AC0
0114e3: 1a0020           OR #0,AC0,AC2
0114e6: 122814           CMPU AC2 >= AC1, TC1
0114e9: 046412           BCC #0x0114fe,TC1
0114ec: 900b             MOV AC0,XAR3
0114ee: ed75af           MOV dbl(*(AR3-T1)),XAR2
0114f1: 90a0             MOV XAR2,AC0
0114f3: 1a0020           OR #0,AC0,AC2
0114f6: 122414           CMPU AC2 < AC1, TC1
0114f9: 0464f0           BCC #0x0114ec,TC1
0114fc: 4a06             B #0x011504
0114fe: ec31be000000     AMAR *(#00000h),XAR3
011504: 903a             MOV AC3,XAR2
011506: a941             MOV *AR2,AR1
011508: 7dfffec9         AND #65534,AR1,AR4
01150c: 7dffff2c         AND #65535,AR4,AC2
011510: 2412             ADD AC1,AC2
011512: 1a0010           OR #0,AC0,AC1
011515: 122014           CMPU AC2 == AC1, TC1
011518: eb5508_9e74      XCC !TC1 || MOV AC0,dbl(*(AR2-T1))
01151d: 04741d           BCC #0x01153d,!TC1
011520: 900a             MOV AC0,XAR2
011522: a941             MOV *AR2,AR1
011524: ec0092           BCLR @#00h,AR1
011527: 24c9             ADD AR4,AR1
011529: ed55cf           MOV dbl(*(AR2-T1)),XAR4
01152c: 903a             MOV AC3,XAR2
01152e: 7dfffe09         AND #65534,AR1,AC0
011532: c041             MOV AC0,*AR2
011534: eb55c5           MOV XAR4,dbl(*(AR2-T1))
011537: a941             MOV *AR2,AR1
011539: 7dfffec9         AND #65534,AR1,AR4
01153d: 90b0             MOV XAR3,AC0
01153f: 04002f           BCC #0x011571,AC0 == #0
011542: a961             MOV *AR3,AR1
011544: 7dfffe99         AND #65534,AR1,AR1
011548: 7dffff19         AND #65535,AR1,AC1
01154c: 2401             ADD AC0,AC1
01154e: 1a0003           OR #0,AC3,AC0
011551: 121004           CMPU AC1 == AC0, TC1
011554: 9039_9ef4        XCCPART !TC1 || MOV AC3,XAR1
011558: eb7595_9e74      XCC !TC1 || MOV XAR1,dbl(*(AR3-T1))
01155d: 047419           BCC #0x011579,!TC1
011560: 903a             MOV AC3,XAR2
011562: 24c9             ADD AR4,AR1
011564: ec0092           BCLR @#00h,AR1
011567: c961             MOV AR1,*AR3
011569: ed55af           MOV dbl(*(AR2-T1)),XAR2
01156c: eb75a5           MOV XAR2,dbl(*(AR3-T1))
01156f: 4a0c             B #0x01157d
011571: 9039             MOV AC3,XAR1
011573: eb31950136a2     MOV XAR1,dbl(*(#0136a2h))
011579: 903b             MOV AC3,XAR3
01157b: cc61             MOV AR4,*AR3
01157d: ed31080136aa     MOV dbl(*(#0136aah)),AC0
011583: 9200             CALL AC0
011585: 50d4             POPBOTH XAR5
011587: 4804             RET
011589:               _minit:
011589: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
01158f: 4eff             AADD #-1,SP
011591: 9200             CALL AC0
011593: ec31be004000     AMAR *(#04000h),XAR3
011599: 18019b           AND #1,AR3,AR1
01159c: 7a00000a         MOV #0 << #16,AC0
0115a0: 90b1             MOV XAR3,AC1
0115a2: 7e600000         OR #24576,AC0,AC0
0115a6: 5001             SFTL AC0,#-1
0115a8: 2690             SUB AR1,AC0
0115aa: 7dffff09_230a    AND #65535,AR1,AC0 || MOV AC0,AR2
0115b0: ca310136a6       MOV AR2,*(#0136a6h)
0115b5: 2410             ADD AC1,AC0
0115b7: 900c             MOV AC0,XAR4
0115b9: 7dffff09         AND #65535,AR1,AC0
0115bd: 2410             ADD AC1,AC0
0115bf: 900b             MOV AC0,XAR3
0115c1: e631000136a7     MOV #0,*(#0136a7h)
0115c7: eb31c50136a2     MOV XAR4,dbl(*(#0136a2h))
0115cd: 7dfffe0a         AND #65534,AR2,AC0
0115d1: eb31c50136a4     MOV XAR4,dbl(*(#0136a4h))
0115d7: c061             MOV AC0,*AR3
0115d9: ec31ae7fffff     AMAR *(#07fffffh),XAR2
0115df: ed31080136aa     MOV dbl(*(#0136aah)),AC0
0115e5: eb75a5           MOV XAR2,dbl(*(AR3-T1))
0115e8: 9200             CALL AC0
0115ea: 4e01             AADD #1,SP
0115ec: 4804             RET
0115ee:               _malloc:
0115ee: 5066             PSH T2
0115f0: 4efe             AADD #-2,SP
0115f2: 04045e           BCC #0x011653,T0 == #0
0115f5: 3c49             MOV #4,AR1
0115f7: 7b000264         ADD #2,T0,T2
0115fb: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
011601: 129464_21        CMPU AR1 < T2, TC1 || NOP
011605: 3c46_9ef4        XCCPART !TC1 || MOV #4,T2
011609: 180196           AND #1,T2,AR1
01160c: 2496             ADD AR1,T2
01160e: 9200             CALL AC0
011610: a9310136a7       MOV *(#0136a7h),AR1
011615: 6189             BCC #0x01161a,AR1 == #0
011617: 08ff6f           CALL _minit
01161a: ed31bf0136a2     MOV dbl(*(#0136a2h)),XAR3
011620: eb00b5           MOV XAR3,dbl(@#00h)
011623: 20               NOP
011624: 20               NOP
011625: 20               NOP
011626: ec31be000000     AMAR *(#00000h),XAR3
01162c: 4a0c             B #0x01163a
01162e: ed00bf           MOV dbl(@#00h),XAR3
011631: ed75af           MOV dbl(*(AR3-T1)),XAR2
011634: eb00a5           MOV XAR2,dbl(@#00h)
011637: 20               NOP
011638: 20               NOP
011639: 20               NOP
01163a: ec31ae7fffff     AMAR *(#07fffffh),XAR2
011640: ed0008           MOV dbl(@#00h),AC0
011643: 90a1             MOV XAR2,AC1
011645: 120c14           CMPU AC0 != AC1, TC1
011648: 046411           BCC #0x01165c,TC1
01164b: ed31080136aa     MOV dbl(*(#0136aah)),AC0
011651: 9200             CALL AC0
011653: ec318e000000     AMAR *(#00000h),XAR0
011659: 060081           B #0x0116dd
01165c: ed00af           MOV dbl(@#00h),XAR2
01165f: a941             MOV *AR2,AR1
011661: 7dfffe99         AND #65534,AR1,AR1
011665: 129464_21        CMPU AR1 < T2, TC1 || NOP
011669: 0464c2           BCC #0x01162e,TC1
01166c: 7b0004a6         ADD #4,T2,AR2
011670: 12a494_21        CMPU AR2 < AR1, TC1 || NOP
011674: 046424           BCC #0x01169b,TC1
011677: 90b0             MOV XAR3,AC0
011679: 6710             BCC #0x011689,AC0 != #0
01167b: ed00bf           MOV dbl(@#00h),XAR3
01167e: ed75bf           MOV dbl(*(AR3-T1)),XAR3
011681: eb31b50136a2     MOV XAR3,dbl(*(#0136a2h))
011687: 4a09             B #0x011692
011689: ed00af           MOV dbl(@#00h),XAR2
01168c: ed55af           MOV dbl(*(AR2-T1)),XAR2
01168f: eb75a5           MOV XAR2,dbl(*(AR3-T1))
011692: ed00bf           MOV dbl(@#00h),XAR3
011695: f5610001         OR #1,*AR3
011699: 4a34             B #0x0116cf
01169b: ed00af           MOV dbl(@#00h),XAR2
01169e: ed00cf           MOV dbl(@#00h),XAR4
0116a1: 7dffff06         AND #65535,T2,AC0
0116a5: 90a1             MOV XAR2,AC1
0116a7: 2410             ADD AC1,AC0
0116a9: 900a             MOV AC0,XAR2
0116ab: ed95cf           MOV dbl(*(AR4-T1)),XAR4
0116ae: 90b0             MOV XAR3,AC0
0116b0: eb55c5           MOV XAR4,dbl(*(AR2-T1))
0116b3: eb75a5_9e10      XCC AC0 != #0 || MOV XAR2,dbl(*(AR3-T1))
0116b8: ed00bf           MOV dbl(@#00h),XAR3
0116bb: 2669             SUB T2,AR1
0116bd: ec0092           BCLR @#00h,AR1
0116c0: c941_1b0196      MOV AR1,*AR2 || OR #1,T2,AR1
0116c5: 9600             XCC AC0 == #0
0116c7: eb31a50136a2     MOV XAR2,dbl(*(#0136a2h))
0116cd: c961             MOV AR1,*AR3
0116cf: ed31080136aa     MOV dbl(*(#0136aah)),AC0
0116d5: 9200             CALL AC0
0116d7: ed008f           MOV dbl(@#00h),XAR0
0116da: 140284           AADD #2,AR0
0116dd: 4e02             AADD #2,SP
0116df: 5062             POP T2
0116e1: 4804             RET
0116e3:               _realloc:
0116e3: 5066             PSH T2
0116e5: 50d5             PSHBOTH XAR5
0116e7: 20               NOP
0116e8: 20               NOP
0116e9: 50f5             PSHBOTH XAR7
0116eb: ec01de_2346      AMAR *AR0,XAR5 || MOV T0,T2
0116f0: 4efc             AADD #-4,SP
0116f2: 6616             BCC #0x011700,T2 != #0
0116f4: 08fdc6           CALL _free
0116f7: ec318e000000     AMAR *(#00000h),XAR0
0116fd: 06018a           B #0x01188a
011700: 90d0             MOV XAR5,AC0
011702: 6310             BCC #0x01170a,AC0 != #0
011704: 08fee7           CALL _malloc
011707: 060180           B #0x01188a
01170a: 4026             ADD #2,T2
01170c: 3c49             MOV #4,AR1
01170e: eca1be_139464    AMAR *AR5,XAR3 || CMPU AR1 < T2, TC1
011714: 3c46_9ef4        XCCPART !TC1 || MOV #4,T2
011718: 1402b6_190196    ASUB #2,AR3 || AND #1,T2,AR1
01171e: a961_2596        MOV *AR3,AR1 || ADD AR1,T2
011722: 90b1             MOV XAR3,AC1
011724: 7dfffe09         AND #65534,AR1,AC0
011728: eb04b5_2510      MOV XAR3,dbl(@#02h) || ADD AC1,AC0
01172d: eb0008           MOV AC0,dbl(@#00h)
011730: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
011736: 9200             CALL AC0
011738: ed04bf           MOV dbl(@#02h),XAR3
01173b: a961             MOV *AR3,AR1
01173d: 7dfffe99         AND #65534,AR1,AR1
011741: 129864_21        CMPU AR1 >= T2, TC1 || NOP
011745: 046434           BCC #0x01177c,TC1
011748: ed31bf0136a4     MOV dbl(*(#0136a4h)),XAR3
01174e: df31150136a6     MOV uns(*(#0136a6h)),AC1
011754: 90b0             MOV XAR3,AC0
011756: ed0008_2501      MOV dbl(@#00h),AC0 || ADD AC0,AC1
01175b: 120814           CMPU AC0 >= AC1, TC1
01175e: 6d6400f7         BCC #0x011859,TC1
011762: ed00bf           MOV dbl(@#00h),XAR3
011765: aa61             MOV *AR3,AR2
011767: ec00a8           BTST @#00h,AR2,TC1
01176a: 6d6400eb         BCC #0x011859,TC1
01176e: 7dfffeaa         AND #65534,AR2,AR2
011772: 249a             ADD AR1,AR2
011774: 12a464_21        CMPU AR2 < T2, TC1 || NOP
011778: 6d6400dd         BCC #0x011859,TC1
01177c: ed31bf0136a2     MOV dbl(*(#0136a2h)),XAR3
011782: 90b0             MOV XAR3,AC0
011784: ed0418_1b0020    MOV dbl(@#02h),AC1 || OR #0,AC0,AC2
01178a: 122814           CMPU AC2 >= AC1, TC1
01178d: 046415           BCC #0x0117a5,TC1
011790: 900b             MOV AC0,XAR3
011792: ed75af           MOV dbl(*(AR3-T1)),XAR2
011795: 90a0             MOV XAR2,AC0
011797: ed0418_1b0020    MOV dbl(@#02h),AC1 || OR #0,AC0,AC2
01179d: 122414           CMPU AC2 < AC1, TC1
0117a0: 0464ed           BCC #0x011790,TC1
0117a3: 4a06             B #0x0117ab
0117a5: ec31be000000     AMAR *(#00000h),XAR3
0117ab: ed04af           MOV dbl(@#02h),XAR2
0117ae: a941             MOV *AR2,AR1
0117b0: 7dfffe99         AND #65534,AR1,AR1
0117b4: 7dffff29         AND #65535,AR1,AC2
0117b8: 2412             ADD AC1,AC2
0117ba: 1a0010           OR #0,AC0,AC1
0117bd: 121024           CMPU AC1 == AC2, TC1
0117c0: 046423           BCC #0x0117e6,TC1
0117c3: 2669_3d4a        SUB T2,AR1 || MOV #4,AR2
0117c7: 1294a4_21        CMPU AR1 < AR2, TC1 || NOP
0117cb: 04647e           BCC #0x01184c,TC1
0117ce: ed04af           MOV dbl(@#02h),XAR2
0117d1: 7dffff16         AND #65535,T2,AC1
0117d5: 90a2             MOV XAR2,AC2
0117d7: 2421             ADD AC2,AC1
0117d9: 901a             MOV AC1,XAR2
0117db: 7dfffe19         AND #65534,AR1,AC1
0117df: eb5508           MOV AC0,dbl(*(AR2-T1))
0117e2: c141             MOV AC1,*AR2
0117e4: 4a32             B #0x011818
0117e6: 900a             MOV AC0,XAR2
0117e8: aa41             MOV *AR2,AR2
0117ea: ec00a2           BCLR @#00h,AR2
0117ed: 249a             ADD AR1,AR2
0117ef: 22a9             MOV AR2,AR1
0117f1: 7b0004a6         ADD #4,T2,AR2
0117f5: 12a894_21        CMPU AR2 >= AR1, TC1 || NOP
0117f9: 04642f           BCC #0x01182b,TC1
0117fc: 900a             MOV AC0,XAR2
0117fe: ed55cf           MOV dbl(*(AR2-T1)),XAR4
011801: ed04af           MOV dbl(@#02h),XAR2
011804: 7dffff06         AND #65535,T2,AC0
011808: 90a1             MOV XAR2,AC1
01180a: 2410             ADD AC1,AC0
01180c: 900a             MOV AC0,XAR2
01180e: 2669             SUB T2,AR1
011810: ec0092           BCLR @#00h,AR1
011813: c941             MOV AR1,*AR2
011815: eb55c5           MOV XAR4,dbl(*(AR2-T1))
011818: 90b0             MOV XAR3,AC0
01181a: 9600             XCC AC0 == #0
01181c: eb31a50136a2     MOV XAR2,dbl(*(#0136a2h))
011822: eb75a5_9e10      XCC AC0 != #0 || MOV XAR2,dbl(*(AR3-T1))
011827: 4a19_2369        B #0x011844 || MOV T2,AR1
01182b: 90b1             MOV XAR3,AC1
01182d: 6691             BCC #0x01183c,AC1 != #0
01182f: 900b             MOV AC0,XAR3
011831: ed75bf           MOV dbl(*(AR3-T1)),XAR3
011834: eb31b50136a2     MOV XAR3,dbl(*(#0136a2h))
01183a: 4a08             B #0x011844
01183c: 900a             MOV AC0,XAR2
01183e: ed55af           MOV dbl(*(AR2-T1)),XAR2
011841: eb75a5           MOV XAR2,dbl(*(AR3-T1))
011844: ed04bf           MOV dbl(@#02h),XAR3
011847: 1a0199           OR #1,AR1,AR1
01184a: c961             MOV AR1,*AR3
01184c: ed31080136aa     MOV dbl(*(#0136aah)),AC0
011852: 9200             CALL AC0
011854: eca18e           AMAR *AR5,XAR0
011857: 4a31             B #0x01188a
011859: ed31080136aa     MOV dbl(*(#0136aah)),AC0
01185f: 9200             CALL AC0
011861: 2264             MOV T2,T0
011863: 08fd88           CALL _malloc
011866: ec01fe           AMAR *AR0,XAR7
011869: 90f0             MOV XAR7,AC0
01186b: 040019           BCC #0x011887,AC0 == #0
01186e: ed04bf           MOV dbl(@#02h),XAR3
011871: a961             MOV *AR3,AR1
011873: ec0092           BCLR @#00h,AR1
011876: 7c000249         SUB #2,AR1,T0
01187a: eca19e           AMAR *AR5,XAR1
01187d: 6c013355         CALL _memcpy
011881: eca18e           AMAR *AR5,XAR0
011884: 08fc36           CALL _free
011887: ece18e           AMAR *AR7,XAR0
01188a: 4e04             AADD #4,SP
01188c: 50f4             POPBOTH XAR7
01188e: 50d4             POPBOTH XAR5
011890: 5062             POP T2
011892: 4804             RET
011894:               _max_free:
011894: 5066             PSH T2
011896: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
01189c: 9200             CALL AC0
01189e: a9310136a7       MOV *(#0136a7h),AR1
0118a3: ed31bf0136a2     MOV dbl(*(#0136a2h)),XAR3
0118a9: 3c06             MOV #0,T2
0118ab: 90b0             MOV XAR3,AC0
0118ad: 041930           BCC #0x0118e0,AR1 != #0
0118b0: ec31be7fffff     AMAR *(#07fffffh),XAR3
0118b6: 1a0020           OR #0,AC0,AC2
0118b9: 90b1             MOV XAR3,AC1
0118bb: 122014           CMPU AC2 == AC1, TC1
0118be: 04641f           BCC #0x0118e0,TC1
0118c1: 900b             MOV AC0,XAR3
0118c3: a961             MOV *AR3,AR1
0118c5: ec0092           BCLR @#00h,AR1
0118c8: 4229             SUB #2,AR1
0118ca: 126894_21        CMPU T2 >= AR1, TC1 || NOP
0118ce: ed75bf           MOV dbl(*(AR3-T1)),XAR3
0118d1: 2296_9ef4        XCCPART !TC1 || MOV AR1,T2
0118d5: 90b0             MOV XAR3,AC0
0118d7: 1a0020           OR #0,AC0,AC2
0118da: 122c14           CMPU AC2 != AC1, TC1
0118dd: 0464e1           BCC #0x0118c1,TC1
0118e0: ed31080136aa     MOV dbl(*(#0136aah)),AC0
0118e6: 9200             CALL AC0
0118e8: 2264             MOV T2,T0
0118ea: 5062             POP T2
0118ec: 4804             RET
0118ee:               _free_memory:
0118ee: 5066             PSH T2
0118f0: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
0118f6: 9200             CALL AC0
0118f8: a9310136a7       MOV *(#0136a7h),AR1
0118fd: ed31bf0136a2     MOV dbl(*(#0136a2h)),XAR3
011903: 3c06             MOV #0,T2
011905: 90b0             MOV XAR3,AC0
011907: 04192c           BCC #0x011936,AR1 != #0
01190a: ec31be7fffff     AMAR *(#07fffffh),XAR3
011910: 1a0020           OR #0,AC0,AC2
011913: 90b1             MOV XAR3,AC1
011915: 122014           CMPU AC2 == AC1, TC1
011918: 04641b           BCC #0x011936,TC1
01191b: 900b             MOV AC0,XAR3
01191d: a961             MOV *AR3,AR1
01191f: ed75bf           MOV dbl(*(AR3-T1)),XAR3
011922: 90b0             MOV XAR3,AC0
011924: ec0092_1b0020    BCLR @#00h,AR1 || OR #0,AC0,AC2
01192a: 122c14_2569      CMPU AC2 != AC1, TC1 || ADD T2,AR1
01192f: 7c000269         SUB #2,AR1,T2
011933: 0464e5           BCC #0x01191b,TC1
011936: ed31080136aa     MOV dbl(*(#0136aah)),AC0
01193c: 9200             CALL AC0
01193e: 2264             MOV T2,T0
011940: 5062             POP T2
011942: 4804             RET
011944:               _chkheap:
011944: ec318e000000     AMAR *(#00000h),XAR0
01194a: 4804             RET
01194c:               _calloc:
01194c: 5250             MOV T1,HI(AC0)
01194e: 5800             MPY T0,AC0,AC0
011950: 2206_5166        MOV AC0,T2 || PSH T2
011954: 2264             MOV T2,T0
011956: 08fc95           CALL _malloc
011959: 9080             MOV XAR0,AC0
01195b: 040010           BCC #0x01196e,AC0 == #0
01195e: ec01be           AMAR *AR0,XAR3
011961: 6586             BCC #0x01196e,T2 == #0
011963: 7c000196         SUB #1,T2,AR1
011967: 529c             MOV AR1,CSR
011969: 4800             RPT CSR
01196b: e66300              MOV #0,*AR3+
01196e: 5062             POP T2
011970: 4804             RET
011972:               __divd:
011972: 3876             PSH T3,T2
011974: 4ef1             AADD #-15,SP
011976: eb0008           MOV AC0,dbl(@#00h)
011979: a000             MOV @#00h,AC0
01197b: 76800090         BFXTR #32768,AC0,AR1
01197f: ed0008           MOV dbl(@#00h),AC0
011982: 100729           SFTL AC0,#-23,AC0
011985: 18ffa0           AND #255,AC0,AR2
011988: 7c007faa         SUB #127,AR2,AR2
01198c: 22a0             MOV AR2,AC0
01198e: eb0408           MOV AC0,dbl(@#02h)
011991: ed0008           MOV dbl(@#00h),AC0
011994: eb0018_110708    MOV AC1,dbl(@#00h) || SFTL AC0,#8,AC0
01199a: ec3e00           BSET @#1fh,AC0
01199d: 7affff1a         MOV #-1 << #16,AC1
0119a1: eb0808           MOV AC0,dbl(@#04h)
0119a4: a000             MOV @#00h,AC0
0119a6: 76800060         BFXTR #32768,AC0,T2
0119aa: ed0008           MOV dbl(@#00h),AC0
0119ad: 100729           SFTL AC0,#-23,AC0
0119b0: 18ffa0           AND #255,AC0,AR2
0119b3: 7c007faa         SUB #127,AR2,AR2
0119b7: 7eff8111         OR #65409,AC1,AC1
0119bb: 22a0             MOV AR2,AC0
0119bd: eb0c08           MOV AC0,dbl(@#06h)
0119c0: ed0008           MOV dbl(@#00h),AC0
0119c3: 100708           SFTL AC0,#8,AC0
0119c6: ec3e00           BSET @#1fh,AC0
0119c9: eb1008           MOV AC0,dbl(@#08h)
0119cc: ed0408           MOV dbl(@#02h),AC0
0119cf: 120014           CMPU AC0 == AC1, TC1
0119d2: 04642b           BCC #0x011a00,TC1
0119d5: 76008018         MOV #128,AC1
0119d9: ed0408           MOV dbl(@#02h),AC0
0119dc: 120014           CMPU AC0 == AC1, TC1
0119df: 04641e           BCC #0x011a00,TC1
0119e2: 7affff1a         MOV #-1 << #16,AC1
0119e6: ed0c08           MOV dbl(@#06h),AC0
0119e9: 7eff8111         OR #65409,AC1,AC1
0119ed: 120014           CMPU AC0 == AC1, TC1
0119f0: 6764             BCC #0x011a00,TC1
0119f2: 76008018         MOV #128,AC1
0119f6: ed0c08           MOV dbl(@#06h),AC0
0119f9: 120c14           CMPU AC0 != AC1, TC1
0119fc: 6d640140         BCC #0x011b40,TC1
011a00: ed0408           MOV dbl(@#02h),AC0
011a03: 76008018_2362    MOV #128,AC1 || MOV T2,AC2
011a09: 120c14           CMPU AC0 != AC1, TC1
011a0c: 2c92             XOR AR1,AC2
011a0e: 6764             BCC #0x011a1e,TC1
011a10: 7a80001a         MOV #-32768 << #16,AC1
011a14: ed0808           MOV dbl(@#04h),AC0
011a17: 120c14           CMPU AC0 != AC1, TC1
011a1a: 6d640088         BCC #0x011aa6,TC1
011a1e: 76008018         MOV #128,AC1
011a22: ed0c08           MOV dbl(@#06h),AC0
011a25: 120c14           CMPU AC0 != AC1, TC1
011a28: 66e4             BCC #0x011a37,TC1
011a2a: 7a80001a         MOV #-32768 << #16,AC1
011a2e: ed1008           MOV dbl(@#08h),AC0
011a31: 120c14           CMPU AC0 != AC1, TC1
011a34: 04646f           BCC #0x011aa6,TC1
011a37: 76008018         MOV #128,AC1
011a3b: ed0408           MOV dbl(@#02h),AC0
011a3e: 120c14           CMPU AC0 != AC1, TC1
011a41: 046426           BCC #0x011a6a,TC1
011a44: 7a80001a         MOV #-32768 << #16,AC1
011a48: ed0808           MOV dbl(@#04h),AC0
011a4b: 120c14           CMPU AC0 != AC1, TC1
011a4e: 046419           BCC #0x011a6a,TC1
011a51: 76008018         MOV #128,AC1
011a55: ed0c08           MOV dbl(@#06h),AC0
011a58: 120c14           CMPU AC0 != AC1, TC1
011a5b: 66e4             BCC #0x011a6a,TC1
011a5d: 7a80001a         MOV #-32768 << #16,AC1
011a61: ed1008           MOV dbl(@#08h),AC0
011a64: 120014           CMPU AC0 == AC1, TC1
011a67: 04643c           BCC #0x011aa6,TC1
011a6a: 7affff1a         MOV #-1 << #16,AC1
011a6e: ed0408           MOV dbl(@#02h),AC0
011a71: 7eff8111         OR #65409,AC1,AC1
011a75: 120c14           CMPU AC0 != AC1, TC1
011a78: 046444           BCC #0x011abf,TC1
011a7b: 7a80001a         MOV #-32768 << #16,AC1
011a7f: ed0808           MOV dbl(@#04h),AC0
011a82: 120c14           CMPU AC0 != AC1, TC1
011a85: 046437           BCC #0x011abf,TC1
011a88: 7affff1a         MOV #-1 << #16,AC1
011a8c: ed0c08           MOV dbl(@#06h),AC0
011a8f: 7eff8111         OR #65409,AC1,AC1
011a93: 120c14           CMPU AC0 != AC1, TC1
011a96: 046426           BCC #0x011abf,TC1
011a99: 7a80001a         MOV #-32768 << #16,AC1
011a9d: ed1008           MOV dbl(@#08h),AC0
011aa0: 120c14           CMPU AC0 != AC1, TC1
011aa3: 046419           BCC #0x011abf,TC1
011aa6: f4007fff         AND #32767,@#00h
011aaa: a000             MOV @#00h,AC0
011aac: 10210f           OR AC2 << #15, AC0
011aaf: c000             MOV AC0,@#00h
011ab1: ed0018           MOV dbl(@#00h),AC1
011ab4: 7a7fff0a         MOV #32767 << #16,AC0
011ab8: 7effff00         OR #65535,AC0,AC0
011abc: 060271           B #0x011d30
011abf: 76008018         MOV #128,AC1
011ac3: ed0408           MOV dbl(@#02h),AC0
011ac6: 120c14           CMPU AC0 != AC1, TC1
011ac9: 6764             BCC #0x011ad9,TC1
011acb: 7a80001a         MOV #-32768 << #16,AC1
011acf: ed0808           MOV dbl(@#04h),AC0
011ad2: 120014           CMPU AC0 == AC1, TC1
011ad5: 6d6400c2         BCC #0x011b9b,TC1
011ad9: 7affff1a         MOV #-1 << #16,AC1
011add: ed0c08           MOV dbl(@#06h),AC0
011ae0: 7eff8111         OR #65409,AC1,AC1
011ae4: 120c14           CMPU AC0 != AC1, TC1
011ae7: 6764             BCC #0x011af7,TC1
011ae9: 7a80001a         MOV #-32768 << #16,AC1
011aed: ed1008           MOV dbl(@#08h),AC0
011af0: 120c14           CMPU AC0 != AC1, TC1
011af3: 6d7400a4         BCC #0x011b9b,!TC1
011af7: 7affff1a         MOV #-1 << #16,AC1
011afb: ed0408           MOV dbl(@#02h),AC0
011afe: 7eff8111         OR #65409,AC1,AC1
011b02: 120c14           CMPU AC0 != AC1, TC1
011b05: 66e4             BCC #0x011b14,TC1
011b07: 7a80001a         MOV #-32768 << #16,AC1
011b0b: ed0808           MOV dbl(@#04h),AC0
011b0e: 120014           CMPU AC0 == AC1, TC1
011b11: 04641a           BCC #0x011b2e,TC1
011b14: 76008018         MOV #128,AC1
011b18: ed0c08           MOV dbl(@#06h),AC0
011b1b: 120c14           CMPU AC0 != AC1, TC1
011b1e: 04641f           BCC #0x011b40,TC1
011b21: 7a80001a         MOV #-32768 << #16,AC1
011b25: ed1008           MOV dbl(@#08h),AC0
011b28: 120c14           CMPU AC0 != AC1, TC1
011b2b: 046412           BCC #0x011b40,TC1
011b2e: f4007fff         AND #32767,@#00h
011b32: a000             MOV @#00h,AC0
011b34: 10210f           OR AC2 << #15, AC0
011b37: c000             MOV AC0,@#00h
011b39: 7a80000a         MOV #-32768 << #16,AC0
011b3d: 06007a           B #0x011bba
011b40: 7affff1a         MOV #-1 << #16,AC1
011b44: ed0408           MOV dbl(@#02h),AC0
011b47: 7eff8111         OR #65409,AC1,AC1
011b4b: 120c14           CMPU AC0 != AC1, TC1
011b4e: 2c96             XOR AR1,T2
011b50: 67e4             BCC #0x011b61,TC1
011b52: f4007fff         AND #32767,@#00h
011b56: a100_2360        MOV @#00h,AC1 || MOV T2,AC0
011b5a: 10410f           OR AC0 << #15, AC1
011b5d: c100             MOV AC1,@#00h
011b5f: 4a58             B #0x011b39
011b61: ed0408           MOV dbl(@#02h),AC0
011b64: ed0c02           SUB dbl(@#06h),AC0,AC0
011b67: 760080a8_2309    MOV #128,AR2 || MOV AC0,AR1
011b6d: 1298a0_21        CMP AR1 >= AR2, TC1 || NOP
011b71: eb1808           MOV AC0,dbl(@#0ch)
011b74: 65e4             BCC #0x011b81,TC1
011b76: 76ff82a8         MOV #-126,AR2
011b7a: 12a490_21        CMP AR2 < AR1, TC1 || NOP
011b7e: 04644d           BCC #0x011bce,TC1
011b81: ed1008           MOV dbl(@#08h),AC0
011b84: ed0818           MOV dbl(@#04h),AC1
011b87: 760080a8         MOV #128,AR2
011b8b: 121804           CMPU AC1 >= AC0, TC1
011b8e: 4219_9ef4        XCCPART !TC1 || SUB #1,AR1
011b92: 1294a0_21        CMP AR1 < AR2, TC1 || NOP
011b96: 2262             MOV T2,AC2
011b98: 046427           BCC #0x011bc2,TC1
011b9b: f4007fff         AND #32767,@#00h
011b9f: a000             MOV @#00h,AC0
011ba1: 10210f           OR AC2 << #15, AC0
011ba4: c000             MOV AC0,@#00h
011ba6: ed0018           MOV dbl(@#00h),AC1
011ba9: 7a7fff0a         MOV #32767 << #16,AC0
011bad: 7effff00         OR #65535,AC0,AC0
011bb1: 2a10             OR AC1,AC0
011bb3: eb0008           MOV AC0,dbl(@#00h)
011bb6: 7aff800a         MOV #-128 << #16,AC0
011bba: ed0018           MOV dbl(@#00h),AC1
011bbd: 060170_2910      B #0x011d32 || AND AC1,AC0
011bc2: 76ff82a8         MOV #-126,AR2
011bc6: 1298a0_21        CMP AR1 >= AR2, TC1 || NOP
011bca: 6d74ff60         BCC #0x011b2e,!TC1
011bce: 7a80001a         MOV #-32768 << #16,AC1
011bd2: 7a00010a         MOV #1 << #16,AC0
011bd6: ed1050           ADD dbl(@#08h),AC1,AC1
011bd9: 7e427400         OR #17012,AC0,AC0
011bdd: 105724           SFTL AC1,#-28,AC1
011be0: 2410             ADD AC1,AC0
011be2: 900b             MOV AC0,XAR3
011be4: df6105           MOV uns(*AR3),AC0
011be7: 100517           SFTS AC0,#23,AC0
011bea: eb1408           MOV AC0,dbl(@#0ah)
011bed: ed1408           MOV dbl(@#0ah),AC0
011bf0: 6390             BCC #0x011bf9,AC0 != #0
011bf2: 7a80000a         MOV #-32768 << #16,AC0
011bf6: eb1408           MOV AC0,dbl(@#0ah)
011bf9: 3c57             MOV #5,T3
011bfb: ed1008           MOV dbl(@#08h),AC0
011bfe: ed1418           MOV dbl(@#0ah),AC1
011c01: 6c012f3b         CALL __frcmpyd_div
011c05: 1a0010           OR #0,AC0,AC1
011c08: 101701           SFTL AC1,#1,AC0
011c0b: 3600             NOT AC0,AC0
011c0d: 7b000110         ADD #1,AC0,AC1
011c11: ed1408           MOV dbl(@#0ah),AC0
011c14: 6c012f3b         CALL __frcmpyd_div
011c18: eb1408           MOV AC0,dbl(@#0ah)
011c1b: ed1408           MOV dbl(@#0ah),AC0
011c1e: 5000             SFTL AC0,#1
011c20: 4217             SUB #1,T3
011c22: eb1408           MOV AC0,dbl(@#0ah)
011c25: 0417d3           BCC #0x011bfb,T3 != #0
011c28: ed0808           MOV dbl(@#04h),AC0
011c2b: ed1418           MOV dbl(@#0ah),AC1
011c2e: 6c012f3b         CALL __frcmpyd_div
011c32: eb1408           MOV AC0,dbl(@#0ah)
011c35: ed1808           MOV dbl(@#0ch),AC0
011c38: eb1808           MOV AC0,dbl(@#0ch)
011c3b: ed1408           MOV dbl(@#0ah),AC0
011c3e: 7a80001a_5100    MOV #-32768 << #16,AC1 || SFTL AC0,#1
011c44: eb1408           MOV AC0,dbl(@#0ah)
011c47: ed1408           MOV dbl(@#0ah),AC0
011c4a: 120814           CMPU AC0 >= AC1, TC1
011c4d: 046410           BCC #0x011c60,TC1
011c50: ed1408           MOV dbl(@#0ah),AC0
011c53: 5000             SFTL AC0,#1
011c55: eb1408           MOV AC0,dbl(@#0ah)
011c58: ed1808           MOV dbl(@#0ch),AC0
011c5b: 4210             SUB #1,AC0
011c5d: eb1808           MOV AC0,dbl(@#0ch)
011c60: ed1408           MOV dbl(@#0ah),AC0
011c63: 7b004000         ADD #64,AC0,AC0
011c67: eb1408           MOV AC0,dbl(@#0ah)
011c6a: ed1408           MOV dbl(@#0ah),AC0
011c6d: 120814           CMPU AC0 >= AC1, TC1
011c70: 67e4             BCC #0x011c81,TC1
011c72: ed1808           MOV dbl(@#0ch),AC0
011c75: 4010             ADD #1,AC0
011c77: eb1808           MOV AC0,dbl(@#0ch)
011c7a: 7a80000a         MOV #-32768 << #16,AC0
011c7e: eb1408           MOV AC0,dbl(@#0ah)
011c81: 7affff1a         MOV #-1 << #16,AC1
011c85: ed1408           MOV dbl(@#0ah),AC0
011c88: 7eff8011         OR #65408,AC1,AC1
011c8c: 2810             AND AC1,AC0
011c8e: eb1408           MOV AC0,dbl(@#0ah)
011c91: ed1408           MOV dbl(@#0ah),AC0
011c94: 188000           AND #128,AC0,AC0
011c97: 04005f           BCC #0x011cf9,AC0 == #0
011c9a: ed1008           MOV dbl(@#08h),AC0
011c9d: ed1418           MOV dbl(@#0ah),AC1
011ca0: 6c012f3b         CALL __frcmpyd_div
011ca4: 7a80002a         MOV #-32768 << #16,AC2
011ca8: ed1818           MOV dbl(@#0ch),AC1
011cab: ed0428_130424    MOV dbl(@#02h),AC2 || CMPU AC0 < AC2, TC1
011cb1: ed0c50           ADD dbl(@#06h),AC1,AC1
011cb4: 4011_9ef4        XCCPART !TC1 || ADD #1,AC1
011cb8: 5000_9ee4        XCCPART TC1 || SFTL AC0,#1
011cbc: 121420           CMP AC1 < AC2, TC1
011cbf: 046412           BCC #0x011cd4,TC1
011cc2: ed0428           MOV dbl(@#02h),AC2
011cc5: 122c14           CMPU AC2 != AC1, TC1
011cc8: 04642e           BCC #0x011cf9,TC1
011ccb: ed0818           MOV dbl(@#04h),AC1
011cce: 120814           CMPU AC0 >= AC1, TC1
011cd1: 046425           BCC #0x011cf9,TC1
011cd4: ed1408           MOV dbl(@#0ah),AC0
011cd7: 7a80001a         MOV #-32768 << #16,AC1
011cdb: 7b008000         ADD #128,AC0,AC0
011cdf: eb1408           MOV AC0,dbl(@#0ah)
011ce2: ed1408           MOV dbl(@#0ah),AC0
011ce5: 120814           CMPU AC0 >= AC1, TC1
011ce8: 67e4             BCC #0x011cf9,TC1
011cea: ed1808           MOV dbl(@#0ch),AC0
011ced: 4010             ADD #1,AC0
011cef: eb1808           MOV AC0,dbl(@#0ch)
011cf2: 7a80000a         MOV #-32768 << #16,AC0
011cf6: eb1408           MOV AC0,dbl(@#0ah)
011cf9: f4007fff         AND #32767,@#00h
011cfd: a100             MOV @#00h,AC1
011cff: 7a80002a_2360    MOV #-32768 << #16,AC2 || MOV T2,AC0
011d05: 10410f           OR AC0 << #15, AC1
011d08: ec31be7fffff     AMAR *(#07fffffh),XAR3
011d0e: c100             MOV AC1,@#00h
011d10: ed0008           MOV dbl(@#00h),AC0
011d13: 7a3f801a         MOV #16256 << #16,AC1
011d17: ed1808_2902      MOV dbl(@#0ch),AC0 || AND AC0,AC2
011d1c: 100717           SFTL AC0,#23,AC0
011d1f: 2401             ADD AC0,AC1
011d21: ec3e12           BCLR @#1fh,AC1
011d24: ed1408_2b21      MOV dbl(@#0ah),AC0 || OR AC2,AC1
011d29: 108738           SFTL AC0,#-8,AC2
011d2c: 90b0             MOV XAR3,AC0
011d2e: 2820             AND AC2,AC0
011d30: 2a10             OR AC1,AC0
011d32: eb0008           MOV AC0,dbl(@#00h)
011d35: ed0008           MOV dbl(@#00h),AC0
011d38: 4e0f             AADD #15,SP
011d3a: 3a76             POP T3,T2
011d3c: 4804             RET
011d3e:               _fuzzer_isr:
011d3e:               .text:retain:
011d3e: f406f91f_98      AND #63775,mmap(@ST1_55)
011d43: f5064100_98      OR #16640,mmap(@ST1_55)
011d48: f496fa00_98      AND #64000,mmap(@ST2_55)
011d4d: f5968000_98      OR #32768,mmap(@ST2_55)
011d52: b508_98          PSH mmap(@ST3_55)
011d55: 5007             PSH dbl(AC0)
011d57: b514_98          PSH mmap(@AC0G)
011d5a: 5017             PSH dbl(AC1)
011d5c: b51a_98          PSH mmap(@AC1G)
011d5f: 5027             PSH dbl(AC2)
011d61: b54c_98          PSH mmap(@AC2G)
011d64: 5037             PSH dbl(AC3)
011d66: b554_98          PSH mmap(@AC3G)
011d69: 5046             PSH T0
011d6b: 5056             PSH T1
011d6d: 5085             PSHBOTH XAR0
011d6f: 5095             PSHBOTH XAR1
011d71: 50a5             PSHBOTH XAR2
011d73: 50b5             PSHBOTH XAR3
011d75: 50c5             PSHBOTH XAR4
011d77: b562_98          PSH mmap(@BKC)
011d7a: b532_98          PSH mmap(@BK03)
011d7d: b560_98          PSH mmap(@BK47)
011d80: b534_98          PSH mmap(@BRC0)
011d83: b57a_98          PSH mmap(@RSA0L)
011d86: b578_98          PSH mmap(@RSA0H)
011d89: b57e_98          PSH mmap(@REA0L)
011d8c: b57c_98          PSH mmap(@REA0H)
011d8f: b574_98          PSH mmap(@BRS1)
011d92: b572_98          PSH mmap(@BRC1)
011d95: b582_98          PSH mmap(@RSA1L)
011d98: b580_98          PSH mmap(@RSA1H)
011d9b: b586_98          PSH mmap(@REA1L)
011d9e: b584_98          PSH mmap(@REA1H)
011da1: b576_98          PSH mmap(@CSR)
011da4: b588_98          PSH mmap(@RPTC)
011da7: 5075             PSHBOTH XCDP
011da9: b51e_98          PSH mmap(@TRN0)
011dac: b570_98          PSH mmap(@TRN1)
011daf: b564_98          PSH mmap(@BSA01)
011db2: b566_98          PSH mmap(@BSA23)
011db5: b568_98          PSH mmap(@BSA45)
011db8: b56a_98          PSH mmap(@BSA67)
011dbb: b56c_98          PSH mmap(@BSAC)
011dbe: ec009e           AMAR @#00h,XAR1
011dc1: f49afffe_98      AND #65534,mmap(@SP)
011dc6: 5096             PSH AR1
011dc8: 4eff             AADD #-1,SP
011dca: 4656             BCLR ST3_SATA
011dcc: 4617             BSET ST3_SMUL
011dce: 6c01103d_3d44    CALL _IRQ_clear || MOV #4,T0
011dd4: e651011c14       MOV #1,port(#01c14h)
011dd9: ed310801353e     MOV dbl(*(#01353eh)),AC0
011ddf: 4010             ADD #1,AC0
011de1: eb310801353e     MOV AC0,dbl(*(#01353eh))
011de7: 76271018         MOV #10000,AC1
011deb: ed310801353e     MOV dbl(*(#01353eh)),AC0
011df1: 6c012fae         CALL __remul
011df5: 041018           BCC $C$L1,AC0 != #0
011df8: 3c00             MOV #0,AC0
011dfa: eb310801353e     MOV AC0,dbl(*(#01353eh))
011e00: 6c011477         CALL _IRQ_globalDisable
011e04: 6c011090         CALL _IRQ_clearAll
011e08: 6c01122b         CALL _IRQ_disableAll
011e0c: 6c010000         CALL _crash_void
011e10:               $C$L1:
011e10: 4e01             AADD #1,SP
011e12: bb9a_98          POP mmap(@SP)
011e15: bb6c_98          POP mmap(@BSAC)
011e18: bb6a_98          POP mmap(@BSA67)
011e1b: bb68_98          POP mmap(@BSA45)
011e1e: bb66_98          POP mmap(@BSA23)
011e21: bb64_98          POP mmap(@BSA01)
011e24: bb70_98          POP mmap(@TRN1)
011e27: bb1e_98          POP mmap(@TRN0)
011e2a: 5074             POPBOTH XCDP
011e2c: bb88_98          POP mmap(@RPTC)
011e2f: bb76_98          POP mmap(@CSR)
011e32: bb84_98          POP mmap(@REA1H)
011e35: bb86_98          POP mmap(@REA1L)
011e38: bb80_98          POP mmap(@RSA1H)
011e3b: bb82_98          POP mmap(@RSA1L)
011e3e: bb72_98          POP mmap(@BRC1)
011e41: bb74_98          POP mmap(@BRS1)
011e44: bb7c_98          POP mmap(@REA0H)
011e47: bb7e_98          POP mmap(@REA0L)
011e4a: bb78_98          POP mmap(@RSA0H)
011e4d: bb7a_98          POP mmap(@RSA0L)
011e50: bb34_98          POP mmap(@BRC0)
011e53: bb60_98          POP mmap(@BK47)
011e56: bb32_98          POP mmap(@BK03)
011e59: bb62_98          POP mmap(@BKC)
011e5c: 50c4             POPBOTH XAR4
011e5e: 50b4             POPBOTH XAR3
011e60: 50a4             POPBOTH XAR2
011e62: 5094             POPBOTH XAR1
011e64: 5084             POPBOTH XAR0
011e66: 5052             POP T1
011e68: 5042             POP T0
011e6a: bb54_98          POP mmap(@AC3G)
011e6d: 5033             POP dbl(AC3)
011e6f: bb4c_98          POP mmap(@AC2G)
011e72: 5023             POP dbl(AC2)
011e74: bb1a_98          POP mmap(@AC1G)
011e77: 5013             POP dbl(AC1)
011e79: bb14_98          POP mmap(@AC0G)
011e7c: 5003             POP dbl(AC0)
011e7e: bb08_98          POP mmap(@ST3_55)
011e81: 4805             RETI
011e83:               _bus_error_isr:
011e83: f406f91f_98      AND #63775,mmap(@ST1_55)
011e88: f5064100_98      OR #16640,mmap(@ST1_55)
011e8d: f496fa00_98      AND #64000,mmap(@ST2_55)
011e92: f5968000_98      OR #32768,mmap(@ST2_55)
011e97: b508_98          PSH mmap(@ST3_55)
011e9a: 5007             PSH dbl(AC0)
011e9c: b514_98          PSH mmap(@AC0G)
011e9f: 5017             PSH dbl(AC1)
011ea1: b51a_98          PSH mmap(@AC1G)
011ea4: 5027             PSH dbl(AC2)
011ea6: b54c_98          PSH mmap(@AC2G)
011ea9: 5037             PSH dbl(AC3)
011eab: b554_98          PSH mmap(@AC3G)
011eae: 5046             PSH T0
011eb0: 5056             PSH T1
011eb2: 5085             PSHBOTH XAR0
011eb4: 5095             PSHBOTH XAR1
011eb6: 50a5             PSHBOTH XAR2
011eb8: 50b5             PSHBOTH XAR3
011eba: 50c5             PSHBOTH XAR4
011ebc: b562_98          PSH mmap(@BKC)
011ebf: b532_98          PSH mmap(@BK03)
011ec2: b560_98          PSH mmap(@BK47)
011ec5: b534_98          PSH mmap(@BRC0)
011ec8: b57a_98          PSH mmap(@RSA0L)
011ecb: b578_98          PSH mmap(@RSA0H)
011ece: b57e_98          PSH mmap(@REA0L)
011ed1: b57c_98          PSH mmap(@REA0H)
011ed4: b574_98          PSH mmap(@BRS1)
011ed7: b572_98          PSH mmap(@BRC1)
011eda: b582_98          PSH mmap(@RSA1L)
011edd: b580_98          PSH mmap(@RSA1H)
011ee0: b586_98          PSH mmap(@REA1L)
011ee3: b584_98          PSH mmap(@REA1H)
011ee6: b576_98          PSH mmap(@CSR)
011ee9: b588_98          PSH mmap(@RPTC)
011eec: 5075             PSHBOTH XCDP
011eee: b51e_98          PSH mmap(@TRN0)
011ef1: b570_98          PSH mmap(@TRN1)
011ef4: b564_98          PSH mmap(@BSA01)
011ef7: b566_98          PSH mmap(@BSA23)
011efa: b568_98          PSH mmap(@BSA45)
011efd: b56a_98          PSH mmap(@BSA67)
011f00: b56c_98          PSH mmap(@BSAC)
011f03: ec009e           AMAR @#00h,XAR1
011f06: f49afffe_98      AND #65534,mmap(@SP)
011f0b: 5096             PSH AR1
011f0d: 4eff             AADD #-1,SP
011f0f: 4656             BCLR ST3_SATA
011f11: 76001848_4717    MOV #24,T0 || BSET ST3_SMUL
011f17: 6c01103d         CALL _IRQ_clear
011f1b: 6c011090         CALL _IRQ_clearAll
011f1f: 6c010000         CALL _crash_void
011f23: 4e01             AADD #1,SP
011f25: bb9a_98          POP mmap(@SP)
011f28: bb6c_98          POP mmap(@BSAC)
011f2b: bb6a_98          POP mmap(@BSA67)
011f2e: bb68_98          POP mmap(@BSA45)
011f31: bb66_98          POP mmap(@BSA23)
011f34: bb64_98          POP mmap(@BSA01)
011f37: bb70_98          POP mmap(@TRN1)
011f3a: bb1e_98          POP mmap(@TRN0)
011f3d: 5074             POPBOTH XCDP
011f3f: bb88_98          POP mmap(@RPTC)
011f42: bb76_98          POP mmap(@CSR)
011f45: bb84_98          POP mmap(@REA1H)
011f48: bb86_98          POP mmap(@REA1L)
011f4b: bb80_98          POP mmap(@RSA1H)
011f4e: bb82_98          POP mmap(@RSA1L)
011f51: bb72_98          POP mmap(@BRC1)
011f54: bb74_98          POP mmap(@BRS1)
011f57: bb7c_98          POP mmap(@REA0H)
011f5a: bb7e_98          POP mmap(@REA0L)
011f5d: bb78_98          POP mmap(@RSA0H)
011f60: bb7a_98          POP mmap(@RSA0L)
011f63: bb34_98          POP mmap(@BRC0)
011f66: bb60_98          POP mmap(@BK47)
011f69: bb32_98          POP mmap(@BK03)
011f6c: bb62_98          POP mmap(@BKC)
011f6f: 50c4             POPBOTH XAR4
011f71: 50b4             POPBOTH XAR3
011f73: 50a4             POPBOTH XAR2
011f75: 5094             POPBOTH XAR1
011f77: 5084             POPBOTH XAR0
011f79: 5052             POP T1
011f7b: 5042             POP T0
011f7d: bb54_98          POP mmap(@AC3G)
011f80: 5033             POP dbl(AC3)
011f82: bb4c_98          POP mmap(@AC2G)
011f85: 5023             POP dbl(AC2)
011f87: bb1a_98          POP mmap(@AC1G)
011f8a: 5013             POP dbl(AC1)
011f8c: bb14_98          POP mmap(@AC0G)
011f8f: 5003             POP dbl(AC0)
011f91: bb08_98          POP mmap(@ST3_55)
011f94: 4805             RETI
011f96:               _data_log_isr:
011f96: f406f91f_98      AND #63775,mmap(@ST1_55)
011f9b: f5064100_98      OR #16640,mmap(@ST1_55)
011fa0: f496fa00_98      AND #64000,mmap(@ST2_55)
011fa5: f5968000_98      OR #32768,mmap(@ST2_55)
011faa: b508_98          PSH mmap(@ST3_55)
011fad: 5007             PSH dbl(AC0)
011faf: b514_98          PSH mmap(@AC0G)
011fb2: 5017             PSH dbl(AC1)
011fb4: b51a_98          PSH mmap(@AC1G)
011fb7: 5027             PSH dbl(AC2)
011fb9: b54c_98          PSH mmap(@AC2G)
011fbc: 5037             PSH dbl(AC3)
011fbe: b554_98          PSH mmap(@AC3G)
011fc1: 5046             PSH T0
011fc3: 5056             PSH T1
011fc5: 5085             PSHBOTH XAR0
011fc7: 5095             PSHBOTH XAR1
011fc9: 50a5             PSHBOTH XAR2
011fcb: 50b5             PSHBOTH XAR3
011fcd: 50c5             PSHBOTH XAR4
011fcf: b562_98          PSH mmap(@BKC)
011fd2: b532_98          PSH mmap(@BK03)
011fd5: b560_98          PSH mmap(@BK47)
011fd8: b534_98          PSH mmap(@BRC0)
011fdb: b57a_98          PSH mmap(@RSA0L)
011fde: b578_98          PSH mmap(@RSA0H)
011fe1: b57e_98          PSH mmap(@REA0L)
011fe4: b57c_98          PSH mmap(@REA0H)
011fe7: b574_98          PSH mmap(@BRS1)
011fea: b572_98          PSH mmap(@BRC1)
011fed: b582_98          PSH mmap(@RSA1L)
011ff0: b580_98          PSH mmap(@RSA1H)
011ff3: b586_98          PSH mmap(@REA1L)
011ff6: b584_98          PSH mmap(@REA1H)
011ff9: b576_98          PSH mmap(@CSR)
011ffc: b588_98          PSH mmap(@RPTC)
011fff: 5075             PSHBOTH XCDP
012001: b51e_98          PSH mmap(@TRN0)
012004: b570_98          PSH mmap(@TRN1)
012007: b564_98          PSH mmap(@BSA01)
01200a: b566_98          PSH mmap(@BSA23)
01200d: b568_98          PSH mmap(@BSA45)
012010: b56a_98          PSH mmap(@BSA67)
012013: b56c_98          PSH mmap(@BSAC)
012016: ec009e           AMAR @#00h,XAR1
012019: f49afffe_98      AND #65534,mmap(@SP)
01201e: 5096             PSH AR1
012020: 4eff             AADD #-1,SP
012022: 4656             BCLR ST3_SATA
012024: 76001948_4717    MOV #25,T0 || BSET ST3_SMUL
01202a: 6c01103d         CALL _IRQ_clear
01202e: 6c011090         CALL _IRQ_clearAll
012032: 6c010000         CALL _crash_void
012036: 4e01             AADD #1,SP
012038: bb9a_98          POP mmap(@SP)
01203b: bb6c_98          POP mmap(@BSAC)
01203e: bb6a_98          POP mmap(@BSA67)
012041: bb68_98          POP mmap(@BSA45)
012044: bb66_98          POP mmap(@BSA23)
012047: bb64_98          POP mmap(@BSA01)
01204a: bb70_98          POP mmap(@TRN1)
01204d: bb1e_98          POP mmap(@TRN0)
012050: 5074             POPBOTH XCDP
012052: bb88_98          POP mmap(@RPTC)
012055: bb76_98          POP mmap(@CSR)
012058: bb84_98          POP mmap(@REA1H)
01205b: bb86_98          POP mmap(@REA1L)
01205e: bb80_98          POP mmap(@RSA1H)
012061: bb82_98          POP mmap(@RSA1L)
012064: bb72_98          POP mmap(@BRC1)
012067: bb74_98          POP mmap(@BRS1)
01206a: bb7c_98          POP mmap(@REA0H)
01206d: bb7e_98          POP mmap(@REA0L)
012070: bb78_98          POP mmap(@RSA0H)
012073: bb7a_98          POP mmap(@RSA0L)
012076: bb34_98          POP mmap(@BRC0)
012079: bb60_98          POP mmap(@BK47)
01207c: bb32_98          POP mmap(@BK03)
01207f: bb62_98          POP mmap(@BKC)
012082: 50c4             POPBOTH XAR4
012084: 50b4             POPBOTH XAR3
012086: 50a4             POPBOTH XAR2
012088: 5094             POPBOTH XAR1
01208a: 5084             POPBOTH XAR0
01208c: 5052             POP T1
01208e: 5042             POP T0
012090: bb54_98          POP mmap(@AC3G)
012093: 5033             POP dbl(AC3)
012095: bb4c_98          POP mmap(@AC2G)
012098: 5023             POP dbl(AC2)
01209a: bb1a_98          POP mmap(@AC1G)
01209d: 5013             POP dbl(AC1)
01209f: bb14_98          POP mmap(@AC0G)
0120a2: 5003             POP dbl(AC0)
0120a4: bb08_98          POP mmap(@ST3_55)
0120a7: 4805             RETI
0120a9:               _GPT_open:
0120a9: 4ef7             AADD #-9,SP
0120ab: eb0895           MOV XAR1,dbl(@#04h)
0120ae: eb0485           MOV XAR0,dbl(@#02h)
0120b1: c400             MOV T0,@#00h
0120b3: ed08bf           MOV dbl(@#04h),XAR3
0120b6: e66100           MOV #0,*AR3
0120b9: 3c00             MOV #0,AC0
0120bb: eb0c08           MOV AC0,dbl(@#06h)
0120be: ed04bf           MOV dbl(@#02h),XAR3
0120c1: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
0120c5: 121c04           CMPU AC1 != AC0, TC1
0120c8: 6664             BCC $C$L1,TC1
0120ca: ed08bf           MOV dbl(@#04h),XAR3
0120cd: e661fb           MOV #-5,*AR3
0120d0: ed0c8f           MOV dbl(@#06h),XAR0
0120d3: 060092           B $C$L10
0120d6:               $C$L1:
0120d6: a900             MOV @#00h,AR1
0120d8: 63a9             BCC $C$L2,AR1 < #0
0120da: 3c3a             MOV #3,AR2
0120dc: 1294a0           CMP AR1 < AR2, TC1
0120df: 6664             BCC $C$L3,TC1
0120e1:               $C$L2:
0120e1: ed08bf           MOV dbl(@#04h),XAR3
0120e4: e661fa           MOV #-6,*AR3
0120e7: ed0c8f           MOV dbl(@#06h),XAR0
0120ea: 06007b           B $C$L10
0120ed:               $C$L3:
0120ed: eb0cb5           MOV XAR3,dbl(@#06h)
0120f0: fb101c00         MOV #7168,@#08h
0120f4: 060057           B $C$L8
0120f7:               $C$L4:
0120f7: ed0cbf           MOV dbl(@#06h),XAR3
0120fa: e66100           MOV #0,*AR3
0120fd: ed0cbf           MOV dbl(@#06h),XAR3
012100: fb751810         MOV #6160,*(AR3-T1)
012104: ab10             MOV @#08h,AR3
012106: a975_99          MOV port(*(AR3-T1)),AR1
012109: ec1492           BCLR @#0ah,AR1
01210c: c975_9a          MOV AR1,port(*(AR3-T1))
01210f: 060053           B $C$L9
012112:               $C$L5:
012112: ed0cbf           MOV dbl(@#06h),XAR3
012115: e66101           MOV #1,*AR3
012118: ed0cbf           MOV dbl(@#06h),XAR3
01211b: fb751850         MOV #6224,*(AR3-T1)
01211f: ab10             MOV @#08h,AR3
012121: a975_99          MOV port(*(AR3-T1)),AR1
012124: ec1892           BCLR @#0ch,AR1
012127: c975_9a          MOV AR1,port(*(AR3-T1))
01212a: 4a39             B $C$L9
01212c:               $C$L6:
01212c: ed0cbf           MOV dbl(@#06h),XAR3
01212f: e66102           MOV #2,*AR3
012132: ed0cbf           MOV dbl(@#06h),XAR3
012135: fb751890         MOV #6288,*(AR3-T1)
012139: ab10             MOV @#08h,AR3
01213b: a975_99          MOV port(*(AR3-T1)),AR1
01213e: ec1a92           BCLR @#0dh,AR1
012141: c975_9a          MOV AR1,port(*(AR3-T1))
012144: 4a1f             B $C$L9
012146:               $C$L7:
012146: ed08bf           MOV dbl(@#04h),XAR3
012149: e661fa           MOV #-6,*AR3
01214c: 4a17             B $C$L9
01214e:               $C$L8:
01214e: a900             MOV @#00h,AR1
012150: 0409a4           BCC $C$L4,AR1 == #0
012153: 3c1a             MOV #1,AR2
012155: 1290a0           CMP AR1 == AR2, TC1
012158: 0464b7           BCC $C$L5,TC1
01215b: 3c2a             MOV #2,AR2
01215d: 1290a0           CMP AR1 == AR2, TC1
012160: 0464c9           BCC $C$L6,TC1
012163: 4a61             B $C$L7
012165:               $C$L9:
012165: ed0c8f           MOV dbl(@#06h),XAR0
012168:               $C$L10:
012168: 4e09             AADD #9,SP
01216a: 4804             RET
01216c:               _GPT_reset:
01216c: 4efb             AADD #-5,SP
01216e: eb0085           MOV XAR0,dbl(@#00h)
012171: ed00bf           MOV dbl(@#00h),XAR3
012174: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
012178: 121c04           CMPU AC1 != AC0, TC1
01217b: 62e4             BCC $C$L11,TC1
01217d: 3e54             MOV #-5,T0
01217f: 060060           B $C$L18
012182:               $C$L11:
012182: a975             MOV *(AR3-T1),AR1
012184: c904             MOV AR1,@#02h
012186: 229b             MOV AR1,AR3
012188: e66100_9a        MOV #0,port(*AR3)
01218c: ab04             MOV @#02h,AR3
01218e: e67900_9a        MOV #0,port(*+AR3)
012192: ab04             MOV @#02h,AR3
012194: e67b00_9a        MOV #0,port(*-AR3)
012198: ab04             MOV @#02h,AR3
01219a: e67500_9a        MOV #0,port(*(AR3-T1))
01219e: ab04             MOV @#02h,AR3
0121a0: e67700_9a        MOV #0,port(*AR3(T1))
0121a4: fb061c14         MOV #7188,@#03h
0121a8: 4a1c             B $C$L16
0121aa:               $C$L12:
0121aa: ab06             MOV @#03h,AR3
0121ac: e66101_9a        MOV #1,port(*AR3)
0121b0: 4a2e             B $C$L17
0121b2:               $C$L13:
0121b2: ab06             MOV @#03h,AR3
0121b4: e66102_9a        MOV #2,port(*AR3)
0121b8: 4a26             B $C$L17
0121ba:               $C$L14:
0121ba: ab06             MOV @#03h,AR3
0121bc: e66104_9a        MOV #4,port(*AR3)
0121c0: 4a1e             B $C$L17
0121c2:               $C$L15:
0121c2: 3e64             MOV #-6,T0
0121c4: 4a1c             B $C$L18
0121c6:               $C$L16:
0121c6: ed00bf           MOV dbl(@#00h),XAR3
0121c9: a961             MOV *AR3,AR1
0121cb: 0409dc           BCC $C$L12,AR1 == #0
0121ce: 3c1a             MOV #1,AR2
0121d0: 1290a0           CMP AR1 == AR2, TC1
0121d3: 0464dc           BCC $C$L13,TC1
0121d6: 3c2a             MOV #2,AR2
0121d8: 1290a0           CMP AR1 == AR2, TC1
0121db: 0464dc           BCC $C$L14,TC1
0121de: 4a62             B $C$L15
0121e0:               $C$L17:
0121e0: 3c04             MOV #0,T0
0121e2:               $C$L18:
0121e2: 4e05             AADD #5,SP
0121e4: 4804             RET
0121e6:               _GPT_close:
0121e6: 4efd             AADD #-3,SP
0121e8: eb0085           MOV XAR0,dbl(@#00h)
0121eb: ed00bf           MOV dbl(@#00h),XAR3
0121ee: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
0121f2: 121c04           CMPU AC1 != AC0, TC1
0121f5: 62e4             BCC $C$L19,TC1
0121f7: 3e54             MOV #-5,T0
0121f9: 06005b           B $C$L25
0121fc:               $C$L19:
0121fc: fb041c00         MOV #7168,@#02h
012200: 4a30             B $C$L23
012202:               $C$L20:
012202: ab04             MOV @#02h,AR3
012204: a975_99          MOV port(*(AR3-T1)),AR1
012207: ec1492           BCLR @#0ah,AR1
01220a: ec1490           BSET @#0ah,AR1
01220d: c975_9a          MOV AR1,port(*(AR3-T1))
012210: 4a38             B $C$L24
012212:               $C$L21:
012212: ab04             MOV @#02h,AR3
012214: a975_99          MOV port(*(AR3-T1)),AR1
012217: ec1892           BCLR @#0ch,AR1
01221a: ec1890           BSET @#0ch,AR1
01221d: c975_9a          MOV AR1,port(*(AR3-T1))
012220: 4a28             B $C$L24
012222:               $C$L22:
012222: ab04             MOV @#02h,AR3
012224: a975_99          MOV port(*(AR3-T1)),AR1
012227: ec1a92           BCLR @#0dh,AR1
01222a: ec1a90           BSET @#0dh,AR1
01222d: c975_9a          MOV AR1,port(*(AR3-T1))
012230: 4a18             B $C$L24
012232:               $C$L23:
012232: ed00bf           MOV dbl(@#00h),XAR3
012235: a961             MOV *AR3,AR1
012237: 0409c8           BCC $C$L20,AR1 == #0
01223a: 3c1a             MOV #1,AR2
01223c: 1290a0           CMP AR1 == AR2, TC1
01223f: 0464d0           BCC $C$L21,TC1
012242: 3c2a             MOV #2,AR2
012244: 1290a0           CMP AR1 == AR2, TC1
012247: 0464d8           BCC $C$L22,TC1
01224a:               $C$L24:
01224a: ed00bf           MOV dbl(@#00h),XAR3
01224d: e67500           MOV #0,*(AR3-T1)
012250: 3c00             MOV #0,AC0
012252: eb0008           MOV AC0,dbl(@#00h)
012255: 3c04             MOV #0,T0
012257:               $C$L25:
012257: 4e03             AADD #3,SP
012259: 4804             RET
01225b:               _GPT_start:
01225b: 4efd             AADD #-3,SP
01225d: eb0085           MOV XAR0,dbl(@#00h)
012260: ed00bf           MOV dbl(@#00h),XAR3
012263: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
012267: 121c04           CMPU AC1 != AC0, TC1
01226a: 6264             BCC $C$L26,TC1
01226c: 3e54             MOV #-5,T0
01226e: 4a14             B $C$L27
012270:               $C$L26:
012270: a975             MOV *(AR3-T1),AR1
012272: c904             MOV AR1,@#02h
012274: 229b             MOV AR1,AR3
012276: a961_99          MOV port(*AR3),AR1
012279: ec0092           BCLR @#00h,AR1
01227c: ec0090           BSET @#00h,AR1
01227f: c961_9a          MOV AR1,port(*AR3)
012282: 3c04             MOV #0,T0
012284:               $C$L27:
012284: 4e03             AADD #3,SP
012286: 4804             RET
012288:               _GPT_stop:
012288: 4efd             AADD #-3,SP
01228a: eb0085           MOV XAR0,dbl(@#00h)
01228d: ed00bf           MOV dbl(@#00h),XAR3
012290: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
012294: 121c04           CMPU AC1 != AC0, TC1
012297: 6264             BCC $C$L28,TC1
012299: 3e54             MOV #-5,T0
01229b: 4a11             B $C$L29
01229d:               $C$L28:
01229d: a975             MOV *(AR3-T1),AR1
01229f: c904             MOV AR1,@#02h
0122a1: 229b             MOV AR1,AR3
0122a3: a961_99          MOV port(*AR3),AR1
0122a6: ec0092           BCLR @#00h,AR1
0122a9: c961_9a          MOV AR1,port(*AR3)
0122ac: 3c04             MOV #0,T0
0122ae:               $C$L29:
0122ae: 4e03             AADD #3,SP
0122b0: 4804             RET
0122b2:               _GPT_getCnt:
0122b2: 4ef9             AADD #-7,SP
0122b4: eb0495           MOV XAR1,dbl(@#02h)
0122b7: eb0085           MOV XAR0,dbl(@#00h)
0122ba: ed00bf           MOV dbl(@#00h),XAR3
0122bd: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
0122c1: 121c04           CMPU AC1 != AC0, TC1
0122c4: 6264             BCC $C$L30,TC1
0122c6: 3e54             MOV #-5,T0
0122c8: 4a1f             B $C$L31
0122ca:               $C$L30:
0122ca: a975             MOV *(AR3-T1),AR1
0122cc: c90c             MOV AR1,@#06h
0122ce: 229b             MOV AR1,AR3
0122d0: a979_99          MOV port(*+AR3),AR1
0122d3: c908             MOV AR1,@#04h
0122d5: ab0c             MOV @#06h,AR3
0122d7: a97b_99          MOV port(*-AR3),AR1
0122da: c90a             MOV AR1,@#05h
0122dc: ed04bf           MOV dbl(@#02h),XAR3
0122df: 5290             MOV AR1,HI(AC0)
0122e1: da0800           OR @#04h,AC0,AC0
0122e4: eb6108           MOV AC0,dbl(*AR3)
0122e7: 3c04             MOV #0,T0
0122e9:               $C$L31:
0122e9: 4e07             AADD #7,SP
0122eb: 4804             RET
0122ed:               _GPT_config:
0122ed: 4efb             AADD #-5,SP
0122ef: eb0495           MOV XAR1,dbl(@#02h)
0122f2: eb0085           MOV XAR0,dbl(@#00h)
0122f5: ed00bf           MOV dbl(@#00h),XAR3
0122f8: 90b0_3d01        MOV XAR3,AC0 || MOV #0,AC1
0122fc: 121c04           CMPU AC1 != AC0, TC1
0122ff: 62e4             BCC $C$L32,TC1
012301: 3e54             MOV #-5,T0
012303: 06008a           B $C$L34
012306:               $C$L32:
012306: ed04bf           MOV dbl(@#02h),XAR3
012309: 90b0             MOV XAR3,AC0
01230b: 121c04           CMPU AC1 != AC0, TC1
01230e: 62e4             BCC $C$L33,TC1
012310: 3e64             MOV #-6,T0
012312: 06007b           B $C$L34
012315:               $C$L33:
012315: ed00bf           MOV dbl(@#00h),XAR3
012318: a975             MOV *(AR3-T1),AR1
01231a: c908             MOV AR1,@#04h
01231c: 229b             MOV AR1,AR3
01231e: a961_99          MOV port(*AR3),AR1
012321: ec1e92           BCLR @#0fh,AR1
012324: c961_9a          MOV AR1,port(*AR3)
012327: ed04bf           MOV dbl(@#02h),XAR3
01232a: f9730208         MOV *(AR3+T1) << #2,AC0
01232e: ab08             MOV @#04h,AR3
012330: 183c90           AND #60,AC0,AR1
012333: aa61_99          MOV port(*AR3),AR2
012336: 7dffc3aa         AND #65475,AR2,AR2
01233a: 2aa9             OR AR2,AR1
01233c: c961_9a          MOV AR1,port(*AR3)
01233f: ed04bf           MOV dbl(@#02h),XAR3
012342: a961             MOV *AR3,AR1
012344: ab08             MOV @#04h,AR3
012346: 5090             SFTL AR1,#1
012348: 180299           AND #2,AR1,AR1
01234b: aa61_99          MOV port(*AR3),AR2
01234e: ec02a2           BCLR @#01h,AR2
012351: 2aa9             OR AR2,AR1
012353: c961_9a          MOV AR1,port(*AR3)
012356: ed04bf           MOV dbl(@#02h),XAR3
012359: f9750f08         MOV *(AR3-T1) << #15,AC0
01235d: ab08             MOV @#04h,AR3
01235f: 7d800090         AND #32768,AC0,AR1
012363: aa61_99          MOV port(*AR3),AR2
012366: ec1ea2           BCLR @#0fh,AR2
012369: 2aa9             OR AR2,AR1
01236b: c961_9a          MOV AR1,port(*AR3)
01236e: ab08             MOV @#04h,AR3
012370: e67900_9a        MOV #0,port(*+AR3)
012374: ab08             MOV @#04h,AR3
012376: e67b00_9a        MOV #0,port(*-AR3)
01237a: ed04bf           MOV dbl(@#02h),XAR3
01237d: a977             MOV *AR3(T1),AR1
01237f: ab08             MOV @#04h,AR3
012381: c975_9a          MOV AR1,port(*(AR3-T1))
012384: ed04bf           MOV dbl(@#02h),XAR3
012387: a979             MOV *+AR3,AR1
012389: ab08             MOV @#04h,AR3
01238b: c977_9a          MOV AR1,port(*AR3(T1))
01238e: 3c04             MOV #0,T0
012390:               $C$L34:
012390: 4e05             AADD #5,SP
012392: 4804             RET
012394:               __addd:
012394: 4ef3             AADD #-13,SP
012396: eb0808           MOV AC0,dbl(@#04h)
012399: eb1018           MOV AC1,dbl(@#08h)
01239c: ed0808           MOV dbl(@#04h),AC0
01239f: eb0c08           MOV AC0,dbl(@#06h)
0123a2: ed1008           MOV dbl(@#08h),AC0
0123a5: eb0408           MOV AC0,dbl(@#02h)
0123a8: ed0c08           MOV dbl(@#06h),AC0
0123ab: ec3e02           BCLR @#1fh,AC0
0123ae: ed0c18_1b0020    MOV dbl(@#06h),AC1 || OR #0,AC0,AC2
0123b4: eb1418           MOV AC1,dbl(@#0ah)
0123b7: 041215           BCC #0x0123cf,AC2 != #0
0123ba: ed0408           MOV dbl(@#02h),AC0
0123bd: 1a0010           OR #0,AC0,AC1
0123c0: ec3e12           BCLR @#1fh,AC1
0123c3: 6d110223         BCC #0x0125ea,AC1 != #0
0123c7: ed0c18           MOV dbl(@#06h),AC1
0123ca: 2810             AND AC1,AC0
0123cc: 06021b           B #0x0125ea
0123cf: ed0418           MOV dbl(@#02h),AC1
0123d2: ec3e12           BCLR @#1fh,AC1
0123d5: 1a0021           OR #0,AC1,AC2
0123d8: eb0028           MOV AC2,dbl(@#00h)
0123db: ed0428           MOV dbl(@#02h),AC2
0123de: 6d010205         BCC #0x0125e7,AC1 == #0
0123e2: 7a7f803a         MOV #32640 << #16,AC3
0123e6: 120830           CMP AC0 >= AC3, TC1
0123e9: 6d6401c7         BCC #0x0125b4,TC1
0123ed: 121430           CMP AC1 < AC3, TC1
0123f0: 6d7401c8         BCC #0x0125bc,!TC1
0123f4: 10c529           SFTS AC0,#-23,AC3
0123f7: 223a             MOV AC3,AR2
0123f9: 6d0a01bf         BCC #0x0125bc,AR2 == #0
0123fd: ec31be7fffff     AMAR *(#07fffffh),XAR3
012403: 105529           SFTS AC1,#-23,AC1
012406: 90b3             MOV XAR3,AC3
012408: 221c             MOV AC1,AR4
01240a: 7a00800a_2903    MOV #128 << #16,AC0 || AND AC0,AC3
012410: 2430             ADD AC3,AC0
012412: 6d0c01d1         BCC #0x0125e7,AR4 == #0
012416: 90b1             MOV XAR3,AC1
012418: ed0438_13a4c0    MOV dbl(@#02h),AC3 || CMP AR2 < AR4, TC1
01241e: 7a00803a_2931    MOV #128 << #16,AC3 || AND AC3,AC1
012424: 2413             ADD AC1,AC3
012426: 62e4             BCC #0x01242d,TC1
012428: ed1428           MOV dbl(@#0ah),AC2
01242b: 4a0f             B #0x01243c
01242d: 22a9_1b0010      MOV AR2,AR1 || OR #0,AC0,AC1
012432: 1a0003_23ca      OR #0,AC3,AC0 || MOV AR4,AR2
012437: 1a0031_239c      OR #0,AC1,AC3 || MOV AR1,AR4
01243c: 7a80001a         MOV #-32768 << #16,AC1
012440: ed0c28_2921      MOV dbl(@#06h),AC2 || AND AC2,AC1
012445: eb0818           MOV AC1,dbl(@#04h)
012448: ed0418           MOV dbl(@#02h),AC1
01244b: 7a80002a_2d21    MOV #-32768 << #16,AC2 || XOR AC2,AC1
012451: 2812_23a9        AND AC1,AC2 || MOV AR2,AR1
012455: 3433_9e92        XCCPART AC2 != #0 || NEG AC3,AC3
012459: 760019b8_27c9    MOV #25,AR3 || SUB AR4,AR1
01245f: 1298b0_21        CMP AR1 >= AR3, TC1 || NOP
012463: 04646e           BCC #0x0124d4,TC1
012466: 3495             NEG AR1,T1
012468: 12a0c0_1b0013    CMP AR2 == AR4, TC1 || OR #0,AC3,AC1
01246e: 5c55             SFTS AC1,T1,AC1
012470: 2410             ADD AC1,AC0
012472: 04644f           BCC #0x0124c4,TC1
012475: 76002058         MOV #32,T1
012479: 2695_1b0013      SUB AR1,T1 || OR #0,AC3,AC1
01247e: 3c1b             MOV #1,AR3
012480: 7a80001a_5d95    MOV #-32768 << #16,AC1 || SFTS AC1,T1,AC2
012486: 2821_1390b0      AND AC2,AC1 || CMP AR1 == AR3, TC1
01248b: eb0418           MOV AC1,dbl(@#02h)
01248e: 046429           BCC #0x0124ba,TC1
012491: 76002158         MOV #33,T1
012495: 2695_1b0013      SUB AR1,T1 || OR #0,AC3,AC1
01249a: 3c2b             MOV #2,AR3
01249c: 7a80001a_5d95    MOV #-32768 << #16,AC1 || SFTS AC1,T1,AC2
0124a2: 2821_1390b0      AND AC2,AC1 || CMP AR1 == AR3, TC1
0124a7: eb0018           MOV AC1,dbl(@#00h)
0124aa: 6564             BCC #0x0124b6,TC1
0124ac: 76002258         MOV #34,T1
0124b0: 2695             SUB AR1,T1
0124b2: 4a2c_5d75        B #0x0124e2 || SFTS AC3,T1,AC1
0124b6: 4a28_3d01        B #0x0124e2 || MOV #0,AC1
0124ba: 3c01             MOV #0,AC1
0124bc: 1a0021           OR #0,AC1,AC2
0124bf: eb0028           MOV AC2,dbl(@#00h)
0124c2: 4a1e             B #0x0124e2
0124c4: 3c01             MOV #0,AC1
0124c6: 1a0021           OR #0,AC1,AC2
0124c9: eb0028           MOV AC2,dbl(@#00h)
0124cc: ed0028           MOV dbl(@#00h),AC2
0124cf: eb0428           MOV AC2,dbl(@#02h)
0124d2: 4a0e             B #0x0124e2
0124d4: 3c01             MOV #0,AC1
0124d6: eb0418           MOV AC1,dbl(@#02h)
0124d9: ed0418           MOV dbl(@#02h),AC1
0124dc: eb0018           MOV AC1,dbl(@#00h)
0124df: ed0018           MOV dbl(@#00h),AC1
0124e2: 044014           BCC #0x0124f9,AC0 > #0
0124e5: ed0428           MOV dbl(@#02h),AC2
0124e8: 6792             BCC #0x0124f9,AC2 != #0
0124ea: 6d0000fc         BCC #0x0125ea,AC0 == #0
0124ee: ed0828           MOV dbl(@#04h),AC2
0124f1: ec3e26           BNOT @#1fh,AC2
0124f4: eb0828_3500      MOV AC2,dbl(@#04h) || NEG AC0,AC0
0124f9: 7a01002a         MOV #256 << #16,AC2
0124fd: 120820           CMP AC0 >= AC2, TC1
012500: 046445           BCC #0x012548,TC1
012503: 7a00802a         MOV #128 << #16,AC2
012507: 120420           CMP AC0 < AC2, TC1
01250a: 65e4             BCC #0x012517,TC1
01250c: ed0028           MOV dbl(@#00h),AC2
01250f: ed0428_2b21      MOV dbl(@#02h),AC2 || OR AC2,AC1
012514: 060045           B #0x01255c
012517: 3c1b             MOV #1,AR3
012519: 3c09             MOV #0,AR1
01251b: 5000             SFTL AC0,#1
01251d: 6599             BCC #0x01252a,AR1 != #0
01251f: ed0428_3d03      MOV dbl(@#02h),AC2 || MOV #0,AC3
012524: 3c13_9e92        XCCPART AC2 != #0 || MOV #1,AC3
012528: 2a30             OR AC3,AC0
01252a: 129cb0_21        CMP AR1 != AR3, TC1 || NOP
01252e: 6464             BCC #0x012538,TC1
012530: 3c01             MOV #0,AC1
012532: 1a0021           OR #0,AC1,AC2
012535: eb0028           MOV AC2,dbl(@#00h)
012538: 7a00802a         MOV #128 << #16,AC2
01253c: 120420_4119      CMP AC0 < AC2, TC1 || ADD #1,AR1
012541: 421a             SUB #1,AR2
012543: 0464d5           BCC #0x01251b,TC1
012546: 4a17             B #0x01255f
012548: ed0428           MOV dbl(@#02h),AC2
01254b: ed0018_2b12      MOV dbl(@#00h),AC1 || OR AC1,AC2
012550: 2a12             OR AC1,AC2
012552: 1a0012           OR #0,AC2,AC1
012555: 180120           AND #1,AC0,AC2
012558: 4440_411a        SFTS AC0,#-1 || ADD #1,AR2
01255c: eb0028           MOV AC2,dbl(@#00h)
01255f: ed0028           MOV dbl(@#00h),AC2
012562: 6782             BCC #0x012573,AC2 == #0
012564: 2209             MOV AC0,AR1
012566: 7fffff99         XOR #65535,AR1,AR1
01256a: 180199           AND #1,AR1,AR1
01256d: 6109             BCC #0x012571,AR1 == #0
01256f: 6101             BCC #0x012573,AC1 == #0
012571: 4010             ADD #1,AC0
012573: 7a01001a         MOV #256 << #16,AC1
012577: 120410           CMP AC0 < AC1, TC1
01257a: 401a_9ef4        XCCPART !TC1 || ADD #1,AR2
01257e: 4440_9ef4        XCCPART !TC1 || SFTS AC0,#-1
012582: 043a14           BCC #0x012599,AR2 <= #0
012585: 7600ff98         MOV #255,AR1
012589: 12a490_21        CMP AR2 < AR1, TC1 || NOP
01258d: 3c00_9ef4        XCCPART !TC1 || MOV #0,AC0
012591: 7600ffa8_9ef4    XCCPART !TC1 || MOV #255,AR2
012597: 4a04             B #0x01259d
012599: 3c0a             MOV #0,AR2
01259b: 3c00             MOV #0,AC0
01259d: ec31be7fffff     AMAR *(#07fffffh),XAR3
0125a3: 90b1             MOV XAR3,AC1
0125a5: 2801             AND AC0,AC1
0125a7: 22a0             MOV AR2,AC0
0125a9: 104317           ADD AC0 << #23,AC1
0125ac: ed0850           ADD dbl(@#04h),AC1,AC1
0125af: 1a0001           OR #0,AC1,AC0
0125b2: 4a36             B #0x0125ea
0125b4: ed0018           MOV dbl(@#00h),AC1
0125b7: 120810           CMP AC0 >= AC1, TC1
0125ba: 62e4             BCC #0x0125c1,TC1
0125bc: ed1008           MOV dbl(@#08h),AC0
0125bf: 4a29             B #0x0125ea
0125c1: 7a7f801a         MOV #32640 << #16,AC1
0125c5: 120c10           CMP AC0 != AC1, TC1
0125c8: 04641c           BCC #0x0125e7,TC1
0125cb: ed0408           MOV dbl(@#02h),AC0
0125ce: ed0c18           MOV dbl(@#06h),AC1
0125d1: 7a80001a_2d10    MOV #-32768 << #16,AC1 || XOR AC1,AC0
0125d7: 120c14           CMPU AC0 != AC1, TC1
0125da: 7a7f800a_9ef4    XCCPART !TC1 || MOV #32640 << #16,AC0
0125e0: 1a0100_9ef4      XCCPART !TC1 || OR #1,AC0,AC0
0125e5: 61f4             BCC #0x0125ea,!TC1
0125e7: ed0808           MOV dbl(@#04h),AC0
0125ea: 4e0d             AADD #13,SP
0125ec: 4804             RET
0125ee:               __neqd:
0125ee: 1a0020           OR #0,AC0,AC2
0125f1: 1a0001           OR #0,AC1,AC0
0125f4: 1a0012           OR #0,AC2,AC1
0125f7: 2c01             XOR AC0,AC1
0125f9: 65d1             BCC #0x012606,AC1 >= #0
0125fb: 7a80000a_2b02    MOV #-32768 << #16,AC0 || OR AC0,AC2
012601: 122004           CMPU AC2 == AC0, TC1
012604: 4a14             B #0x01261a
012606: 122000           CMP AC2 == AC0, TC1
012609: 3c14_9ef4        XCCPART !TC1 || MOV #1,T0
01260d: 047410           BCC #0x012620,!TC1
012610: 7a7f800a         MOV #32640 << #16,AC0
012614: ec3e22           BCLR @#1fh,AC2
012617: 120824           CMPU AC0 >= AC2, TC1
01261a: 3c04             MOV #0,T0
01261c: 3c14_9ef4        XCCPART !TC1 || MOV #1,T0
012620: 4804             RET
012622:               __lssd:
012622: 1a0020           OR #0,AC0,AC2
012625: 1a0001           OR #0,AC1,AC0
012628: 7a7f803a         MOV #32640 << #16,AC3
01262c: 1a0012           OR #0,AC2,AC1
01262f: ec3e12           BCLR @#1fh,AC1
012632: 123814           CMPU AC3 >= AC1, TC1
012635: 047426           BCC #0x01265e,!TC1
012638: 1a0010           OR #0,AC0,AC1
01263b: ec3e12           BCLR @#1fh,AC1
01263e: 123814           CMPU AC3 >= AC1, TC1
012641: 04741a           BCC #0x01265e,!TC1
012644: 1a0012           OR #0,AC2,AC1
012647: 2c01             XOR AC0,AC1
012649: 6421             BCC #0x012653,AC1 < #0
01264b: 2602             SUB AC0,AC2
01264d: 3422_9ea0        XCCPART AC0 < #0 || NEG AC2,AC2
012651: 4a0f             B #0x012662
012653: 7a80001a_2b20    MOV #-32768 << #16,AC1 || OR AC2,AC0
012659: 120c14           CMPU AC0 != AC1, TC1
01265c: 6264             BCC #0x012662,TC1
01265e: 3c04             MOV #0,T0
012660: 4a06             B #0x012668
012662: 3c04             MOV #0,T0
012664: 3c14_9ea2        XCCPART AC2 < #0 || MOV #1,T0
012668: 4804             RET
01266a:               __leqd:
01266a: 1a0020           OR #0,AC0,AC2
01266d: 1a0001           OR #0,AC1,AC0
012670: 7a7f803a         MOV #32640 << #16,AC3
012674: 1a0012           OR #0,AC2,AC1
012677: ec3e12           BCLR @#1fh,AC1
01267a: 123814           CMPU AC3 >= AC1, TC1
01267d: 65f4             BCC #0x01268a,!TC1
01267f: 1a0010           OR #0,AC0,AC1
012682: ec3e12           BCLR @#1fh,AC1
012685: 123814           CMPU AC3 >= AC1, TC1
012688: 6264             BCC #0x01268e,TC1
01268a: 3c04             MOV #0,T0
01268c: 4a27             B #0x0126b5
01268e: 1a0012           OR #0,AC2,AC1
012691: 2c01             XOR AC0,AC1
012693: 6421             BCC #0x01269d,AC1 < #0
012695: 2602             SUB AC0,AC2
012697: 3422_9ea0        XCCPART AC0 < #0 || NEG AC2,AC2
01269b: 4a12             B #0x0126af
01269d: 7a80001a_2b20    MOV #-32768 << #16,AC1 || OR AC2,AC0
0126a3: 120c14           CMPU AC0 != AC1, TC1
0126a6: 3c14_9ef4        XCCPART !TC1 || MOV #1,T0
0126aa: 64f4             BCC #0x0126b5,!TC1
0126ac: ec0020           BSET @#00h,AC2
0126af: 3c04             MOV #0,T0
0126b1: 3c14_9eb2        XCCPART AC2 <= #0 || MOV #1,T0
0126b5: 4804             RET
0126b7:               __gtrd:
0126b7: 1a0020           OR #0,AC0,AC2
0126ba: 1a0001           OR #0,AC1,AC0
0126bd: 7a7f803a         MOV #32640 << #16,AC3
0126c1: 1a0012           OR #0,AC2,AC1
0126c4: ec3e12           BCLR @#1fh,AC1
0126c7: 123814           CMPU AC3 >= AC1, TC1
0126ca: 047426           BCC #0x0126f3,!TC1
0126cd: 1a0010           OR #0,AC0,AC1
0126d0: ec3e12           BCLR @#1fh,AC1
0126d3: 123814           CMPU AC3 >= AC1, TC1
0126d6: 04741a           BCC #0x0126f3,!TC1
0126d9: 1a0012           OR #0,AC2,AC1
0126dc: 2c01             XOR AC0,AC1
0126de: 6421             BCC #0x0126e8,AC1 < #0
0126e0: 2602             SUB AC0,AC2
0126e2: 3422_9ea0        XCCPART AC0 < #0 || NEG AC2,AC2
0126e6: 4a12             B #0x0126fa
0126e8: 7a80001a_2b20    MOV #-32768 << #16,AC1 || OR AC2,AC0
0126ee: 120c14           CMPU AC0 != AC1, TC1
0126f1: 6264             BCC #0x0126f7,TC1
0126f3: 3c04             MOV #0,T0
0126f5: 4a09             B #0x012700
0126f7: ec0020           BSET @#00h,AC2
0126fa: 3c04             MOV #0,T0
0126fc: 3c14_9ec2        XCCPART AC2 > #0 || MOV #1,T0
012700: 4804             RET
012702:               __geqd:
012702: 1a0020           OR #0,AC0,AC2
012705: 1a0001           OR #0,AC1,AC0
012708: 7a7f803a         MOV #32640 << #16,AC3
01270c: 1a0012           OR #0,AC2,AC1
01270f: ec3e12           BCLR @#1fh,AC1
012712: 123814           CMPU AC3 >= AC1, TC1
012715: 65f4             BCC #0x012722,!TC1
012717: 1a0010           OR #0,AC0,AC1
01271a: ec3e12           BCLR @#1fh,AC1
01271d: 123814           CMPU AC3 >= AC1, TC1
012720: 6264             BCC #0x012726,TC1
012722: 3c04             MOV #0,T0
012724: 4a24             B #0x01274a
012726: 1a0012           OR #0,AC2,AC1
012729: 2c01             XOR AC0,AC1
01272b: 6421             BCC #0x012735,AC1 < #0
01272d: 2602             SUB AC0,AC2
01272f: 3422_9ea0        XCCPART AC0 < #0 || NEG AC2,AC2
012733: 4a0f             B #0x012744
012735: 7a80001a_2b20    MOV #-32768 << #16,AC1 || OR AC2,AC0
01273b: 120c14           CMPU AC0 != AC1, TC1
01273e: 3c14_9ef4        XCCPART !TC1 || MOV #1,T0
012742: 6374             BCC #0x01274a,!TC1
012744: 3c04             MOV #0,T0
012746: 3c14_9ed2        XCCPART AC2 >= #0 || MOV #1,T0
01274a: 4804             RET
01274c:               __eqld:
01274c: 1a0020           OR #0,AC0,AC2
01274f: 1a0001           OR #0,AC1,AC0
012752: 1a0012           OR #0,AC2,AC1
012755: 2c01             XOR AC0,AC1
012757: 65d1             BCC #0x012764,AC1 >= #0
012759: 7a80000a_2b02    MOV #-32768 << #16,AC0 || OR AC0,AC2
01275f: 122c04           CMPU AC2 != AC0, TC1
012762: 4a14             B #0x012778
012764: 122000           CMP AC2 == AC0, TC1
012767: 3c04_9ef4        XCCPART !TC1 || MOV #0,T0
01276b: 047410           BCC #0x01277e,!TC1
01276e: 7a7f800a         MOV #32640 << #16,AC0
012772: ec3e22           BCLR @#1fh,AC2
012775: 120424           CMPU AC0 < AC2, TC1
012778: 3c04             MOV #0,T0
01277a: 3c14_9ef4        XCCPART !TC1 || MOV #1,T0
01277e: 4804             RET
012780:               __cmpd:
012780: 1a0020           OR #0,AC0,AC2
012783: 1a0001           OR #0,AC1,AC0
012786: 7a7f803a         MOV #32640 << #16,AC3
01278a: 1a0012           OR #0,AC2,AC1
01278d: ec3e12           BCLR @#1fh,AC1
012790: 123814           CMPU AC3 >= AC1, TC1
012793: 65f4             BCC #0x0127a0,!TC1
012795: 1a0010           OR #0,AC0,AC1
012798: ec3e12           BCLR @#1fh,AC1
01279b: 123814           CMPU AC3 >= AC1, TC1
01279e: 6364             BCC #0x0127a6,TC1
0127a0: 76800048         MOV #-32768,T0
0127a4: 4a30             B #0x0127d6
0127a6: 1a0012           OR #0,AC2,AC1
0127a9: 2c01             XOR AC0,AC1
0127ab: 042111           BCC #0x0127bf,AC1 < #0
0127ae: 2602             SUB AC0,AC2
0127b0: 3422_9ea0        XCCPART AC0 < #0 || NEG AC2,AC2
0127b4: 042219           BCC #0x0127d0,AC2 < #0
0127b7: 3c04             MOV #0,T0
0127b9: 3c14_9ec2        XCCPART AC2 > #0 || MOV #1,T0
0127bd: 4a17             B #0x0127d6
0127bf: 7a80001a_2b20    MOV #-32768 << #16,AC1 || OR AC2,AC0
0127c5: 120c14           CMPU AC0 != AC1, TC1
0127c8: 3c04_9ef4        XCCPART !TC1 || MOV #0,T0
0127cc: 6474             BCC #0x0127d6,!TC1
0127ce: 6252             BCC #0x0127d4,AC2 >= #0
0127d0: 3e14             MOV #-1,T0
0127d2: 4a02             B #0x0127d6
0127d4: 3c14             MOV #1,T0
0127d6: 4804             RET
0127d8:               _exp:
0127d8: 5066             PSH T2
0127da: ed3118014258     MOV dbl(*(#014258h)),AC1
0127e0: 50d5             PSHBOTH XAR5
0127e2: 4ef7             AADD #-9,SP
0127e4: eb0408           MOV AC0,dbl(@#02h)
0127e7: ed0408           MOV dbl(@#02h),AC0
0127ea: 6c012780         CALL __cmpd
0127ee: 9644             XCC T0 > #0
0127f0: e631020136b2     MOV #2,*(#0136b2h)
0127f6: 9644             XCC T0 > #0
0127f8: ed310801425a     MOV dbl(*(#01425ah)),AC0
0127fe: 6d440184         BCC #0x012986,T0 > #0
012802: ed0408           MOV dbl(@#02h),AC0
012805: ed311801425c     MOV dbl(*(#01425ch)),AC1
01280b: 6c012780         CALL __cmpd
01280f: 9624             XCC T0 < #0
012811: ed310801425e     MOV dbl(*(#01425eh)),AC0
012817: 6d24016b         BCC #0x012986,T0 < #0
01281b: ed0408           MOV dbl(@#02h),AC0
01281e: ed3118014260     MOV dbl(*(#014260h)),AC1
012824: 5000             SFTL AC0,#1
012826: 5001             SFTL AC0,#-1
012828: 6c012780         CALL __cmpd
01282c: 9624             XCC T0 < #0
01282e: ed3108014262     MOV dbl(*(#014262h)),AC0
012834: 6d24014e         BCC #0x012986,T0 < #0
012838: ed0408           MOV dbl(@#02h),AC0
01283b: ed3118014264     MOV dbl(*(#014264h)),AC1
012841: 6c01298e         CALL __mpyd
012845: eb0008           MOV AC0,dbl(@#00h)
012848: ed311801425e     MOV dbl(*(#01425eh)),AC1
01284e: ed0008           MOV dbl(@#00h),AC0
012851: eb0808           MOV AC0,dbl(@#04h)
012854: ed0808           MOV dbl(@#04h),AC0
012857: 6c012780         CALL __cmpd
01285b: 045436           BCC #0x012894,T0 >= #0
01285e: ed0808           MOV dbl(@#04h),AC0
012861: 6c013442         CALL __fixdi
012865: 6c013522         CALL __fltid
012869: ed0808_1b0010    MOV dbl(@#04h),AC0 || OR #0,AC0,AC1
01286f: 6c012780         CALL __cmpd
012873: 040419           BCC #0x01288f,T0 == #0
012876: ed0808           MOV dbl(@#04h),AC0
012879: 6c013512         CALL __negd
01287d: ed3118014262     MOV dbl(*(#014262h)),AC1
012883: 6c012394         CALL __addd
012887: 6c013442         CALL __fixdi
01288b: 4a0c_3544        B #0x01289b || NEG T0,T0
01288f: ed0008           MOV dbl(@#00h),AC0
012892: 4a0b             B #0x01289f
012894: ed0008           MOV dbl(@#00h),AC0
012897: 6c013442         CALL __fixdi
01289b: 6c013522         CALL __fltid
01289f: 6c013442         CALL __fixdi
0128a3: 2246             MOV T0,T2
0128a5: 4016             ADD #1,T2
0128a7: 2264             MOV T2,T0
0128a9: 6c013522         CALL __fltid
0128ad: eb0808           MOV AC0,dbl(@#04h)
0128b0: ed311801425e     MOV dbl(*(#01425eh)),AC1
0128b6: ed0408           MOV dbl(@#02h),AC0
0128b9: 6c012780         CALL __cmpd
0128bd: 045436           BCC #0x0128f6,T0 >= #0
0128c0: ed0408           MOV dbl(@#02h),AC0
0128c3: 6c013442         CALL __fixdi
0128c7: 6c013522         CALL __fltid
0128cb: ed0408_1b0010    MOV dbl(@#02h),AC0 || OR #0,AC0,AC1
0128d1: 6c012780         CALL __cmpd
0128d5: 040419           BCC #0x0128f1,T0 == #0
0128d8: ed0408           MOV dbl(@#02h),AC0
0128db: 6c013512         CALL __negd
0128df: ed3118014262     MOV dbl(*(#014262h)),AC1
0128e5: 6c012394         CALL __addd
0128e9: 6c013442         CALL __fixdi
0128ed: 4a0c_3544        B #0x0128fd || NEG T0,T0
0128f1: ed0408           MOV dbl(@#02h),AC0
0128f4: 4a0b             B #0x012901
0128f6: ed0408           MOV dbl(@#02h),AC0
0128f9: 6c013442         CALL __fixdi
0128fd: 6c013522         CALL __fltid
012901: eb0008           MOV AC0,dbl(@#00h)
012904: ed3118014266     MOV dbl(*(#014266h)),AC1
01290a: ed0808           MOV dbl(@#04h),AC0
01290d: 6c01298e         CALL __mpyd
012911: ed0008_1b0010    MOV dbl(@#00h),AC0 || OR #0,AC0,AC1
012917: 6c0134c8         CALL __subd
01291b: eb0c08           MOV AC0,dbl(@#06h)
01291e: ed0018           MOV dbl(@#00h),AC1
012921: ed0408           MOV dbl(@#02h),AC0
012924: 6c0134c8         CALL __subd
012928: ed0c08_1b0010    MOV dbl(@#06h),AC0 || OR #0,AC0,AC1
01292e: 6c012394         CALL __addd
012932: eb0008           MOV AC0,dbl(@#00h)
012935: ed3118014268     MOV dbl(*(#014268h)),AC1
01293b: ed0808           MOV dbl(@#04h),AC0
01293e: 6c01298e         CALL __mpyd
012942: ed0008_1b0010    MOV dbl(@#00h),AC0 || OR #0,AC0,AC1
012948: 6c0134c8         CALL __subd
01294c: ec31de013694     AMAR *(#013694h),XAR5
012952: eb0008           MOV AC0,dbl(@#00h)
012955: eda108           MOV dbl(*AR5),AC0
012958: ed0018           MOV dbl(@#00h),AC1
01295b: 6c01298e         CALL __mpyd
01295f: 160059           MOV #5,BRC0
012962: 1402d4_0f000a    AADD #2,AR5 || RPTB #0x012972
012968: eda318              MOV dbl(*AR5+),AC1
01296b: 6c012394            CALL __addd
01296f: ed0018              MOV dbl(@#00h),AC1
012972: 6c01298e            CALL __mpyd
012976: ed3118014262     MOV dbl(*(#014262h)),AC1
01297c: 6c012394         CALL __addd
012980: 2264             MOV T2,T0
012982: 6c012ada         CALL _ldexp
012986: 4e09             AADD #9,SP
012988: 50d4             POPBOTH XAR5
01298a: 5062             POP T2
01298c: 4804             RET
01298e:               __mpyd:
01298e: 5066             PSH T2
012990: 4ef8             AADD #-8,SP
012992: eb0408           MOV AC0,dbl(@#02h)
012995: eb0018           MOV AC1,dbl(@#00h)
012998: ed0408           MOV dbl(@#02h),AC0
01299b: eb0808           MOV AC0,dbl(@#04h)
01299e: ed0838           MOV dbl(@#04h),AC3
0129a1: ed0008           MOV dbl(@#00h),AC0
0129a4: ec3e32           BCLR @#1fh,AC3
0129a7: eb0c08           MOV AC0,dbl(@#06h)
0129aa: ed0c18           MOV dbl(@#06h),AC1
0129ad: ed0808           MOV dbl(@#04h),AC0
0129b0: 7a80001a_2d10    MOV #-32768 << #16,AC1 || XOR AC1,AC0
0129b6: eb0808           MOV AC0,dbl(@#04h)
0129b9: ed0808           MOV dbl(@#04h),AC0
0129bc: 2810             AND AC1,AC0
0129be: eb0808           MOV AC0,dbl(@#04h)
0129c1: 7a7f800a         MOV #32640 << #16,AC0
0129c5: ed0c18_133804    MOV dbl(@#06h),AC1 || CMPU AC3 >= AC0, TC1
0129cb: ec3e12           BCLR @#1fh,AC1
0129ce: 6d6400db         BCC #0x012aad,TC1
0129d2: 121804           CMPU AC1 >= AC0, TC1
0129d5: 6d6400ca         BCC #0x012aa3,TC1
0129d9: 103729           SFTL AC3,#-23,AC0
0129dc: 2209             MOV AC0,AR1
0129de: 3c00             MOV #0,AC0
0129e0: 6d0900ed         BCC #0x012ad1,AR1 == #0
0129e4: ec31be7fffff     AMAR *(#07fffffh),XAR3
0129ea: 90b2             MOV XAR3,AC2
0129ec: 2823             AND AC2,AC3
0129ee: 041322           BCC #0x012a13,AC3 != #0
0129f1: ed0c18           MOV dbl(@#06h),AC1
0129f4: 105729           SFTL AC1,#-23,AC1
0129f7: 221c             MOV AC1,AR4
0129f9: 18ffac           AND #255,AR4,AR2
0129fc: 6d0a00d1         BCC #0x012ad1,AR2 == #0
012a00: 90b1             MOV XAR3,AC1
012a02: ed0c08_19ff6c    MOV dbl(@#06h),AC0 || AND #255,AR4,T2
012a08: 7a00800a_2901    MOV #128 << #16,AC0 || AND AC0,AC1
012a0e: 06005b_2510      B #0x012a6e || ADD AC1,AC0
012a13: 109729           SFTL AC1,#-23,AC2
012a16: 2226             MOV AC2,T2
012a18: 6d0600b5         BCC #0x012ad1,T2 == #0
012a1c: 7a00800a         MOV #128 << #16,AC0
012a20: 2403             ADD AC0,AC3
012a22: 90b0             MOV XAR3,AC0
012a24: 2801             AND AC0,AC1
012a26: 040142           BCC #0x012a6b,AC1 == #0
012a29: 7a00800a_2596    MOV #128 << #16,AC0 || ADD AR1,T2
012a2f: 2401             ADD AC0,AC1
012a31: 1a0003           OR #0,AC3,AC0
012a34: 6c012ec5         CALL __frcmpyd
012a38: 7a04001a         MOV #1024 << #16,AC1
012a3c: 120414           CMPU AC0 < AC1, TC1
012a3f: 6564             BCC #0x012a4b,TC1
012a41: 180110           AND #1,AC0,AC1
012a44: 10073f           SFTL AC0,#-1,AC0
012a47: 2a10_4116        OR AC1,AC0 || ADD #1,T2
012a4b: 3c21             MOV #2,AC1
012a4d: 180720           AND #7,AC0,AC2
012a50: 122014           CMPU AC2 == AC1, TC1
012a53: 4020_9ef4        XCCPART !TC1 || ADD #2,AC0
012a57: 7a01001a         MOV #256 << #16,AC1
012a5b: 10073e           SFTL AC0,#-2,AC0
012a5e: 120414           CMPU AC0 < AC1, TC1
012a61: 5001_9ef4        XCCPART !TC1 || SFTL AC0,#-1
012a65: 4016_9ef4        XCCPART !TC1 || ADD #1,T2
012a69: 4a05             B #0x012a70
012a6b: 1a0003           OR #0,AC3,AC0
012a6e: 2496             ADD AR1,T2
012a70: 7c007f66         SUB #127,T2,T2
012a74: 043614           BCC #0x012a8b,T2 <= #0
012a77: 7600ff98         MOV #255,AR1
012a7b: 126490_21        CMP T2 < AR1, TC1 || NOP
012a7f: 3c00_9ef4        XCCPART !TC1 || MOV #0,AC0
012a83: 7600ff68_9ef4    XCCPART !TC1 || MOV #255,T2
012a89: 4a04             B #0x012a8f
012a8b: 3c06             MOV #0,T2
012a8d: 3c00             MOV #0,AC0
012a8f: ec31be7fffff     AMAR *(#07fffffh),XAR3
012a95: 90b1             MOV XAR3,AC1
012a97: 2801             AND AC0,AC1
012a99: 2260             MOV T2,AC0
012a9b: 104317           ADD AC0 << #23,AC1
012a9e: 1a0001           OR #0,AC1,AC0
012aa1: 4a2e             B #0x012ad1
012aa3: 120814           CMPU AC0 >= AC1, TC1
012aa6: 66f4             BCC #0x012ab5,!TC1
012aa8: 04031f           BCC #0x012aca,AC3 == #0
012aab: 4a24             B #0x012ad1
012aad: 1a0003           OR #0,AC3,AC0
012ab0: 120814           CMPU AC0 >= AC1, TC1
012ab3: 62e4             BCC #0x012aba,TC1
012ab5: ed0008           MOV dbl(@#00h),AC0
012ab8: 4a1a             B #0x012ad4
012aba: 7a7f802a         MOV #32640 << #16,AC2
012abe: 122804           CMPU AC2 >= AC0, TC1
012ac1: ed0408_9ef4      XCCPART !TC1 || MOV dbl(@#02h),AC0
012ac6: 6674             BCC #0x012ad4,!TC1
012ac8: 6391             BCC #0x012ad1,AC1 != #0
012aca: 7a7f800a         MOV #32640 << #16,AC0
012ace: 1a0100           OR #1,AC0,AC0
012ad1: ed0800           ADD dbl(@#04h),AC0,AC0
012ad4: 4e08             AADD #8,SP
012ad6: 5062             POP T2
012ad8: 4804             RET
012ada:               _ldexp:
012ada: 5066             PSH T2
012adc: 4efc             AADD #-4,SP
012ade: eb0408           MOV AC0,dbl(@#02h)
012ae1: ed0408           MOV dbl(@#02h),AC0
012ae4: eb0008           MOV AC0,dbl(@#00h)
012ae7: ab00             MOV @#00h,AR3
012ae9: 22b0             MOV AR3,AC0
012aeb: 100539_2346      SFTS AC0,#-7,AC0 || MOV T0,T2
012af0: 18ffa0           AND #255,AC0,AR2
012af3: 18ff90           AND #255,AC0,AR1
012af6: 041a30           BCC #0x012b29,AR2 != #0
012af9: ed0008           MOV dbl(@#00h),AC0
012afc: ed311801426a     MOV dbl(*(#01426ah)),AC1
012b02: 6c012780         CALL __cmpd
012b06: 04042a           BCC #0x012b33,T0 == #0
012b09: ed0008           MOV dbl(@#00h),AC0
012b0c: ed311801426c     MOV dbl(*(#01426ch)),AC1
012b12: 6c01298e         CALL __mpyd
012b16: eb0008           MOV AC0,dbl(@#00h)
012b19: ab00             MOV @#00h,AR3
012b1b: 22b0             MOV AR3,AC0
012b1d: 100539           SFTS AC0,#-7,AC0
012b20: 18ff90           AND #255,AC0,AR1
012b23: 7c001899         SUB #24,AR1,AR1
012b27: 4a10             B #0x012b39
012b29: 7600ffa8         MOV #255,AR2
012b2d: 129ca0_21        CMP AR1 != AR2, TC1 || NOP
012b31: 6364             BCC #0x012b39,TC1
012b33: ed0408           MOV dbl(@#02h),AC0
012b36: 06008d           B #0x012bc6
012b39: 7600fea8         MOV #254,AR2
012b3d: 269a             SUB AR1,AR2
012b3f: 12a460_21        CMP AR2 < T2, TC1 || NOP
012b43: 046454           BCC #0x012b9a,TC1
012b46: 3c1a             MOV #1,AR2
012b48: 269a             SUB AR1,AR2
012b4a: 1264a0_21        CMP T2 < AR2, TC1 || NOP
012b4e: 046412           BCC #0x012b63,TC1
012b51: 2260             MOV T2,AC0
012b53: 7d807f9b_2590    AND #32895,AR3,AR1 || ADD AR1,AC0
012b59: 100507           SFTS AC0,#7,AC0
012b5c: 2a90             OR AR1,AC0
012b5e: c000             MOV AC0,@#00h
012b60: 060060           B #0x012bc3
012b63: 76ffeaa8         MOV #-22,AR2
012b67: 269a             SUB AR1,AR2
012b69: 1268a0_21        CMP T2 >= AR2, TC1 || NOP
012b6d: 9674             XCC !TC1
012b6f: ed310801426a     MOV dbl(*(#01426ah)),AC0
012b75: 04744e           BCC #0x012bc6,!TC1
012b78: 2260             MOV T2,AC0
012b7a: 7d807fab_2590    AND #32895,AR3,AR2 || ADD AR1,AC0
012b80: 100507           SFTS AC0,#7,AC0
012b83: 7b0c0090         ADD #3072,AC0,AR1
012b87: 2aa9             OR AR2,AR1
012b89: c900             MOV AR1,@#00h
012b8b: ed311801426e     MOV dbl(*(#01426eh)),AC1
012b91: ed0008           MOV dbl(@#00h),AC0
012b94: 6c01298e         CALL __mpyd
012b98: 4a2c             B #0x012bc6
012b9a: ed0408           MOV dbl(@#02h),AC0
012b9d: e631020136b2     MOV #2,*(#0136b2h)
012ba3: ed311801426a     MOV dbl(*(#01426ah)),AC1
012ba9: 6c012780         CALL __cmpd
012bad: ed3108014270     MOV dbl(*(#014270h)),AC0
012bb3: eb0008_9e54      XCC T0 >= #0 || MOV AC0,dbl(@#00h)
012bb8: ed3108014272     MOV dbl(*(#014272h)),AC0
012bbe: eb0008_9e24      XCC T0 < #0 || MOV AC0,dbl(@#00h)
012bc3: ed0008           MOV dbl(@#00h),AC0
012bc6: 4e04             AADD #4,SP
012bc8: 5062             POP T2
012bca: 4804             RET
012bcc:               _writemsg:
012bcc:               .text:CIO_breakpoint:
012bcc: 7600f9a8_5166    MOV #249,AR2 || PSH T2
012bd2: ec31be007000     AMAR *(#07000h),XAR3
012bd8: c561_1340a4      MOV T1,*AR3 || CMPU T0 == AR2, TC1
012bdd: c473             MOV T0,*(AR3+T1)
012bdf: 6d64009a         BCC #0x012c7d,TC1
012be3: 160079           MOV #7,BRC0
012be6: 0e003e_3d02      RPTB #0x012c29 || MOV #0,AC2
012beb: ec0028              BTST @#00h,AC2,TC1
012bee: 04641f              BCC #0x012c10,TC1
012bf1: 76fffea2            BFXTR #65534,AC2,AR2
012bf5: 90b0                MOV XAR3,AC0
012bf7: 7dffff1a            AND #65535,AR2,AC1
012bfb: 2410                ADD AC1,AC0
012bfd: 106703              SFTL AC2,#3,AC1
012c00: 361a                NOT AC1,AR2
012c02: 18086a              AND #8,AR2,T2
012c05: 900a                MOV AC0,XAR2
012c07: df0333              MOV uns(low_byte(*AR0+)),AC3
012c0a: 5c78                SFTL AC3,T2,AC1
012c0c: c155                MOV AC1,*(AR2-T1)
012c0e: 4a19                B #0x012c29
012c10: 76fffea2            BFXTR #65534,AC2,AR2
012c14: 90b0                MOV XAR3,AC0
012c16: 7dffff1a            AND #65535,AR2,AC1
012c1a: 2410                ADD AC1,AC0
012c1c: 900a                MOV AC0,XAR2
012c1e: 8d03af1cc302        MOV uns(low_byte(*AR0+)),AR4 || AADD #2,AR2
012c24: da41cc              OR *AR2,AR4,AR4
012c27: cc41                MOV AR4,*AR2
012c29: 4012                ADD #1,AC2
012c2b: 04054f           BCC #0x012c7d,T1 == #0
012c2e: 7c0001a5         SUB #1,T1,AR2
012c32: 52ae             MOV AR2,BRC0
012c34: 0e0042_3d02      RPTB #0x012c7b || MOV #0,AC2
012c39: ec0028              BTST @#00h,AC2,TC1
012c3c: 046421              BCC #0x012c60,TC1
012c3f: 7b0008a2            ADD #8,AC2,AR2
012c43: 50a1                SFTL AR2,#-1
012c45: 90b0                MOV XAR3,AC0
012c47: 7dffff1a            AND #65535,AR2,AC1
012c4b: 2410                ADD AC1,AC0
012c4d: 106703              SFTL AC2,#3,AC1
012c50: 361a                NOT AC1,AR2
012c52: 18085a              AND #8,AR2,T1
012c55: 900a                MOV AC0,XAR2
012c57: df2333              MOV uns(low_byte(*AR1+)),AC3
012c5a: 5c74                SFTL AC3,T1,AC1
012c5c: c155                MOV AC1,*(AR2-T1)
012c5e: 4a1b                B #0x012c7b
012c60: 7b0008a2            ADD #8,AC2,AR2
012c64: 50a1                SFTL AR2,#-1
012c66: 90b0                MOV XAR3,AC0
012c68: 7dffff1a            AND #65535,AR2,AC1
012c6c: 2410                ADD AC1,AC0
012c6e: 900a                MOV AC0,XAR2
012c70: 8d23af1cc302        MOV uns(low_byte(*AR1+)),AR4 || AADD #2,AR2
012c76: da41cc              OR *AR2,AR4,AR4
012c79: cc41                MOV AR4,*AR2
012c7b: 4012                ADD #1,AC2
012c7d: 20               NOP
012c7e: 20               NOP
012c7f: 20               NOP
012c80: 20               NOP
012c81:               C$$IO$$:
012c81: 20               NOP
012c82: 5062             POP T2
012c84: 4804             RET
012c86:               __divul:
012c86: 120814           CMPU AC0 >= AC1, TC1
012c89: 108700           SFTL AC0,#0,AC2
012c8c: 3c03_9ef4        XCCPART !TC1 || MOV #0,AC3
012c90: 102820_5166      EXP AC2,T2 || PSH T2
012c95: 109700           SFTL AC1,#0,AC2
012c98: 102810_21        EXP AC2,T1 || NOP
012c9c: 2665             SUB T2,T1
012c9e: 04747f           BCC #0x012d20,!TC1
012ca1: 3c03_9e80        XCCPART AC0 == #0 || MOV #0,AC3
012ca5: 040078           BCC #0x012d20,AC0 == #0
012ca8: 7affff3a_9e81    XCCPART AC1 == #0 || MOV #-1 << #16,AC3
012cae: 7effff33_9e81    XCCPART AC1 == #0 || OR #65535,AC3,AC3
012cb4: 040169           BCC #0x012d20,AC1 == #0
012cb7: 3e19_5d94        MOV #-1,AR1 || SFTL AC1,T1,AC2
012cbb: 126c90_3d01      CMP T2 != AR1, TC1 || MOV #0,AC1
012cc0: 3c11_9ef4        XCCPART !TC1 || MOV #1,AC1
012cc4: 120824           CMPU AC0 >= AC2, TC1
012cc7: 5cd4             SFTL AC1,T1,AC3
012cc9: 5031_9ef4        XCCPART !TC1 || SFTL AC3,#-1
012ccd: 040115           BCC #0x012ce5,AC1 == #0
012cd0: 120424           CMPU AC0 < AC2, TC1
012cd3: 2620_9ef4        XCCPART !TC1 || SUB AC2,AC0
012cd7: 5021_9ef4        XCCPART !TC1 || SFTL AC2,#-1
012cdb: 5021_9ee4        XCCPART TC1 || SFTL AC2,#-1
012cdf: 2620_9ee4        XCCPART TC1 || SUB AC2,AC0
012ce3: 4a02             B #0x012ce7
012ce5: 4015             ADD #1,T1
012ce7: 043520           BCC #0x012d0a,T1 <= #0
012cea: 7c000195         SUB #1,T1,AR1
012cee: 529e             MOV AR1,BRC0
012cf0: 4a95             RPTBLOCAL _coverage_log-32
012cf2: 120424_3d09         CMPU AC0 < AC2, TC1 || MOV #0,AR1
012cf7: 3c19_9ef4           XCCPART !TC1 || MOV #1,AR1
012cfb: 120424              CMPU AC0 < AC2, TC1
012cfe: 2291                MOV AR1,AC1
012d00: 2620_9ef4           XCCPART !TC1 || SUB AC2,AC0
012d04: 104101              OR AC0 << #1, AC1
012d07: 1a0001              OR #0,AC1,AC0
012d0a: 040513           BCC #0x012d20,T1 == #0
012d0d: 76002098         MOV #32,AR1
012d11: 2659             SUB T1,AR1
012d13: 2295             MOV AR1,T1
012d15: 5c04             SFTL AC0,T1,AC0
012d17: 3455             NEG T1,T1
012d19: 5c04             SFTL AC0,T1,AC0
012d1b: 2a30             OR AC3,AC0
012d1d: 1a0030           OR #0,AC0,AC3
012d20: 5062             POP T2
012d22: 1a0003           OR #0,AC3,AC0
012d25: 4804             RET
012d27:               _coverage_log:
012d27: 5046             PSH T0
012d29: 5056             PSH T1
012d2b: 5066             PSH T2
012d2d: 5076             PSH T3
012d2f: 5085             PSHBOTH XAR0
012d31: 5095             PSHBOTH XAR1
012d33: 50a5             PSHBOTH XAR2
012d35: 50b5             PSHBOTH XAR3
012d37: 50c5             PSHBOTH XAR4
012d39: 50d5             PSHBOTH XAR5
012d3b: 50e5             PSHBOTH XAR6
012d3d: 50f5             PSHBOTH XAR7
012d3f: 5005             PSHBOTH AC0
012d41: 5015             PSHBOTH AC1
012d43: 5025             PSHBOTH AC2
012d45: 5035             PSHBOTH AC3
012d47: 4efc             AADD #-4,SP
012d49: eb0004           MOV RETA,dbl(@#00h)
012d4c: ed0008           MOV dbl(@#00h),AC0
012d4f: 4240             SUB #4,AC0
012d51: 180140           AND #1,AC0,T0
012d54: 5001             SFTL AC0,#-1
012d56: 9008             MOV AC0,XAR0
012d58: 76002098         MOV #32,AR1
012d5c: 040412           BCC even,T0 == #0
012d5f:               odd:
012d5f: e50195           MOV AR1,low_byte(*AR0)
012d62: 4018             ADD #1,AR0
012d64: e50194           MOV AR1,high_byte(*AR0)
012d67: e50195           MOV AR1,low_byte(*AR0)
012d6a: 4018             ADD #1,AR0
012d6c: e50194           MOV AR1,high_byte(*AR0)
012d6f: 4a10             B map_store
012d71:               even:
012d71: e50195           MOV AR1,low_byte(*AR0)
012d74: e50194           MOV AR1,high_byte(*AR0)
012d77: 4018             ADD #1,AR0
012d79: e50195           MOV AR1,low_byte(*AR0)
012d7c: e50194           MOV AR1,high_byte(*AR0)
012d7f: 4018             ADD #1,AR0
012d81:               map_store:
012d81: ed0008           MOV dbl(@#00h),AC0
012d84: 4240             SUB #4,AC0
012d86:               finish:
012d86: ed31af01351c     MOV dbl(*(#01351ch)),XAR2
012d8c: eb4108           MOV AC0,dbl(*AR2)
012d8f: 1402a4           AADD #2,AR2
012d92: eb31a501351c     MOV XAR2,dbl(*(#01351ch))
012d98: e63101013523     MOV #1,*(#013523h)
012d9e: 4e04             AADD #4,SP
012da0: 5034             POPBOTH AC3
012da2: 5024             POPBOTH AC2
012da4: 5014             POPBOTH AC1
012da6: 5004             POPBOTH AC0
012da8: 50f4             POPBOTH XAR7
012daa: 50e4             POPBOTH XAR6
012dac: 50d4             POPBOTH XAR5
012dae: 50c4             POPBOTH XAR4
012db0: 50b4             POPBOTH XAR3
012db2: 50a4             POPBOTH XAR2
012db4: 5094             POPBOTH XAR1
012db6: 5084             POPBOTH XAR0
012db8: 5072             POP T3
012dba: 5062             POP T2
012dbc: 5052             POP T1
012dbe: 5042             POP T0
012dc0: 4804             RET
012dc2:               _IRQ_plug:
012dc2: 50b5             PSHBOTH XAR3
012dc4: 50a5             PSHBOTH XAR2
012dc6: 4ef7             AADD #-9,SP
012dc8: eb0408           MOV AC0,dbl(@#02h)
012dcb: c40e             MOV T0,@#07h
012dcd: 3c00             MOV #0,AC0
012dcf: 900a             MOV AC0,XAR2
012dd1: 900b             MOV AC0,XAR3
012dd3: 6c011477         CALL _IRQ_globalDisable
012dd7: c410             MOV T0,@#08h
012dd9: 20               NOP
012dda: 20               NOP
012ddb: 20               NOP
012ddc: 20               NOP
012ddd: 20               NOP
012dde: ec31ae000049     AMAR *(#00049h),XAR2
012de4: 20               NOP
012de5: 20               NOP
012de6: 20               NOP
012de7: 20               NOP
012de8: 20               NOP
012de9: a10e             MOV @#07h,AC1
012deb: 181831           AND #24,AC1,AC3
012dee: 7c001033         SUB #16,AC3,AC3
012df2: 9603             XCC AC3 == #0
012df4: ec31ae00004a     AMAR *(#0004ah),XAR2
012dfa: 105503           SFTS AC1,#3,AC1
012dfd: a041             MOV *AR2,AC0
012dff: 100504           SFTS AC0,#4,AC0
012e02: 100504           SFTS AC0,#4,AC0
012e05: 2a10             OR AC1,AC0
012e07: 10053f           SFTS AC0,#-1,AC0
012e0a: eb0008           MOV AC0,dbl(@#00h)
012e0d: ed0408           MOV dbl(@#02h),AC0
012e10: ed00bf           MOV dbl(@#00h),XAR3
012e13: a90e             MOV @#07h,AR1
012e15: 180fa9           AND #15,AR1,AR2
012e18: eb6108           MOV AC0,dbl(*AR3)
012e1b: 765e8038         MOV #24192,AC3
012e1f: 402b             ADD #2,AR3
012e21: c361             MOV AC3,*AR3
012e23: 401b             ADD #1,AR3
012e25: c361             MOV AC3,*AR3
012e27: 22a4             MOV AR2,T0
012e29: 181099           AND #16,AR1,AR1
012e2c: 3c10             MOV #1,AC0
012e2e: 5c00             SFTL AC0,T0,AC0
012e30: 2203             MOV AC0,AC3
012e32: 6319             BCC LIFR1,AR1 != #0
012e34: 3c1a             MOV #1,AR2
012e36: c341             MOV AC3,*AR2
012e38: 4a06             B RESTORE_INTM
012e3a:               LIFR1:
012e3a: 760046a8         MOV #70,AR2
012e3e: c341             MOV AC3,*AR2
012e40:               RESTORE_INTM:
012e40: a410             MOV @#08h,T0
012e42: 6c0114a9         CALL _IRQ_globalRestore
012e46:               EPILOGUE:
012e46: 4e09             AADD #9,SP
012e48: 50a4             POPBOTH XAR2
012e4a: 50b4             POPBOTH XAR3
012e4c: 4804             RET
012e4e:               __fixdul:
012e4e: 1a0020           OR #0,AC0,AC2
012e51: 106729           SFTL AC2,#-23,AC1
012e54: 18ff91           AND #255,AC1,AR1
012e57: 3c00_9e89        XCCPART AR1 == #0 || MOV #0,AC0
012e5b: 040965           BCC #0x012ec3,AR1 == #0
012e5e: 18ffa1           AND #255,AC1,AR2
012e61: 76009e98         MOV #158,AR1
012e65: 26a9             SUB AR2,AR1
012e67: 042940           BCC #0x012eaa,AR1 < #0
012e6a: 760020a8         MOV #32,AR2
012e6e: 1294a0_21        CMP AR1 < AR2, TC1 || NOP
012e72: 3c00_9ef4        XCCPART !TC1 || MOV #0,AC0
012e76: 04744a           BCC #0x012ec3,!TC1
012e79: ec31be7fffff     AMAR *(#07fffffh),XAR3
012e7f: 90b1             MOV XAR3,AC1
012e81: 2821             AND AC2,AC1
012e83: 109708           SFTL AC1,#8,AC2
012e86: 7a80001a         MOV #-32768 << #16,AC1
012e8a: 2421             ADD AC2,AC1
012e8c: 1a0020           OR #0,AC0,AC2
012e8f: 7a80000a_3595    MOV #-32768 << #16,AC0 || NEG AR1,T1
012e95: 2820             AND AC2,AC0
012e97: 5c54             SFTL AC1,T1,AC1
012e99: 6500             BCC #0x012ea5,AC0 == #0
012e9b: 6221             BCC #0x012ea1,AC1 < #0
012e9d: 3411             NEG AC1,AC1
012e9f: 4a04             B #0x012ea5
012ea1: 7a80001a         MOV #-32768 << #16,AC1
012ea5: 1a0001           OR #0,AC1,AC0
012ea8: 4a19             B #0x012ec3
012eaa: 1a0020           OR #0,AC0,AC2
012ead: 7a80000a         MOV #-32768 << #16,AC0
012eb1: 2820             AND AC2,AC0
012eb3: 6300             BCC #0x012ebb,AC0 == #0
012eb5: 7a80000a         MOV #-32768 << #16,AC0
012eb9: 4a08             B #0x012ec3
012ebb: 7affff0a         MOV #-1 << #16,AC0
012ebf: 7effff00         OR #65535,AC0,AC0
012ec3: 4804             RET
012ec5:               __frcmpyd:
012ec5: 10d706           SFTL AC1,#6,AC3
012ec8: 223a_114706      MOV AC3,AR2 || SFTL AC0,#6,AC1
012ecd: 4efb             AADD #-5,SP
012ecf: 52a0             MOV AR2,HI(AC0)
012ed1: 100700_2319      SFTL AC0,#0,AC0 || MOV AC1,AR1
012ed6: 1a0020           OR #0,AC0,AC2
012ed9: 5290             MOV AR1,HI(AC0)
012edb: 7affff04         AND #65535 << 16,AC0,AC0
012edf: 5426             MPY AC2,AC0
012ee1: 7affffe4         AND #65535 << 16,AC3,AC2
012ee5: eb0008_53a0      MOV AC0,dbl(@#00h) || MOV AR2,HI(AC0)
012eea: 104700_451b      SFTL AC0,#0,AC1 || MOV HI(AC1),AR3
012eef: 10f700           SFTL AC3,#0,AC3
012ef2: 52b0             MOV AR3,HI(AC0)
012ef4: 7affff04         AND #65535 << 16,AC0,AC0
012ef8: 5416             MPY AC1,AC0
012efa: eb0408_5390      MOV AC0,dbl(@#02h) || MOV AR1,HI(AC0)
012eff: 100700           SFTL AC0,#0,AC0
012f02: ed0008_5586      MOV dbl(@#00h),AC0 || MPY AC0,AC2
012f07: 104730           SFTL AC0,#-16,AC1
012f0a: ed0450           ADD dbl(@#02h),AC1,AC1
012f0d: 52b0             MOV AR3,HI(AC0)
012f0f: 2421             ADD AC2,AC1
012f11: 105730           SFTL AC1,#-16,AC1
012f14: 7affff04         AND #65535 << 16,AC0,AC0
012f18: 5436             MPY AC3,AC0
012f1a: ed0408_2501      MOV dbl(@#02h),AC0 || ADD AC0,AC1
012f1f: ed0028_2b20      MOV dbl(@#00h),AC2 || OR AC2,AC0
012f24: 2a20             OR AC2,AC0
012f26: 180121           AND #1,AC1,AC2
012f29: 108110_3d03      OR AC0 << #16, AC2 || MOV #0,AC3
012f2e: 3c13_9e92        XCCPART AC2 != #0 || MOV #1,AC3
012f32: 10173f           SFTL AC1,#-1,AC0
012f35: 2a30             OR AC3,AC0
012f37: 4e05             AADD #5,SP
012f39: 4804             RET
012f3b:               __frcmpyd_div:
012f3b: 4ef7             AADD #-9,SP
012f3d: eb0018           MOV AC1,dbl(@#00h)
012f40: ed0008_1b0030    MOV dbl(@#00h),AC0 || OR #0,AC0,AC3
012f46: 7dffff00         AND #65535,AC0,AC0
012f4a: eb0408           MOV AC0,dbl(@#02h)
012f4d: ed0418_113730    MOV dbl(@#02h),AC1 || SFTL AC3,#-16,AC0
012f53: 6c0134dc         CALL I$$LMPY
012f57: 7dffff23         AND #65535,AC3,AC2
012f5b: eb0808           MOV AC0,dbl(@#04h)
012f5e: ed0008_1b0012    MOV dbl(@#00h),AC0 || OR #0,AC2,AC1
012f64: 100730           SFTL AC0,#-16,AC0
012f67: 6c0134dc         CALL I$$LMPY
012f6b: eb0c08           MOV AC0,dbl(@#06h)
012f6e: ed0418_1b0002    MOV dbl(@#02h),AC1 || OR #0,AC2,AC0
012f74: 6c0134dc         CALL I$$LMPY
012f78: 108730           SFTL AC0,#-16,AC2
012f7b: ed0018_113730    MOV dbl(@#00h),AC1 || SFTL AC3,#-16,AC0
012f81: ed0ca0           ADD dbl(@#06h),AC2,AC2
012f84: 105730           SFTL AC1,#-16,AC1
012f87: 6c0134dc         CALL I$$LMPY
012f8b: 10e730           SFTL AC2,#-16,AC3
012f8e: 7dffff22         AND #65535,AC2,AC2
012f92: ed0818           MOV dbl(@#04h),AC1
012f95: 105730           SFTL AC1,#-16,AC1
012f98: 2431             ADD AC3,AC1
012f9a: ed0808_2501      MOV dbl(@#04h),AC0 || ADD AC0,AC1
012f9f: 7dffff00         AND #65535,AC0,AC0
012fa3: 2420             ADD AC2,AC0
012fa5: 100730           SFTL AC0,#-16,AC0
012fa8: 2410             ADD AC1,AC0
012faa: 4e09             AADD #9,SP
012fac: 4804             RET
012fae:               __remul:
012fae: 108700           SFTL AC0,#0,AC2
012fb1: 120814           CMPU AC0 >= AC1, TC1
012fb4: 102820_5166      EXP AC2,T2 || PSH T2
012fb9: 109700           SFTL AC1,#0,AC2
012fbc: 102810_21        EXP AC2,T1 || NOP
012fc0: 2665             SUB T2,T1
012fc2: 047457           BCC #0x01301c,!TC1
012fc5: 6290             BCC #0x012fcc,AC0 != #0
012fc7: 3c00             MOV #0,AC0
012fc9: 060050           B #0x01301c
012fcc: 3c00_9e81        XCCPART AC1 == #0 || MOV #0,AC0
012fd0: 040149           BCC #0x01301c,AC1 == #0
012fd3: 3e19             MOV #-1,AR1
012fd5: 126c90_21        CMP T2 != AR1, TC1 || NOP
012fd9: 5c54             SFTL AC1,T1,AC1
012fdb: 046415           BCC #0x012ff3,TC1
012fde: 120414           CMPU AC0 < AC1, TC1
012fe1: 2610_9ef4        XCCPART !TC1 || SUB AC1,AC0
012fe5: 5011_9ef4        XCCPART !TC1 || SFTL AC1,#-1
012fe9: 5011_9ee4        XCCPART TC1 || SFTL AC1,#-1
012fed: 2610_9ee4        XCCPART TC1 || SUB AC1,AC0
012ff1: 4a02             B #0x012ff5
012ff3: 4015             ADD #1,T1
012ff5: 043520           BCC #0x013018,T1 <= #0
012ff8: 7c000195         SUB #1,T1,AR1
012ffc: 529e             MOV AR1,BRC0
012ffe: 4a95             RPTBLOCAL __fixdli-11
013000: 120414_3d09         CMPU AC0 < AC1, TC1 || MOV #0,AR1
013005: 3c19_9ef4           XCCPART !TC1 || MOV #1,AR1
013009: 120414              CMPU AC0 < AC1, TC1
01300c: 2292                MOV AR1,AC2
01300e: 2610_9ef4           XCCPART !TC1 || SUB AC1,AC0
013012: 108101              OR AC0 << #1, AC2
013015: 1a0002              OR #0,AC2,AC0
013018: 3455             NEG T1,T1
01301a: 5c04             SFTL AC0,T1,AC0
01301c: 5062             POP T2
01301e: 4804             RET
013020:               __fixdli:
013020: 1a0020           OR #0,AC0,AC2
013023: 106729           SFTL AC2,#-23,AC1
013026: 18ff91           AND #255,AC1,AR1
013029: 3c00_9e89        XCCPART AR1 == #0 || MOV #0,AC0
01302d: 04095d           BCC #0x01308d,AR1 == #0
013030: 18ffa1           AND #255,AC1,AR2
013033: 76009e98         MOV #158,AR1
013037: 26a9             SUB AR2,AR1
013039: 043938           BCC #0x013074,AR1 <= #0
01303c: 760020a8         MOV #32,AR2
013040: 1294a0_21        CMP AR1 < AR2, TC1 || NOP
013044: 3c00_9ef4        XCCPART !TC1 || MOV #0,AC0
013048: 047442           BCC #0x01308d,!TC1
01304b: ec31be7fffff     AMAR *(#07fffffh),XAR3
013051: 90b1             MOV XAR3,AC1
013053: 7a00802a_2921    MOV #128 << #16,AC2 || AND AC2,AC1
013059: 2412             ADD AC1,AC2
01305b: 106708           SFTL AC2,#8,AC1
01305e: 1a0020           OR #0,AC0,AC2
013061: 7a80000a_3595    MOV #-32768 << #16,AC0 || NEG AR1,T1
013067: 2820             AND AC2,AC0
013069: 5c54             SFTL AC1,T1,AC1
01306b: 3411_9e90        XCCPART AC0 != #0 || NEG AC1,AC1
01306f: 1a0001           OR #0,AC1,AC0
013072: 4a19             B #0x01308d
013074: 1a0020           OR #0,AC0,AC2
013077: 7a80000a         MOV #-32768 << #16,AC0
01307b: 2820             AND AC2,AC0
01307d: 6510             BCC #0x013089,AC0 != #0
01307f: 7a7fff0a         MOV #32767 << #16,AC0
013083: 7effff00         OR #65535,AC0,AC0
013087: 4a04             B #0x01308d
013089: 7a80000a         MOV #-32768 << #16,AC0
01308d: 4804             RET
01308f:               reset_isr:
01308f: 46b3             BSET ST1_INTM
013091: fb920007_98      MOV #7,mmap(@IVPD)
013096: fb940007_98      MOV #7,mmap(@IVPH)
01309b: 4676             BCLR ST3_CBERR
01309d: fb02ffff_98      MOV #-1,mmap(@IFR0)
0130a2: fb8cffff_98      MOV #-1,mmap(@IFR1)
0130a7: e651201c04       MOV #32,port(#01c04h)
0130ac: 5e80             NOP_16
0130ae: fb5100ff1c05     MOV #255,port(#01c05h)
0130b4: 5e80             NOP_16
0130b6: 6a01340e         B _c_int00
0130ba:               nmi_isr:
0130ba: 4a7e             B nmi_isr
0130bc:               int0_isr:
0130bc: 4a7e             B int0_isr
0130be:               int1_isr:
0130be: 4a7e             B int1_isr
0130c0:               tim_isr:
0130c0: 4a7e             B tim_isr
0130c2:               i2s0_mmc0_tx_isr:
0130c2: 4a7e             B i2s0_mmc0_tx_isr
0130c4:               uart_isr:
0130c4: 4a7e             B uart_isr
0130c6:               i2s0_mmc0_rx_isr:
0130c6: 4a7e             B i2s0_mmc0_rx_isr
0130c8:               dma_isr:
0130c8: 4a7e             B dma_isr
0130ca:               i2s1_mmc1_tx_isr:
0130ca: 4a7e             B i2s1_mmc1_tx_isr
0130cc:               coprocfft_isr:
0130cc: 4a7e             B coprocfft_isr
0130ce:               i2s1_mmc1_rx_isr:
0130ce: 4a7e             B i2s1_mmc1_rx_isr
0130d0:               lcd_isr:
0130d0: 4a7e             B lcd_isr
0130d2:               saradc_isr:
0130d2: 4a7e             B saradc_isr
0130d4:               i2s2_tx_isr:
0130d4: 4a7e             B i2s2_tx_isr
0130d6:               i2s2_rx_isr:
0130d6: 4a7e             B i2s2_rx_isr
0130d8:               i2s3_tx_isr:
0130d8: 4a7e             B i2s3_tx_isr
0130da:               i2s3_rx_isr:
0130da: 4a7e             B i2s3_rx_isr
0130dc:               rtc_isr:
0130dc: 4a7e             B rtc_isr
0130de:               spi_isr:
0130de: 4a7e             B spi_isr
0130e0:               usb_isr:
0130e0: 4a7e             B usb_isr
0130e2:               gpio_isr:
0130e2: 4a7e             B gpio_isr
0130e4:               emif_error_isr:
0130e4: 4a7e             B emif_error_isr
0130e6:               i2c_isr:
0130e6: 4a7e             B i2c_isr
0130e8:               berr_isr:
0130e8: 4676             BCLR ST3_CBERR
0130ea: 4a7c             B berr_isr
0130ec:               dlog_isr:
0130ec: 4a7e             B dlog_isr
0130ee:               rtos_isr:
0130ee: 4a7e             B rtos_isr
0130f0:               rtdxrcv_isr:
0130f0: 4a7e             B rtdxrcv_isr
0130f2:               rtdxxmt_isr:
0130f2: 4a7e             B rtdxxmt_isr
0130f4:               emuint_isr:
0130f4: 4a7e             B emuint_isr
0130f6:               sint30_isr:
0130f6: 4a7e             B sint30_isr
0130f8:               sint31_isr:
0130f8: 4a7e             B sint31_isr
0130fa:               no_isr:
0130fa: 4a7e             B no_isr
0130fc:               _readmsg:
0130fc: ec31be007000     AMAR *(#07000h),XAR3
013102: 3c02_170079      MOV #0,AC2 || MOV #7,BRC0
013107: ac61_4ba0        MOV *AR3,AR4 || RPTBLOCAL #0x01312b
01310b: 76fffea2            BFXTR #65534,AC2,AR2
01310f: 90b0                MOV XAR3,AC0
013111: 7dffff1a            AND #65535,AR2,AC1
013115: 2410                ADD AC1,AC0
013117: 900a                MOV AC0,XAR2
013119: 106703              SFTL AC2,#3,AC1
01311c: df5305_371a         MOV uns(*(AR2+T1)),AC0 || NOT AC1,AR2
013121: 1808aa              AND #8,AR2,AR2
013124: 34a5                NEG AR2,T1
013126: 5c05                SFTS AC0,T1,AC0
013128: 18ff00              AND #255,AC0,AC0
01312b: c003_4112           MOV AC0,*AR0+ || ADD #1,AC2
01312f: 9090             MOV XAR1,AC0
013131: 040033           BCC #0x013167,AC0 == #0
013134: 040c30           BCC #0x013167,AR4 == #0
013137: 7c0001ac         SUB #1,AR4,AR2
01313b: 52ae             MOV AR2,BRC0
01313d: 4aa2_3d02        RPTBLOCAL #0x013163 || MOV #0,AC2
013141: 7b0008a2            ADD #8,AC2,AR2
013145: 50a1                SFTL AR2,#-1
013147: 90b0                MOV XAR3,AC0
013149: 7dffff1a            AND #65535,AR2,AC1
01314d: 2410                ADD AC1,AC0
01314f: 900a                MOV AC0,XAR2
013151: 106703              SFTL AC2,#3,AC1
013154: df5305_371a         MOV uns(*(AR2+T1)),AC0 || NOT AC1,AR2
013159: 1808aa              AND #8,AR2,AR2
01315c: 34a5                NEG AR2,T1
01315e: 5c05                SFTS AC0,T1,AC0
013160: 18ff00              AND #255,AC0,AC0
013163: c023_4112           MOV AC0,*AR1+ || ADD #1,AC2
013167: 4804             RET
013169:               __fltlid:
013169: 1a0010           OR #0,AC0,AC1
01316c: 9601             XCC AC1 == #0
01316e: ed310801427c     MOV dbl(*(#01427ch)),AC0
013174: 040157           BCC #0x0131ce,AC1 == #0
013177: ec31be010000     AMAR *(#010000h),XAR3
01317d: 3410_9eb1        XCCPART AC1 <= #0 || NEG AC1,AC0
013181: 90b2             MOV XAR3,AC2
013183: 120424           CMPU AC0 < AC2, TC1
013186: 76009d98         MOV #157,AR1
01318a: 76008d98_9ee4    XCCPART TC1 || MOV #141,AR1
013190: 7a01002a         MOV #256 << #16,AC2
013194: 100710_9ee4      XCCPART TC1 || SFTL AC0,#16,AC0
013199: 120824           CMPU AC0 >= AC2, TC1
01319c: 7a80002a         MOV #-32768 << #16,AC2
0131a0: 100708_9ef4      XCCPART !TC1 || SFTL AC0,#8,AC0
0131a5: 4289_9ef4        XCCPART !TC1 || SUB #8,AR1
0131a9: 120824           CMPU AC0 >= AC2, TC1
0131ac: 6564             BCC #0x0131b8,TC1
0131ae: 4219             SUB #1,AR1
0131b0: 5000             SFTL AC0,#1
0131b2: 120424           CMPU AC0 < AC2, TC1
0131b5: 0464f6           BCC #0x0131ae,TC1
0131b8: 100739           SFTL AC0,#-7,AC0
0131bb: 2292             MOV AR1,AC2
0131bd: 4010             ADD #1,AC0
0131bf: 10a717           SFTL AC2,#23,AC2
0131c2: 5001             SFTL AC0,#-1
0131c4: 2420             ADD AC2,AC0
0131c6: 6351             BCC #0x0131ce,AC1 >= #0
0131c8: 7a80001a         MOV #-32768 << #16,AC1
0131cc: 2410             ADD AC1,AC0
0131ce: 4804             RET
0131d0:               _srand:
0131d0: 5066             PSH T2
0131d2: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
0131d8: 2246             MOV T0,T2
0131da: 9200             CALL AC0
0131dc: 7dffff06         AND #65535,T2,AC0
0131e0: eb31080136b0     MOV AC0,dbl(*(#0136b0h))
0131e6: ed31080136aa     MOV dbl(*(#0136aah)),AC0
0131ec: 9200             CALL AC0
0131ee: 5062             POP T2
0131f0: 4804             RET
0131f2:               _rand:
0131f2: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
0131f8: 4efd             AADD #-3,SP
0131fa: 9200             CALL AC0
0131fc: 7a41c61a         MOV #16838 << #16,AC1
013200: ed31080136b0     MOV dbl(*(#0136b0h)),AC0
013206: 7e4e6d11         OR #20077,AC1,AC1
01320a: 6c0134dc         CALL I$$LMPY
01320e: 7b303900         ADD #12345,AC0,AC0
013212: eb0008           MOV AC0,dbl(@#00h)
013215: ed0008           MOV dbl(@#00h),AC0
013218: eb31080136b0     MOV AC0,dbl(*(#0136b0h))
01321e: ed31080136aa     MOV dbl(*(#0136aah)),AC0
013224: 9200             CALL AC0
013226: a900             MOV @#00h,AR1
013228: 7d7fff49         AND #32767,AR1,T0
01322c: 4e03             AADD #3,SP
01322e: 4804             RET
013230:               _auto_init:
013230: 4eff             AADD #-1,SP
013232: ec318e009a9c     AMAR *(#09a9ch),XAR0
013238: 368f             NOT AR0,AR7
01323a: 040f29           BCC #0x013266,AR7 == #0
01323d: aa03             MOV *AR0+,AR2
01323f: 040a24           BCC #0x013266,AR2 == #0
013242: f9038808_431a    MOV uns(*AR0+) << #8,AC0 || SUB #1,AR2
013248: df0315_53ac      MOV uns(*AR0+),AC1 || MOV AR2,CSR
01324d: 101138           OR AC1 << #-8, AC0
013250: 18ff11           AND #255,AC1,AC1
013253: 900e             MOV AC0,XAR6
013255: 6391             BCC #0x01325e,AC1 != #0
013257: 4800             RPT CSR
013259: 800714              MOV *AR0+,*AR6+
01325c: 4a5f             B #0x01323d
01325e: 4800             RPT CSR
013260: 800714_9a           MOV *AR0+,port(*AR6+)
013264: 4a57             B #0x01323d
013266: ec31ee7fffff     AMAR *(#07fffffh),XAR6
01326c: 36ef             NOT AR6,AR7
01326e: 648f             BCC #0x013279,AR7 == #0
013270: edc308           MOV dbl(*AR6+),AC0
013273: 6200             BCC #0x013279,AC0 == #0
013275: 9200             CALL AC0
013277: 4a77             B #0x013270
013279: 4e01             AADD #1,SP
01327b: 4804             RET
01327d:               __args_main:
01327d: 7affff0a         MOV #-1 << #16,AC0
013281: 7affff1a         MOV #-1 << #16,AC1
013285: 7effff00         OR #65535,AC0,AC0
013289: 7effff11         OR #65535,AC1,AC1
01328d: 121c04           CMPU AC1 != AC0, TC1
013290: 4eff             AADD #-1,SP
013292: 20               NOP
013293: 20               NOP
013294: 3c04_9ef4        XCCPART !TC1 || MOV #0,T0
013298: 9674             XCC !TC1
01329a: ec318e000000     AMAR *(#00000h),XAR0
0132a0: 04741d           BCC #0x0132c0,!TC1
0132a3: 7affff0a         MOV #-1 << #16,AC0
0132a7: 7effff00         OR #65535,AC0,AC0
0132ab: 900b             MOV AC0,XAR3
0132ad: 7affff0a         MOV #-1 << #16,AC0
0132b1: a461             MOV *AR3,T0
0132b3: 7effff00         OR #65535,AC0,AC0
0132b7: 900b             MOV AC0,XAR3
0132b9: 1402b4           AADD #2,AR3
0132bc: 90b0             MOV XAR3,AC0
0132be: 9008             MOV AC0,XAR0
0132c0: 6c010a82         CALL _main
0132c4: 4e01             AADD #1,SP
0132c6: 4804             RET
0132c8:               __divli:
0132c8: 1a0021_5166      OR #0,AC1,AC2 || PSH T2
0132cd: 2c02_3d06        XOR AC0,AC2 || MOV #0,T2
0132d1: 7a7fff0a_9e81    XCCPART AC1 == #0 || MOV #32767 << #16,AC0
0132d7: 3c16_9ea2        XCCPART AC2 < #0 || MOV #1,T2
0132db: 7effff00_9e81    XCCPART AC1 == #0 || OR #65535,AC0,AC0
0132e1: 040128           BCC #0x01330c,AC1 == #0
0132e4: 7a80002a         MOV #-32768 << #16,AC2
0132e8: 120020           CMP AC0 == AC2, TC1
0132eb: 3200             ABS AC0,AC0
0132ed: 7a80000a_9ee4    XCCPART TC1 || MOV #-32768 << #16,AC0
0132f3: 121020           CMP AC1 == AC2, TC1
0132f6: 3211             ABS AC1,AC1
0132f8: 7a80001a_9ee4    XCCPART TC1 || MOV #-32768 << #16,AC1
0132fe: 6c012c86         CALL __divul
013302: 1a0010           OR #0,AC0,AC1
013305: 3400             NEG AC0,AC0
013307: 1a0001_9e86      XCCPART T2 == #0 || OR #0,AC1,AC0
01330c: 5062             POP T2
01330e: 4804             RET
013310:               __setjmp:
013310:               _setjmp:
013310: eb0304           MOV RETA,dbl(*AR0+)
013313: eb03d5           MOV XAR5,dbl(*AR0+)
013316: eb03e5           MOV XAR6,dbl(*AR0+)
013319: eb03f5           MOV XAR7,dbl(*AR0+)
01331c: eb0345           MOV XSP,dbl(*AR0+)
01331f: eb0355           MOV XSSP,dbl(*AR0+)
013322: 5014             POPBOTH AC1
013324: 5015             PSHBOTH AC1
013326: eb0318           MOV AC1,dbl(*AR0+)
013329: c603             MOV T2,*AR0+
01332b: c703             MOV T3,*AR0+
01332d: 3c04             MOV #0,T0
01332f: 4804             RET
013331:               _longjmp:
013331: ed0306           MOV dbl(*AR0+),RETA
013334: ed03df           MOV dbl(*AR0+),XAR5
013337: ed03ef           MOV dbl(*AR0+),XAR6
01333a: ed03ff           MOV dbl(*AR0+),XAR7
01333d: ed034f           MOV dbl(*AR0+),XSP
013340: ed035f           MOV dbl(*AR0+),XSSP
013343: ed0318           MOV dbl(*AR0+),AC1
013346: 20               NOP
013347: 5024             POPBOTH AC2
013349: 5015             PSHBOTH AC1
01334b: a603             MOV *AR0+,T2
01334d: a703             MOV *AR0+,T3
01334f: 3c14_9e84        XCCPART T0 == #0 || MOV #1,T0
013353: 4804             RET
013355:               _memcpy:
013355: df4005_98        MOV uns(mmap(@T0)),AC0
013359: ec01ae           AMAR *AR0,XAR2
01335c: 6f051824         BCCU #0x013384,AC0 < #24
013360: 228b             MOV AR0,AR3
013362: 2a9b             OR AR1,AR3
013364: 1801bb           AND #1,AR3,AR3
013367: 041b1a           BCC #0x013384,AR3 != #0
01336a: 5001_190150      SFTL AC0,#-1 || AND #1,AC0,T1
01336f: 4210             SUB #1,AC0
013371: 64a0             BCC #0x01337c,AC0 < #0
013373: dc1003_98        MOV mmap(@AC0L),CSR
013377: 4800             RPT CSR
013379: 802510              MOV dbl(*AR1+),dbl(*AR2+)
01337c: 020500           RETCC T1 == #0
01337f: 802104           MOV *AR1,*AR2
013382: 4804             RET
013384: 020000_4310      RETCC AC0 == #0 || SUB #1,AC0
013389: dc1003_98        MOV mmap(@AC0L),CSR
01338d: 4800             RPT CSR
01338f: 802514              MOV *AR1+,*AR2+
013392: 4804             RET
013394:               _exit:
013394: 5066             PSH T2
013396: ed31080136a8     MOV dbl(*(#0136a8h)),AC0
01339c: 2246             MOV T0,T2
01339e: 9200             CALL AC0
0133a0: ed31080136ae     MOV dbl(*(#0136aeh)),AC0
0133a6: 6500             BCC #0x0133b2,AC0 == #0
0133a8: ed31080136ae     MOV dbl(*(#0136aeh)),AC0
0133ae: 2264             MOV T2,T0
0133b0: 9200             CALL AC0
0133b2: ed31080136ac     MOV dbl(*(#0136ach)),AC0
0133b8: 6400             BCC #0x0133c2,AC0 == #0
0133ba: ed31080136ac     MOV dbl(*(#0136ach)),AC0
0133c0: 9200             CALL AC0
0133c2: ed31080136aa     MOV dbl(*(#0136aah)),AC0
0133c8: 9200             CALL AC0
0133ca: 6c01352e         CALL _abort
0133ce: 5062             POP T2
0133d0: 4804             RET
0133d2:               I$$DIV:
0133d2:               __divi:
0133d2: 4eff             AADD #-1,SP
0133d4: 225c_3351        MOV T1,AR4 || ABS T1,AC1
0133d8: c100_3340        MOV AC1,@#00h || ABS T0,AC0
0133dc: 4682_4d0f        BCLR ST1_SXMD || RPT #15
0133e0: de0003              SUBC @#00h,AC0,AC0
0133e3: 4683             BSET ST1_SXMD
0133e5: 2c4c             XOR T0,AR4
0133e7: 2204             MOV AC0,T0
0133e9: 3444_9eac        XCCPART AR4 < #0 || NEG T0,T0
0133ed: 4e01             AADD #1,SP
0133ef: 4804             RET
0133f1:               I$$MOD:
0133f1:               __remi:
0133f1: 4eff_3351        AADD #-1,SP || ABS T1,AC1
0133f5: c100_3340        MOV AC1,@#00h || ABS T0,AC0
0133f9: 4682_4d0f        BCLR ST1_SXMD || RPT #15
0133fd: de0003              SUBC @#00h,AC0,AC0
013400: 4683             BSET ST1_SXMD
013402: 2245             MOV T0,T1
013404: 4404             MOV HI(AC0),T0
013406: 6155             BCC #0x01340a,T1 >= #0
013408: 3444             NEG T0,T0
01340a: 4e01             AADD #1,SP
01340c: 4804             RET
01340e:               _c_int00:
01340e: ec314e000380     AMAR *(#00380h),XSP
013414: ec315e000280     AMAR *(#00280h),XSSP
01341a: f406f91f_98      AND #63775,mmap(@ST1_55)
01341f: f5064100_98      OR #16640,mmap(@ST1_55)
013424: f496fa00_98      AND #64000,mmap(@ST2_55)
013429: f5968000_98      OR #32768,mmap(@ST2_55)
01342e: 4656             BCLR ST3_SATA
013430: 4617             BSET ST3_SMUL
013432: 4606             BCLR ST3_SST
013434: 6c013230         CALL _auto_init
013438: 6c01327d         CALL __args_main
01343c: 3c19             MOV #1,AR1
01343e: 6c013394         CALL _exit
013442:               __fixdi:
013442: 4eff             AADD #-1,SP
013444: 6c013020         CALL __fixdli
013448: 3c01             MOV #0,AC1
01344a: 7e800011         OR #32768,AC1,AC1
01344e: 120410           CMP AC0 < AC1, TC1
013451: 767fff08_9ef4    XCCPART !TC1 || MOV #32767,AC0
013457: 66f4             BCC #0x013466,!TC1
013459: 76800018         MOV #-32768,AC1
01345d: 120810           CMP AC0 >= AC1, TC1
013460: 76800008_9ef4    XCCPART !TC1 || MOV #-32768,AC0
013466: 2204             MOV AC0,T0
013468: 4e01             AADD #1,SP
01346a: 4804             RET
01346c:               I$$UDIV:
01346c:               __divu:
01346c: 4eff             AADD #-1,SP
01346e: 4682             BCLR ST1_SXMD
013470: c500_2340        MOV T1,@#00h || MOV T0,AC0
013474: 4c0f             RPT #15
013476: de0003              SUBC @#00h,AC0,AC0
013479: 4683             BSET ST1_SXMD
01347b: 2204             MOV AC0,T0
01347d: 4e01             AADD #1,SP
01347f: 4804             RET
013481:               I$$UMOD:
013481:               __remu:
013481: 4eff             AADD #-1,SP
013483: 4682             BCLR ST1_SXMD
013485: c500_2340        MOV T1,@#00h || MOV T0,AC0
013489: 4c0f             RPT #15
01348b: de0003              SUBC @#00h,AC0,AC0
01348e: 4683             BSET ST1_SXMD
013490: 4404             MOV HI(AC0),T0
013492: 4e01             AADD #1,SP
013494: 4804             RET
013496:               __fixdu:
013496: 4eff             AADD #-1,SP
013498: 6c012e4e         CALL __fixdul
01349c: 3c01             MOV #0,AC1
01349e: 7effff11         OR #65535,AC1,AC1
0134a2: 121804           CMPU AC1 >= AC0, TC1
0134a5: 76ffff08_9ef4    XCCPART !TC1 || MOV #-1,AC0
0134ab: 2204             MOV AC0,T0
0134ad: 4e01             AADD #1,SP
0134af: 4804             RET
0134b1:               _time:
0134b1: 50d5             PSHBOTH XAR5
0134b3: 20               NOP
0134b4: 20               NOP
0134b5: 20               NOP
0134b6: ec01de           AMAR *AR0,XAR5
0134b9: 6c010bff         CALL _HOSTtime
0134bd: 90d1             MOV XAR5,AC1
0134bf: eba108_9e11      XCC AC1 != #0 || MOV AC0,dbl(*AR5)
0134c4: 50d4             POPBOTH XAR5
0134c6: 4804             RET
0134c8:               __subd:
0134c8: 4efd             AADD #-3,SP
0134ca: eb0018           MOV AC1,dbl(@#00h)
0134cd: f6008000         XOR #32768,@#00h
0134d1: ed0018           MOV dbl(@#00h),AC1
0134d4: 6c012394         CALL __addd
0134d8: 4e03             AADD #3,SP
0134da: 4804             RET
0134dc:               I$$LMPY:
0134dc:               __mpyli:
0134dc: 5016_2304        PSH AC1 || MOV AC0,T0
0134e0: d30000           MPYM @#00h,AC0,AC0
0134e3: 5842             MAC AC1,T0,AC0,AC1
0134e5: d3000c           MPYMU @#00h,T0,AC0
0134e8: 101310_4f01      ADD AC1 << #16,AC0 || AADD #1,SP
0134ed: 4804             RET
0134ef:               __register_unlock:
0134ef: eb31080136aa     MOV AC0,dbl(*(#0136aah))
0134f5: 4804             RET
0134f7:               __register_lock:
0134f7: eb31080136a8     MOV AC0,dbl(*(#0136a8h))
0134fd: 4804             RET
0134ff:               __nop:
0134ff: 4804             RET
013501:               _memset:
013501: ec01be           AMAR *AR0,XAR3
013504: 6505             BCC #0x013510,T1 == #0
013506: 7c000195         SUB #1,T1,AR1
01350a: 529c             MOV AR1,CSR
01350c: 4800             RPT CSR
01350e: c463                MOV T0,*AR3+
013510: 4804             RET
013512:               __negd:
013512: 4efd             AADD #-3,SP
013514: eb0008           MOV AC0,dbl(@#00h)
013517: f6008000         XOR #32768,@#00h
01351b: ed0008           MOV dbl(@#00h),AC0
01351e: 4e03             AADD #3,SP
013520: 4804             RET
013522:               __fltid:
013522: 4eff             AADD #-1,SP
013524: 2240             MOV T0,AC0
013526: 6c013169         CALL __fltlid
01352a: 4e01             AADD #1,SP
01352c: 4804             RET
01352e:               _abort:
01352e:               .text:CIO_breakpoint:
01352e: 20               NOP
01352f:               C$$EXIT:
01352f: 20               NOP
013530: 16000c           SIM_TRIG
013533: 4a7e             B #0x013533
013535: 4a7e             B #0x013535
013537: 20               NOP

DATA section .const, 0x26 words load/run at 0x14258
014258:               .const:
014258: 42b1             .word 0x42b1
014259: 7217             .word 0x7217
01425a: 7f7f             .word 0x7f7f
01425b: ffff             .word 0xffff
01425c: c2ad             .word 0xc2ad
01425d: 496b             .word 0x496b
01425e: 0000             .word 0x0000
01425f: 0000             .word 0x0000
014260: 3400             .word 0x3400
014261: 0000             .word 0x0000
014262: 3f80             .word 0x3f80
014263: 0000             .word 0x0000
014264: 3fb8             .word 0x3fb8
014265: aa3b             .word 0xaa3b
014266: 3f31             .word 0x3f31
014267: 8000             .word 0x8000
014268: b95e             .word 0xb95e
014269: 8083             .word 0x8083
01426a:               .const:
01426a: 0000             .word 0x0000
01426b: 0000             .word 0x0000
01426c: 4b80             .word 0x4b80
01426d: 0000             .word 0x0000
01426e: 3380             .word 0x3380
01426f: 0000             .word 0x0000
014270: 7f7f             .word 0x7f7f
014271: ffff             .word 0xffff
014272: ff7f             .word 0xff7f
014273: ffff             .word 0xffff
014274:               .const:_initial_approx$1:
014274: 0000             .word 0x0000
014275: 00e3             .word 0x00e3
014276: 00cc             .word 0x00cc
014277: 00ba             .word 0x00ba
014278: 00aa             .word 0x00aa
014279: 009b             .word 0x009b
01427a: 0092             .word 0x0092
01427b: 0088             .word 0x0088
01427c:               .const:
01427c: 0000             .word 0x0000
01427d: 0000             .word 0x0000

DATA section .switch, 0x18 words load/run at 0x1427E
01427e:               .switch:_mutator:
01427e:               $C$SW1:
01427e:               .switch:
01427e: 0001             .word 0x0001
01427f: 0637             .word 0x0637
014280: 0001             .word 0x0001
014281: 065f             .word 0x065f
014282: 0001             .word 0x0001
014283: 067e             .word 0x067e
014284: 0001             .word 0x0001
014285: 0694             .word 0x0694
014286: 0001             .word 0x0001
014287: 06aa             .word 0x06aa
014288: 0001             .word 0x0001
014289: 06c9             .word 0x06c9
01428a: 0001             .word 0x0001
01428b: 070b             .word 0x070b
01428c: 0001             .word 0x0001
01428d: 0762             .word 0x0762
01428e: 0001             .word 0x0001
01428f: 07e3             .word 0x07e3
014290: 0001             .word 0x0001
014291: 0819             .word 0x0819
014292: 0001             .word 0x0001
014293: 084a             .word 0x084a
014294: 0001             .word 0x0001
014295: 08aa             .word 0x08aa

TEXT section .program_sandbox, 0x1746 bytes load/run at 0x26D68
026d68:               _fgetc2:
026d68:               .program_sandbox:
026d68: 6c012d27         CALL _coverage_log
026d6c: 4efd             AADD #-3,SP
026d6e: eb0085           MOV XAR0,dbl(@#00h)
026d71: ed00bf           MOV dbl(@#00h),XAR3
026d74: ed61bf           MOV dbl(*AR3),XAR3
026d77: a961             MOV *AR3,AR1
026d79: c904             MOV AR1,@#02h
026d7b: ed00af           MOV dbl(@#00h),XAR2
026d7e: ed41bf           MOV dbl(*AR2),XAR3
026d81: b463             AMAR *AR3+
026d83: eb41b5           MOV XAR3,dbl(*AR2)
026d86: a404             MOV @#02h,T0
026d88: 4e03             AADD #3,SP
026d8a: 4804             RET
026d8c:               _getint:
026d8c: 6c012d27         CALL _coverage_log
026d90: 4ef9             AADD #-7,SP
026d92: eb0085           MOV XAR0,dbl(@#00h)
026d95: 08ffd0           CALL _fgetc2
026d98: 2240             MOV T0,AC0
026d9a: eb0408           MOV AC0,dbl(@#02h)
026d9d:               $C$L1:
026d9d:               $C$DW$L$_getint$2$B:
026d9d: 76002308         MOV #35,AC0
026da1: ed0418           MOV dbl(@#02h),AC1
026da4: 121c00           CMP AC1 != AC0, TC1
026da7: 046431           BCC $C$DW$L$_getint$4$E,TC1
026daa: 6c012d27         CALL _coverage_log
026dae:               $C$DW$L$_getint$2$E:
026dae:               $C$DW$L$_getint$3$B:
026dae: ed0418_3da0      MOV dbl(@#02h),AC1 || MOV #10,AC0
026db3: 121000           CMP AC1 == AC0, TC1
026db6: 046422           BCC $C$DW$L$_getint$4$E,TC1
026db9: 6c012d27         CALL _coverage_log
026dbd:               $C$DW$L$_getint$3$E:
026dbd:               $C$L2:
026dbd: 6c012d27         CALL _coverage_log
026dc1:               $C$DW$L$_getint$4$B:
026dc1: ed008f           MOV dbl(@#00h),XAR0
026dc4: 08ffa1           CALL _fgetc2
026dc7: 2240             MOV T0,AC0
026dc9: eb0408           MOV AC0,dbl(@#02h)
026dcc: ed0418_3da0      MOV dbl(@#02h),AC1 || MOV #10,AC0
026dd1: 121c00           CMP AC1 != AC0, TC1
026dd4: 0464e6           BCC $C$DW$L$_getint$3$E,TC1
026dd7: 6c012d27         CALL _coverage_log
026ddb:               $C$DW$L$_getint$4$E:
026ddb:               $C$L3:
026ddb: 6c012d27         CALL _coverage_log
026ddf:               $C$DW$L$_getint$5$B:
026ddf: ed0418_3f10      MOV dbl(@#02h),AC1 || MOV #-1,AC0
026de4: 121c00           CMP AC1 != AC0, TC1
026de7: 6d7400a5         BCC $C$L9,!TC1
026deb: 6c012d27         CALL _coverage_log
026def:               $C$DW$L$_getint$5$E:
026def:               $C$DW$L$_getint$6$B:
026def: 76003008         MOV #48,AC0
026df3: ed0418           MOV dbl(@#02h),AC1
026df6: 121400           CMP AC1 < AC0, TC1
026df9: 046415           BCC $C$DW$L$_getint$8$E,TC1
026dfc: 6c012d27         CALL _coverage_log
026e00:               $C$DW$L$_getint$6$E:
026e00:               $C$DW$L$_getint$7$B:
026e00: 76003908         MOV #57,AC0
026e04: ed0418           MOV dbl(@#02h),AC1
026e07: 120410           CMP AC0 < AC1, TC1
026e0a: 047416           BCC $C$DW$L$_getint$9$E,!TC1
026e0d: 6c012d27         CALL _coverage_log
026e11:               $C$DW$L$_getint$8$E:
026e11:               $C$L4:
026e11:               $C$DW$L$_getint$7$E:
026e11:               $C$DW$L$_getint$8$B:
026e11: 6c012d27         CALL _coverage_log
026e15:               $C$DW$L$_getint$9$B:
026e15: ed008f           MOV dbl(@#00h),XAR0
026e18: 08ff4d           CALL _fgetc2
026e1b: 2240             MOV T0,AC0
026e1d: eb0408           MOV AC0,dbl(@#02h)
026e20: 06ff7a           B $C$L1
026e23:               $C$DW$L$_getint$9$E:
026e23:               $C$L5:
026e23: 6c012d27         CALL _coverage_log
026e27: 3c00             MOV #0,AC0
026e29: eb0808           MOV AC0,dbl(@#04h)
026e2c:               $C$L6:
026e2c: 6c012d27         CALL _coverage_log
026e30:               $C$DW$L$_getint$11$B:
026e30: ed0808           MOV dbl(@#04h),AC0
026e33: 104501           SFTS AC0,#1,AC1
026e36: 104303           ADD AC0 << #3,AC1
026e39: ed0440           ADD dbl(@#02h),AC1,AC0
026e3c: 7c003000         SUB #48,AC0,AC0
026e40: eb0808           MOV AC0,dbl(@#04h)
026e43: ed008f           MOV dbl(@#00h),XAR0
026e46: 08ff1f           CALL _fgetc2
026e49: 2240             MOV T0,AC0
026e4b: eb0408           MOV AC0,dbl(@#02h)
026e4e: ed0418_3f10      MOV dbl(@#02h),AC1 || MOV #-1,AC0
026e53: 121c00           CMP AC1 != AC0, TC1
026e56: 64e4             BCC $C$L7,TC1
026e58: 6c012d27         CALL _coverage_log
026e5c:               $C$DW$L$_getint$11$E:
026e5c: ed0808           MOV dbl(@#04h),AC0
026e5f: 4a2f             B $C$L9
026e61:               $C$L7:
026e61: 6c012d27         CALL _coverage_log
026e65:               $C$DW$L$_getint$13$B:
026e65: 76003008         MOV #48,AC0
026e69: ed0418           MOV dbl(@#02h),AC1
026e6c: 121400           CMP AC1 < AC0, TC1
026e6f: 046417           BCC $C$L8,TC1
026e72: 6c012d27         CALL _coverage_log
026e76:               $C$DW$L$_getint$13$E:
026e76:               $C$DW$L$_getint$14$B:
026e76: 76003908         MOV #57,AC0
026e7a: ed0418           MOV dbl(@#02h),AC1
026e7d: 120810           CMP AC0 >= AC1, TC1
026e80: 0464a9           BCC $C$L6,TC1
026e83: 6c012d27         CALL _coverage_log
026e87:               $C$DW$L$_getint$14$E:
026e87: 4a00             B $C$L8
026e89:               $C$L8:
026e89: 6c012d27         CALL _coverage_log
026e8d: ed0808           MOV dbl(@#04h),AC0
026e90:               $C$L9:
026e90: 6c012d27         CALL _coverage_log
026e94: 4e07             AADD #7,SP
026e96: 4804             RET
026e98:               _get_image:
026e98: 6c012d27         CALL _coverage_log
026e9c: 4e95             AADD #-107,SP
026e9e: eb08a5           MOV XAR2,dbl(@#04h)
026ea1: eb0495           MOV XAR1,dbl(@#02h)
026ea4: eb0085           MOV XAR0,dbl(@#00h)
026ea7: 08febe           CALL _fgetc2
026eaa: c40c             MOV T0,@#06h
026eac: ed008f           MOV dbl(@#00h),XAR0
026eaf: 08feb6           CALL _fgetc2
026eb2: c40e             MOV T0,@#07h
026eb4: f00c0050         CMP @#06h == #80, TC1
026eb8: 6774             BCC $C$L10,!TC1
026eba: 6c012d27         CALL _coverage_log
026ebe: f00e0035         CMP @#07h == #53, TC1
026ec2: 66e4             BCC $C$L11,TC1
026ec4: 6c012d27         CALL _coverage_log
026ec8:               $C$L10:
026ec8: 6c012d27         CALL _coverage_log
026ecc: 3e14             MOV #-1,T0
026ece: 060058           B $C$L14
026ed1:               $C$L11:
026ed1: 6c012d27         CALL _coverage_log
026ed5: ed008f           MOV dbl(@#00h),XAR0
026ed8: 08feb1           CALL _getint
026edb: ed04bf           MOV dbl(@#02h),XAR3
026ede: eb6108           MOV AC0,dbl(*AR3)
026ee1: ed04bf           MOV dbl(@#02h),XAR3
026ee4: ed6118_3f10      MOV dbl(*AR3),AC1 || MOV #-1,AC0
026ee9: 121c00           CMP AC1 != AC0, TC1
026eec: 6464             BCC $C$L12,TC1
026eee: 6c012d27         CALL _coverage_log
026ef2: 3e14             MOV #-1,T0
026ef4: 4a33             B $C$L14
026ef6:               $C$L12:
026ef6: 6c012d27         CALL _coverage_log
026efa: ed008f           MOV dbl(@#00h),XAR0
026efd: 08fe8c           CALL _getint
026f00: ed08bf           MOV dbl(@#04h),XAR3
026f03: eb6108           MOV AC0,dbl(*AR3)
026f06: ed08bf           MOV dbl(@#04h),XAR3
026f09: ed6118_3f10      MOV dbl(*AR3),AC1 || MOV #-1,AC0
026f0e: 121c00           CMP AC1 != AC0, TC1
026f11: 6464             BCC $C$L13,TC1
026f13: 6c012d27         CALL _coverage_log
026f17: 3e14             MOV #-1,T0
026f19: 4a0e             B $C$L14
026f1b:               $C$L13:
026f1b: 6c012d27         CALL _coverage_log
026f1f: ed008f           MOV dbl(@#00h),XAR0
026f22: 08fe67           CALL _getint
026f25: c0d4             MOV AC0,@#6ah
026f27: 3c04             MOV #0,T0
026f29:               $C$L14:
026f29: 4e6b             AADD #107,SP
026f2b: 4804             RET
026f2d:               _int_to_uint16_t:
026f2d: 6c012d27         CALL _coverage_log
026f31: 4ef3             AADD #-13,SP
026f33: eb0808           MOV AC0,dbl(@#04h)
026f36: eb0495           MOV XAR1,dbl(@#02h)
026f39: eb0085           MOV XAR0,dbl(@#00h)
026f3c: ed00bf           MOV dbl(@#00h),XAR3
026f3f: ed6108           MOV dbl(*AR3),AC0
026f42: eb1008           MOV AC0,dbl(@#08h)
026f45: ed00bf           MOV dbl(@#00h),XAR3
026f48: ed6108           MOV dbl(*AR3),AC0
026f4b: eb1408           MOV AC0,dbl(@#0ah)
026f4e: 3c00             MOV #0,AC0
026f50: eb0c08           MOV AC0,dbl(@#06h)
026f53: ed0c18           MOV dbl(@#06h),AC1
026f56: ed0808           MOV dbl(@#04h),AC0
026f59: 121800           CMP AC1 >= AC0, TC1
026f5c: 046468           BCC $C$DW$L$_int_to_uint16_t$6$E,TC1
026f5f: 6c012d27         CALL _coverage_log
026f63:               $C$L15:
026f63: 6c012d27         CALL _coverage_log
026f67:               $C$DW$L$_int_to_uint16_t$2$B:
026f67: ed00bf           MOV dbl(@#00h),XAR3
026f6a: a40e             MOV @#07h,T0
026f6c: 5040             SFTL T0,#1
026f6e: ed1008           MOV dbl(@#08h),AC0
026f71: ed6b18           MOV dbl(*AR3(AR0)),AC1
026f74: 120810           CMP AC0 >= AC1, TC1
026f77: 6764             BCC $C$DW$L$_int_to_uint16_t$3$E,TC1
026f79: 6c012d27         CALL _coverage_log
026f7d:               $C$DW$L$_int_to_uint16_t$2$E:
026f7d:               $C$DW$L$_int_to_uint16_t$3$B:
026f7d: a40e             MOV @#07h,T0
026f7f: 5040             SFTL T0,#1
026f81: ed6b08           MOV dbl(*AR3(AR0)),AC0
026f84: eb1008           MOV AC0,dbl(@#08h)
026f87:               $C$DW$L$_int_to_uint16_t$3$E:
026f87:               $C$L16:
026f87: 6c012d27         CALL _coverage_log
026f8b:               $C$DW$L$_int_to_uint16_t$4$B:
026f8b: ed00bf           MOV dbl(@#00h),XAR3
026f8e: a40e             MOV @#07h,T0
026f90: 5040             SFTL T0,#1
026f92: ed1408           MOV dbl(@#0ah),AC0
026f95: ed6b18           MOV dbl(*AR3(AR0)),AC1
026f98: 121800           CMP AC1 >= AC0, TC1
026f9b: 6764             BCC $C$DW$L$_int_to_uint16_t$5$E,TC1
026f9d: 6c012d27         CALL _coverage_log
026fa1:               $C$DW$L$_int_to_uint16_t$4$E:
026fa1:               $C$DW$L$_int_to_uint16_t$5$B:
026fa1: a40e             MOV @#07h,T0
026fa3: 5040             SFTL T0,#1
026fa5: ed6b08           MOV dbl(*AR3(AR0)),AC0
026fa8: eb1408           MOV AC0,dbl(@#0ah)
026fab:               $C$DW$L$_int_to_uint16_t$5$E:
026fab:               $C$L17:
026fab: 6c012d27         CALL _coverage_log
026faf:               $C$DW$L$_int_to_uint16_t$6$B:
026faf: ed0c08           MOV dbl(@#06h),AC0
026fb2: 4010             ADD #1,AC0
026fb4: eb0c08           MOV AC0,dbl(@#06h)
026fb7: ed0c18           MOV dbl(@#06h),AC1
026fba: ed0808           MOV dbl(@#04h),AC0
026fbd: 121400           CMP AC1 < AC0, TC1
026fc0: 0464a0           BCC $C$L15,TC1
026fc3: 6c012d27         CALL _coverage_log
026fc7:               $C$DW$L$_int_to_uint16_t$6$E:
026fc7:               $C$L18:
026fc7: 6c012d27         CALL _coverage_log
026fcb: ed1408           MOV dbl(@#0ah),AC0
026fce: ed1004           SUB AC0,dbl(@#08h),AC0
026fd1: eb1008           MOV AC0,dbl(@#08h)
026fd4: 3c00             MOV #0,AC0
026fd6: eb0c08           MOV AC0,dbl(@#06h)
026fd9: ed0c18           MOV dbl(@#06h),AC1
026fdc: ed0808           MOV dbl(@#04h),AC0
026fdf: 121800           CMP AC1 >= AC0, TC1
026fe2: 046440           BCC $C$L20,TC1
026fe5: 6c012d27         CALL _coverage_log
026fe9:               $C$L19:
026fe9: 6c012d27         CALL _coverage_log
026fed:               $C$DW$L$_int_to_uint16_t$8$B:
026fed: ed00bf           MOV dbl(@#00h),XAR3
026ff0: a40e             MOV @#07h,T0
026ff2: 5040             SFTL T0,#1
026ff4: ed1408           MOV dbl(@#0ah),AC0
026ff7: ed6b14           SUB AC0,dbl(*AR3(AR0)),AC1
026ffa: 101508           SFTS AC1,#8,AC0
026ffd: ed1018_2710      MOV dbl(@#08h),AC1 || SUB AC1,AC0
027002: 6c0132c8         CALL __divli
027006: a40e             MOV @#07h,T0
027008: ed04bf           MOV dbl(@#02h),XAR3
02700b: c06b             MOV AC0,*AR3(AR0)
02700d: ed0c08           MOV dbl(@#06h),AC0
027010: 4010             ADD #1,AC0
027012: eb0c08           MOV AC0,dbl(@#06h)
027015: ed0808           MOV dbl(@#04h),AC0
027018: ed0c18           MOV dbl(@#06h),AC1
02701b: 121400           CMP AC1 < AC0, TC1
02701e: 0464c8           BCC $C$L19,TC1
027021: 6c012d27         CALL _coverage_log
027025:               $C$L20:
027025:               $C$DW$L$_int_to_uint16_t$8$E:
027025: 6c012d27         CALL _coverage_log
027029: 4e0d             AADD #13,SP
02702b: 4804             RET
02702d:               _setup_brightness_lut:
02702d: 6c012d27         CALL _coverage_log
027031: 4ef3             AADD #-13,SP
027033: eb0818           MOV AC1,dbl(@#04h)
027036: eb0408           MOV AC0,dbl(@#02h)
027039: eb0085           MOV XAR0,dbl(@#00h)
02703c: ed00bf           MOV dbl(@#00h),XAR3
02703f: ed61bf           MOV dbl(*AR3),XAR3
027042: ed00af           MOV dbl(@#00h),XAR2
027045: b46f0102         AMAR *+AR3(#0102h)
027049: eb41b5           MOV XAR3,dbl(*AR2)
02704c: 76ff0008         MOV #-256,AC0
027050: eb0c08           MOV AC0,dbl(@#06h)
027053: 76010108         MOV #257,AC0
027057: ed0c18           MOV dbl(@#06h),AC1
02705a: 121800           CMP AC1 >= AC0, TC1
02705d: 6d64009c         BCC $C$L23,TC1
027061: 6c012d27         CALL _coverage_log
027065:               $C$L21:
027065: 6c012d27         CALL _coverage_log
027069:               $C$DW$L$_setup_brightness_lut$2$B:
027069: ed0c08           MOV dbl(@#06h),AC0
02706c: 6c013169         CALL __fltlid
027070: eb1408           MOV AC0,dbl(@#0ah)
027073: ed0408           MOV dbl(@#02h),AC0
027076: 6c013169         CALL __fltlid
02707a: ed1408_1b0010    MOV dbl(@#0ah),AC0 || OR #0,AC0,AC1
027080: 6c011972         CALL __divd
027084: eb1008           MOV AC0,dbl(@#08h)
027087: ed1018           MOV dbl(@#08h),AC1
02708a: 6c01298e         CALL __mpyd
02708e: eb1008           MOV AC0,dbl(@#08h)
027091: ed0818_3d60      MOV dbl(@#04h),AC1 || MOV #6,AC0
027096: 121c00           CMP AC1 != AC0, TC1
027099: 046418           BCC $C$DW$L$_setup_brightness_lut$3$E,TC1
02709c: 6c012d27         CALL _coverage_log
0270a0:               $C$DW$L$_setup_brightness_lut$2$E:
0270a0:               $C$DW$L$_setup_brightness_lut$3$B:
0270a0: ed1008           MOV dbl(@#08h),AC0
0270a3: ed1018           MOV dbl(@#08h),AC1
0270a6: 6c01298e         CALL __mpyd
0270aa: ed1018           MOV dbl(@#08h),AC1
0270ad: 6c01298e         CALL __mpyd
0270b1: eb1008           MOV AC0,dbl(@#08h)
0270b4:               $C$DW$L$_setup_brightness_lut$3$E:
0270b4:               $C$L22:
0270b4: 6c012d27         CALL _coverage_log
0270b8:               $C$DW$L$_setup_brightness_lut$4$B:
0270b8: ed1008           MOV dbl(@#08h),AC0
0270bb: 6c013512         CALL __negd
0270bf: 6c0127d8         CALL _exp
0270c3: 1a0010           OR #0,AC0,AC1
0270c6: ed31080284a8     MOV dbl(*(#0284a8h)),AC0
0270cc: 6c01298e         CALL __mpyd
0270d0: eb1008           MOV AC0,dbl(@#08h)
0270d3: 6c013496         CALL __fixdu
0270d7: ed00bf           MOV dbl(@#00h),XAR3
0270da: a40e_2349        MOV @#07h,T0 || MOV T0,AR1
0270de: ed61bf           MOV dbl(*AR3),XAR3
0270e1: c96b             MOV AR1,*AR3(AR0)
0270e3: ed0c08           MOV dbl(@#06h),AC0
0270e6: 4010             ADD #1,AC0
0270e8: eb0c08           MOV AC0,dbl(@#06h)
0270eb: 76010108         MOV #257,AC0
0270ef: ed0c18           MOV dbl(@#06h),AC1
0270f2: 121400           CMP AC1 < AC0, TC1
0270f5: 6d64ff6c         BCC $C$L21,TC1
0270f9: 6c012d27         CALL _coverage_log
0270fd:               $C$L23:
0270fd:               $C$DW$L$_setup_brightness_lut$4$E:
0270fd: 6c012d27         CALL _coverage_log
027101: 4e0d             AADD #13,SP
027103: 4804             RET
027105:               _corner_draw:
027105: 6c012d27         CALL _coverage_log
027109: 4ef3             AADD #-13,SP
02710b: eb0c18           MOV AC1,dbl(@#06h)
02710e: eb0808           MOV AC0,dbl(@#04h)
027111: eb0495           MOV XAR1,dbl(@#02h)
027114: eb0085           MOV XAR0,dbl(@#00h)
027117: 3c00             MOV #0,AC0
027119: eb1408           MOV AC0,dbl(@#0ah)
02711c: ed04bf           MOV dbl(@#02h),XAR3
02711f: f8160600         MPYMK @#0bh,#6,AC0
027123: 2209             MOV AC0,AR1
027125: 1490b0           AADD AR1,AR3
027128: f0750007         CMP *(AR3-T1) == #7, TC1
02712c: 6d64012f         BCC $C$L27,TC1
027130: 6c012d27         CALL _coverage_log
027134:               $C$L24:
027134: 6c012d27         CALL _coverage_log
027138:               $C$DW$L$_corner_draw$2$B:
027138: ed0c08           MOV dbl(@#06h),AC0
02713b: 6d1000c7         BCC $C$DW$L$_corner_draw$3$E,AC0 != #0
02713f: 6c012d27         CALL _coverage_log
027143:               $C$DW$L$_corner_draw$2$E:
027143:               $C$DW$L$_corner_draw$3$B:
027143: ed04bf           MOV dbl(@#02h),XAR3
027146: f8160600         MPYMK @#0bh,#6,AC0
02714a: 2209             MOV AC0,AR1
02714c: 1490b0           AADD AR1,AR3
02714f: a973             MOV *(AR3+T1),AR1
027151: ed0818_4319      MOV dbl(@#04h),AC1 || SUB #1,AR1
027156: 6c0134dc_2390    CALL I$$LMPY || MOV AR1,AC0
02715c: 2209             MOV AC0,AR1
02715e: ed04af           MOV dbl(@#02h),XAR2
027161: ed00bf           MOV dbl(@#00h),XAR3
027164: f8160600         MPYMK @#0bh,#6,AC0
027168: 2204             MOV AC0,T0
02716a: 8a4bb91890       MOV *AR2(AR0),AR1 || AADD AR1,AR3
02716f: 1490b0           AADD AR1,AR3
027172: b465             AMAR *AR3-
027174: eb10b5           MOV XAR3,dbl(@#08h)
027177: ed10af           MOV dbl(@#08h),XAR2
02717a: b463             AMAR *AR3+
02717c: eb10b5           MOV XAR3,dbl(@#08h)
02717f: fb4100ff         MOV #255,*AR2
027183: ed10af           MOV dbl(@#08h),XAR2
027186: ec41be           AMAR *AR2,XAR3
027189: b463             AMAR *AR3+
02718b: eb10b5           MOV XAR3,dbl(@#08h)
02718e: fb4100ff         MOV #255,*AR2
027192: ed10bf           MOV dbl(@#08h),XAR3
027195: fb6100ff         MOV #255,*AR3
027199: ed10bf           MOV dbl(@#08h),XAR3
02719c: ed0808           MOV dbl(@#04h),AC0
02719f: 4220             SUB #2,AC0
0271a1: 2209             MOV AC0,AR1
0271a3: 8e10bb10b590     MOV XAR3,dbl(@#08h) || AADD AR1,AR3
0271a9: ed10af           MOV dbl(@#08h),XAR2
0271ac: b463             AMAR *AR3+
0271ae: eb10b5           MOV XAR3,dbl(@#08h)
0271b1: fb4100ff         MOV #255,*AR2
0271b5: ed10af           MOV dbl(@#08h),XAR2
0271b8: ec41be           AMAR *AR2,XAR3
0271bb: b463             AMAR *AR3+
0271bd: eb10b5           MOV XAR3,dbl(@#08h)
0271c0: e64100           MOV #0,*AR2
0271c3: ed10bf           MOV dbl(@#08h),XAR3
0271c6: fb6100ff         MOV #255,*AR3
0271ca: ed10bf           MOV dbl(@#08h),XAR3
0271cd: ed0808           MOV dbl(@#04h),AC0
0271d0: 4220             SUB #2,AC0
0271d2: 2209             MOV AC0,AR1
0271d4: 8e10bb10b590     MOV XAR3,dbl(@#08h) || AADD AR1,AR3
0271da: ed10af           MOV dbl(@#08h),XAR2
0271dd: b463             AMAR *AR3+
0271df: eb10b5           MOV XAR3,dbl(@#08h)
0271e2: fb4100ff         MOV #255,*AR2
0271e6: ed10af           MOV dbl(@#08h),XAR2
0271e9: ec41be           AMAR *AR2,XAR3
0271ec: b463             AMAR *AR3+
0271ee: eb10b5           MOV XAR3,dbl(@#08h)
0271f1: fb4100ff         MOV #255,*AR2
0271f5: ed10bf           MOV dbl(@#08h),XAR3
0271f8: fb6100ff         MOV #255,*AR3
0271fc: ed1408           MOV dbl(@#0ah),AC0
0271ff: 4010             ADD #1,AC0
027201: eb1408           MOV AC0,dbl(@#0ah)
027204: 4a3d             B $C$DW$L$_corner_draw$4$E
027206:               $C$DW$L$_corner_draw$3$E:
027206:               $C$L25:
027206: 6c012d27         CALL _coverage_log
02720a:               $C$DW$L$_corner_draw$4$B:
02720a: ed04bf           MOV dbl(@#02h),XAR3
02720d: f8160600         MPYMK @#0bh,#6,AC0
027211: 2209             MOV AC0,AR1
027213: 8e08bd181890     MOV dbl(@#04h),AC1 || AADD AR1,AR3
027219: a073             MOV *(AR3+T1),AC0
02721b: 6c0134dc         CALL I$$LMPY
02721f: 2209             MOV AC0,AR1
027221: ed04af           MOV dbl(@#02h),XAR2
027224: ed00bf           MOV dbl(@#00h),XAR3
027227: f8160600         MPYMK @#0bh,#6,AC0
02722b: 2204             MOV AC0,T0
02722d: 8a4bb91890       MOV *AR2(AR0),AR1 || AADD AR1,AR3
027232: 8e10bb10b590     MOV XAR3,dbl(@#08h) || AADD AR1,AR3
027238: e66100           MOV #0,*AR3
02723b: ed1408           MOV dbl(@#0ah),AC0
02723e: 4010             ADD #1,AC0
027240: eb1408           MOV AC0,dbl(@#0ah)
027243:               $C$DW$L$_corner_draw$4$E:
027243:               $C$L26:
027243: 6c012d27         CALL _coverage_log
027247:               $C$DW$L$_corner_draw$5$B:
027247: ed04bf           MOV dbl(@#02h),XAR3
02724a: f8160600         MPYMK @#0bh,#6,AC0
02724e: 2209             MOV AC0,AR1
027250: 1490b0           AADD AR1,AR3
027253: f0750007         CMP *(AR3-T1) == #7, TC1
027257: 6d74fed9         BCC $C$L24,!TC1
02725b: 6c012d27         CALL _coverage_log
02725f:               $C$L27:
02725f:               $C$DW$L$_corner_draw$5$E:
02725f: 6c012d27         CALL _coverage_log
027263: 4e0d             AADD #13,SP
027265: 4804             RET
027267:               _susan_corners_quick:
027267: 6c012d27         CALL _coverage_log
02726b: 4ee3             AADD #-29,SP
02726d: eb1828           MOV AC2,dbl(@#0ch)
027270: eb1418           MOV AC1,dbl(@#0ah)
027273: eb10b5           MOV XAR3,dbl(@#08h)
027276: eb0c08           MOV AC0,dbl(@#06h)
027279: eb08a5           MOV XAR2,dbl(@#04h)
02727c: eb0495           MOV XAR1,dbl(@#02h)
02727f: eb0085           MOV XAR0,dbl(@#00h)
027282: ed1408           MOV dbl(@#0ah),AC0
027285: ed1818           MOV dbl(@#0ch),AC1
027288: 6c0134dc         CALL I$$LMPY
02728c: ed048f           MOV dbl(@#02h),XAR0
02728f: 4450_3d04        SFTS AC0,#1 || MOV #0,T0
027293: 6c013501_2305    CALL _memset || MOV AC0,T1
027299: 3c70             MOV #7,AC0
02729b: eb2808           MOV AC0,dbl(@#14h)
02729e: ed1808           MOV dbl(@#0ch),AC0
0272a1: ed2818_4370      MOV dbl(@#14h),AC1 || SUB #7,AC0
0272a6: 121800           CMP AC1 >= AC0, TC1
0272a9: 6d640579         BCC $C$DW$L$_susan_corners_quick$24$E,TC1
0272ad: 6c012d27         CALL _coverage_log
0272b1:               $C$L28:
0272b1: 6c012d27         CALL _coverage_log
0272b5:               $C$DW$L$_susan_corners_quick$2$B:
0272b5: 3c70             MOV #7,AC0
0272b7: eb2c08           MOV AC0,dbl(@#16h)
0272ba: ed1408           MOV dbl(@#0ah),AC0
0272bd: ed2c18_4370      MOV dbl(@#16h),AC1 || SUB #7,AC0
0272c2: 121800           CMP AC1 >= AC0, TC1
0272c5: 6d64053e         BCC $C$DW$L$_susan_corners_quick$23$E,TC1
0272c9: 6c012d27         CALL _coverage_log
0272cd:               $C$DW$L$_susan_corners_quick$2$E:
0272cd:               $C$L29:
0272cd: 6c012d27         CALL _coverage_log
0272d1:               $C$DW$L$_susan_corners_quick$3$B:
0272d1: 76006408         MOV #100,AC0
0272d5: eb1c08           MOV AC0,dbl(@#0eh)
0272d8: ed1418_3d30      MOV dbl(@#0ah),AC1 || MOV #3,AC0
0272dd: ed2804           SUB AC0,dbl(@#14h),AC0
0272e0: 6c0134dc         CALL I$$LMPY
0272e4: 2209             MOV AC0,AR1
0272e6: ed00bf           MOV dbl(@#00h),XAR3
0272e9: 8a2eb91890       MOV @#17h,AR1 || AADD AR1,AR3
0272ee: 1490b0           AADD AR1,AR3
0272f1: b465             AMAR *AR3-
0272f3: eb30b5           MOV XAR3,dbl(@#18h)
0272f6: ed2808           MOV dbl(@#14h),AC0
0272f9: ed1418           MOV dbl(@#0ah),AC1
0272fc: 6c0134dc         CALL I$$LMPY
027300: ed00bf           MOV dbl(@#00h),XAR3
027303: ed2c00           ADD dbl(@#16h),AC0,AC0
027306: 2204             MOV AC0,T0
027308: a96b             MOV *AR3(AR0),AR1
02730a: ed08bf           MOV dbl(@#04h),XAR3
02730d: 8e34bb10b590     MOV XAR3,dbl(@#1ah) || AADD AR1,AR3
027313: ed30bf           MOV dbl(@#18h),XAR3
027316: a963             MOV *AR3+,AR1
027318: eb30b5           MOV XAR3,dbl(@#18h)
02731b: ed34bf           MOV dbl(@#1ah),XAR3
02731e: 1490b2           ASUB AR1,AR3
027321: df6105           MOV uns(*AR3),AC0
027324: ed1c00           ADD dbl(@#0eh),AC0,AC0
027327: eb1c08           MOV AC0,dbl(@#0eh)
02732a: ed30bf           MOV dbl(@#18h),XAR3
02732d: a963             MOV *AR3+,AR1
02732f: eb30b5           MOV XAR3,dbl(@#18h)
027332: ed34bf           MOV dbl(@#1ah),XAR3
027335: 1490b2           ASUB AR1,AR3
027338: df6105           MOV uns(*AR3),AC0
02733b: ed1c00           ADD dbl(@#0eh),AC0,AC0
02733e: eb1c08           MOV AC0,dbl(@#0eh)
027341: ed30bf           MOV dbl(@#18h),XAR3
027344: a961             MOV *AR3,AR1
027346: ed34bf           MOV dbl(@#1ah),XAR3
027349: 1490b2           ASUB AR1,AR3
02734c: df6105           MOV uns(*AR3),AC0
02734f: ed1c00           ADD dbl(@#0eh),AC0,AC0
027352: eb1c08           MOV AC0,dbl(@#0eh)
027355: ed30bf           MOV dbl(@#18h),XAR3
027358: ed1408           MOV dbl(@#0ah),AC0
02735b: 4230             SUB #3,AC0
02735d: 2209             MOV AC0,AR1
02735f: 8e30bb10b590     MOV XAR3,dbl(@#18h) || AADD AR1,AR3
027365: a963             MOV *AR3+,AR1
027367: eb30b5           MOV XAR3,dbl(@#18h)
02736a: ed34bf           MOV dbl(@#1ah),XAR3
02736d: 1490b2           ASUB AR1,AR3
027370: df6105           MOV uns(*AR3),AC0
027373: ed1c00           ADD dbl(@#0eh),AC0,AC0
027376: eb1c08           MOV AC0,dbl(@#0eh)
027379: ed30bf           MOV dbl(@#18h),XAR3
02737c: a963             MOV *AR3+,AR1
02737e: eb30b5           MOV XAR3,dbl(@#18h)
027381: ed34bf           MOV dbl(@#1ah),XAR3
027384: 1490b2           ASUB AR1,AR3
027387: df6105           MOV uns(*AR3),AC0
02738a: ed1c00           ADD dbl(@#0eh),AC0,AC0
02738d: eb1c08           MOV AC0,dbl(@#0eh)
027390: ed30bf           MOV dbl(@#18h),XAR3
027393: a963             MOV *AR3+,AR1
027395: eb30b5           MOV XAR3,dbl(@#18h)
027398: ed34bf           MOV dbl(@#1ah),XAR3
02739b: 1490b2           ASUB AR1,AR3
02739e: df6105           MOV uns(*AR3),AC0
0273a1: ed1c00           ADD dbl(@#0eh),AC0,AC0
0273a4: eb1c08           MOV AC0,dbl(@#0eh)
0273a7: ed30bf           MOV dbl(@#18h),XAR3
0273aa: a963             MOV *AR3+,AR1
0273ac: eb30b5           MOV XAR3,dbl(@#18h)
0273af: ed34bf           MOV dbl(@#1ah),XAR3
0273b2: 1490b2           ASUB AR1,AR3
0273b5: df6105           MOV uns(*AR3),AC0
0273b8: ed1c00           ADD dbl(@#0eh),AC0,AC0
0273bb: eb1c08           MOV AC0,dbl(@#0eh)
0273be: ed30bf           MOV dbl(@#18h),XAR3
0273c1: a961             MOV *AR3,AR1
0273c3: ed34bf           MOV dbl(@#1ah),XAR3
0273c6: 1490b2           ASUB AR1,AR3
0273c9: df6105           MOV uns(*AR3),AC0
0273cc: ed1c00           ADD dbl(@#0eh),AC0,AC0
0273cf: eb1c08           MOV AC0,dbl(@#0eh)
0273d2: ed30bf           MOV dbl(@#18h),XAR3
0273d5: ed1408           MOV dbl(@#0ah),AC0
0273d8: 4250             SUB #5,AC0
0273da: 2209             MOV AC0,AR1
0273dc: 8e30bb10b590     MOV XAR3,dbl(@#18h) || AADD AR1,AR3
0273e2: a963             MOV *AR3+,AR1
0273e4: eb30b5           MOV XAR3,dbl(@#18h)
0273e7: ed34bf           MOV dbl(@#1ah),XAR3
0273ea: 1490b2           ASUB AR1,AR3
0273ed: df6105           MOV uns(*AR3),AC0
0273f0: ed1c00           ADD dbl(@#0eh),AC0,AC0
0273f3: eb1c08           MOV AC0,dbl(@#0eh)
0273f6: ed30bf           MOV dbl(@#18h),XAR3
0273f9: a963             MOV *AR3+,AR1
0273fb: eb30b5           MOV XAR3,dbl(@#18h)
0273fe: ed34bf           MOV dbl(@#1ah),XAR3
027401: 1490b2           ASUB AR1,AR3
027404: df6105           MOV uns(*AR3),AC0
027407: ed1c00           ADD dbl(@#0eh),AC0,AC0
02740a: eb1c08           MOV AC0,dbl(@#0eh)
02740d: ed30bf           MOV dbl(@#18h),XAR3
027410: a963             MOV *AR3+,AR1
027412: eb30b5           MOV XAR3,dbl(@#18h)
027415: ed34bf           MOV dbl(@#1ah),XAR3
027418: 1490b2           ASUB AR1,AR3
02741b: df6105           MOV uns(*AR3),AC0
02741e: ed1c00           ADD dbl(@#0eh),AC0,AC0
027421: eb1c08           MOV AC0,dbl(@#0eh)
027424: ed30bf           MOV dbl(@#18h),XAR3
027427: a963             MOV *AR3+,AR1
027429: eb30b5           MOV XAR3,dbl(@#18h)
02742c: ed34bf           MOV dbl(@#1ah),XAR3
02742f: 1490b2           ASUB AR1,AR3
027432: df6105           MOV uns(*AR3),AC0
027435: ed1c00           ADD dbl(@#0eh),AC0,AC0
027438: eb1c08           MOV AC0,dbl(@#0eh)
02743b: ed30bf           MOV dbl(@#18h),XAR3
02743e: a963             MOV *AR3+,AR1
027440: eb30b5           MOV XAR3,dbl(@#18h)
027443: ed34bf           MOV dbl(@#1ah),XAR3
027446: 1490b2           ASUB AR1,AR3
027449: df6105           MOV uns(*AR3),AC0
02744c: ed1c00           ADD dbl(@#0eh),AC0,AC0
02744f: eb1c08           MOV AC0,dbl(@#0eh)
027452: ed30bf           MOV dbl(@#18h),XAR3
027455: a963             MOV *AR3+,AR1
027457: eb30b5           MOV XAR3,dbl(@#18h)
02745a: ed34bf           MOV dbl(@#1ah),XAR3
02745d: 1490b2           ASUB AR1,AR3
027460: df6105           MOV uns(*AR3),AC0
027463: ed1c00           ADD dbl(@#0eh),AC0,AC0
027466: eb1c08           MOV AC0,dbl(@#0eh)
027469: ed30bf           MOV dbl(@#18h),XAR3
02746c: a961             MOV *AR3,AR1
02746e: ed34bf           MOV dbl(@#1ah),XAR3
027471: 1490b2           ASUB AR1,AR3
027474: df6105           MOV uns(*AR3),AC0
027477: ed1c00           ADD dbl(@#0eh),AC0,AC0
02747a: eb1c08           MOV AC0,dbl(@#0eh)
02747d: ed30bf           MOV dbl(@#18h),XAR3
027480: ed1408           MOV dbl(@#0ah),AC0
027483: 4260             SUB #6,AC0
027485: 2209             MOV AC0,AR1
027487: 8e30bb10b590     MOV XAR3,dbl(@#18h) || AADD AR1,AR3
02748d: a963             MOV *AR3+,AR1
02748f: eb30b5           MOV XAR3,dbl(@#18h)
027492: ed34bf           MOV dbl(@#1ah),XAR3
027495: 1490b2           ASUB AR1,AR3
027498: df6105           MOV uns(*AR3),AC0
02749b: ed1c00           ADD dbl(@#0eh),AC0,AC0
02749e: eb1c08           MOV AC0,dbl(@#0eh)
0274a1: ed30bf           MOV dbl(@#18h),XAR3
0274a4: a963             MOV *AR3+,AR1
0274a6: eb30b5           MOV XAR3,dbl(@#18h)
0274a9: ed34bf           MOV dbl(@#1ah),XAR3
0274ac: 1490b2           ASUB AR1,AR3
0274af: df6105           MOV uns(*AR3),AC0
0274b2: ed1c00           ADD dbl(@#0eh),AC0,AC0
0274b5: eb1c08           MOV AC0,dbl(@#0eh)
0274b8: ed30bf           MOV dbl(@#18h),XAR3
0274bb: a961             MOV *AR3,AR1
0274bd: ed34bf           MOV dbl(@#1ah),XAR3
0274c0: 1490b2           ASUB AR1,AR3
0274c3: df6105           MOV uns(*AR3),AC0
0274c6: ed1c00           ADD dbl(@#0eh),AC0,AC0
0274c9: eb1c08           MOV AC0,dbl(@#0eh)
0274cc: ed0c08           MOV dbl(@#06h),AC0
0274cf: ed1c18           MOV dbl(@#0eh),AC1
0274d2: 121800           CMP AC1 >= AC0, TC1
0274d5: 6d64030f         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0274d9: 6c012d27         CALL _coverage_log
0274dd:               $C$DW$L$_susan_corners_quick$3$E:
0274dd:               $C$DW$L$_susan_corners_quick$4$B:
0274dd: ed30bf           MOV dbl(@#18h),XAR3
0274e0: 8e30bb14b502     MOV XAR3,dbl(@#18h) || AADD #2,AR3
0274e6: a963             MOV *AR3+,AR1
0274e8: eb30b5           MOV XAR3,dbl(@#18h)
0274eb: ed34bf           MOV dbl(@#1ah),XAR3
0274ee: 1490b2           ASUB AR1,AR3
0274f1: df6105           MOV uns(*AR3),AC0
0274f4: ed1c00           ADD dbl(@#0eh),AC0,AC0
0274f7: eb1c08           MOV AC0,dbl(@#0eh)
0274fa: ed1c18           MOV dbl(@#0eh),AC1
0274fd: ed0c08           MOV dbl(@#06h),AC0
027500: 121800           CMP AC1 >= AC0, TC1
027503: 6d6402e1         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027507: 6c012d27         CALL _coverage_log
02750b:               $C$DW$L$_susan_corners_quick$4$E:
02750b:               $C$DW$L$_susan_corners_quick$5$B:
02750b: ed30bf           MOV dbl(@#18h),XAR3
02750e: a963             MOV *AR3+,AR1
027510: eb30b5           MOV XAR3,dbl(@#18h)
027513: ed34bf           MOV dbl(@#1ah),XAR3
027516: 1490b2           ASUB AR1,AR3
027519: df6105           MOV uns(*AR3),AC0
02751c: ed1c00           ADD dbl(@#0eh),AC0,AC0
02751f: eb1c08           MOV AC0,dbl(@#0eh)
027522: ed1c18           MOV dbl(@#0eh),AC1
027525: ed0c08           MOV dbl(@#06h),AC0
027528: 121800           CMP AC1 >= AC0, TC1
02752b: 6d6402b9         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
02752f: 6c012d27         CALL _coverage_log
027533:               $C$DW$L$_susan_corners_quick$5$E:
027533:               $C$DW$L$_susan_corners_quick$6$B:
027533: ed30bf           MOV dbl(@#18h),XAR3
027536: a961             MOV *AR3,AR1
027538: ed34bf           MOV dbl(@#1ah),XAR3
02753b: 1490b2           ASUB AR1,AR3
02753e: df6105           MOV uns(*AR3),AC0
027541: ed1c00           ADD dbl(@#0eh),AC0,AC0
027544: eb1c08           MOV AC0,dbl(@#0eh)
027547: ed1c18           MOV dbl(@#0eh),AC1
02754a: ed0c08           MOV dbl(@#06h),AC0
02754d: 121800           CMP AC1 >= AC0, TC1
027550: 6d640294         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027554: 6c012d27         CALL _coverage_log
027558:               $C$DW$L$_susan_corners_quick$6$E:
027558:               $C$DW$L$_susan_corners_quick$7$B:
027558: ed30bf           MOV dbl(@#18h),XAR3
02755b: ed1408           MOV dbl(@#0ah),AC0
02755e: 4260             SUB #6,AC0
027560: 2209             MOV AC0,AR1
027562: 8e30bb10b590     MOV XAR3,dbl(@#18h) || AADD AR1,AR3
027568: a963             MOV *AR3+,AR1
02756a: eb30b5           MOV XAR3,dbl(@#18h)
02756d: ed34bf           MOV dbl(@#1ah),XAR3
027570: 1490b2           ASUB AR1,AR3
027573: df6105           MOV uns(*AR3),AC0
027576: ed1c00           ADD dbl(@#0eh),AC0,AC0
027579: eb1c08           MOV AC0,dbl(@#0eh)
02757c: ed1c18           MOV dbl(@#0eh),AC1
02757f: ed0c08           MOV dbl(@#06h),AC0
027582: 121800           CMP AC1 >= AC0, TC1
027585: 6d64025f         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027589: 6c012d27         CALL _coverage_log
02758d:               $C$DW$L$_susan_corners_quick$7$E:
02758d:               $C$DW$L$_susan_corners_quick$8$B:
02758d: ed30bf           MOV dbl(@#18h),XAR3
027590: a963             MOV *AR3+,AR1
027592: eb30b5           MOV XAR3,dbl(@#18h)
027595: ed34bf           MOV dbl(@#1ah),XAR3
027598: 1490b2           ASUB AR1,AR3
02759b: df6105           MOV uns(*AR3),AC0
02759e: ed1c00           ADD dbl(@#0eh),AC0,AC0
0275a1: eb1c08           MOV AC0,dbl(@#0eh)
0275a4: ed1c18           MOV dbl(@#0eh),AC1
0275a7: ed0c08           MOV dbl(@#06h),AC0
0275aa: 121800           CMP AC1 >= AC0, TC1
0275ad: 6d640237         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0275b1: 6c012d27         CALL _coverage_log
0275b5:               $C$DW$L$_susan_corners_quick$8$E:
0275b5:               $C$DW$L$_susan_corners_quick$9$B:
0275b5: ed30bf           MOV dbl(@#18h),XAR3
0275b8: a963             MOV *AR3+,AR1
0275ba: eb30b5           MOV XAR3,dbl(@#18h)
0275bd: ed34bf           MOV dbl(@#1ah),XAR3
0275c0: 1490b2           ASUB AR1,AR3
0275c3: df6105           MOV uns(*AR3),AC0
0275c6: ed1c00           ADD dbl(@#0eh),AC0,AC0
0275c9: eb1c08           MOV AC0,dbl(@#0eh)
0275cc: ed1c18           MOV dbl(@#0eh),AC1
0275cf: ed0c08           MOV dbl(@#06h),AC0
0275d2: 121800           CMP AC1 >= AC0, TC1
0275d5: 6d64020f         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0275d9: 6c012d27         CALL _coverage_log
0275dd:               $C$DW$L$_susan_corners_quick$9$E:
0275dd:               $C$DW$L$_susan_corners_quick$10$B:
0275dd: ed30bf           MOV dbl(@#18h),XAR3
0275e0: a963             MOV *AR3+,AR1
0275e2: eb30b5           MOV XAR3,dbl(@#18h)
0275e5: ed34bf           MOV dbl(@#1ah),XAR3
0275e8: 1490b2           ASUB AR1,AR3
0275eb: df6105           MOV uns(*AR3),AC0
0275ee: ed1c00           ADD dbl(@#0eh),AC0,AC0
0275f1: eb1c08           MOV AC0,dbl(@#0eh)
0275f4: ed1c18           MOV dbl(@#0eh),AC1
0275f7: ed0c08           MOV dbl(@#06h),AC0
0275fa: 121800           CMP AC1 >= AC0, TC1
0275fd: 6d6401e7         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027601: 6c012d27         CALL _coverage_log
027605:               $C$DW$L$_susan_corners_quick$10$E:
027605:               $C$DW$L$_susan_corners_quick$11$B:
027605: ed30bf           MOV dbl(@#18h),XAR3
027608: a963             MOV *AR3+,AR1
02760a: eb30b5           MOV XAR3,dbl(@#18h)
02760d: ed34bf           MOV dbl(@#1ah),XAR3
027610: 1490b2           ASUB AR1,AR3
027613: df6105           MOV uns(*AR3),AC0
027616: ed1c00           ADD dbl(@#0eh),AC0,AC0
027619: eb1c08           MOV AC0,dbl(@#0eh)
02761c: ed1c18           MOV dbl(@#0eh),AC1
02761f: ed0c08           MOV dbl(@#06h),AC0
027622: 121800           CMP AC1 >= AC0, TC1
027625: 6d6401bf         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027629: 6c012d27         CALL _coverage_log
02762d:               $C$DW$L$_susan_corners_quick$11$E:
02762d:               $C$DW$L$_susan_corners_quick$12$B:
02762d: ed30bf           MOV dbl(@#18h),XAR3
027630: a963             MOV *AR3+,AR1
027632: eb30b5           MOV XAR3,dbl(@#18h)
027635: ed34bf           MOV dbl(@#1ah),XAR3
027638: 1490b2           ASUB AR1,AR3
02763b: df6105           MOV uns(*AR3),AC0
02763e: ed1c00           ADD dbl(@#0eh),AC0,AC0
027641: eb1c08           MOV AC0,dbl(@#0eh)
027644: ed1c18           MOV dbl(@#0eh),AC1
027647: ed0c08           MOV dbl(@#06h),AC0
02764a: 121800           CMP AC1 >= AC0, TC1
02764d: 6d640197         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027651: 6c012d27         CALL _coverage_log
027655:               $C$DW$L$_susan_corners_quick$12$E:
027655:               $C$DW$L$_susan_corners_quick$13$B:
027655: ed30bf           MOV dbl(@#18h),XAR3
027658: a961             MOV *AR3,AR1
02765a: ed34bf           MOV dbl(@#1ah),XAR3
02765d: 1490b2           ASUB AR1,AR3
027660: df6105           MOV uns(*AR3),AC0
027663: ed1c00           ADD dbl(@#0eh),AC0,AC0
027666: eb1c08           MOV AC0,dbl(@#0eh)
027669: ed1c18           MOV dbl(@#0eh),AC1
02766c: ed0c08           MOV dbl(@#06h),AC0
02766f: 121800           CMP AC1 >= AC0, TC1
027672: 6d640172         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027676: 6c012d27         CALL _coverage_log
02767a:               $C$DW$L$_susan_corners_quick$13$E:
02767a:               $C$DW$L$_susan_corners_quick$14$B:
02767a: ed30bf           MOV dbl(@#18h),XAR3
02767d: ed1408           MOV dbl(@#0ah),AC0
027680: 4250             SUB #5,AC0
027682: 2209             MOV AC0,AR1
027684: 8e30bb10b590     MOV XAR3,dbl(@#18h) || AADD AR1,AR3
02768a: a963             MOV *AR3+,AR1
02768c: eb30b5           MOV XAR3,dbl(@#18h)
02768f: ed34bf           MOV dbl(@#1ah),XAR3
027692: 1490b2           ASUB AR1,AR3
027695: df6105           MOV uns(*AR3),AC0
027698: ed1c00           ADD dbl(@#0eh),AC0,AC0
02769b: eb1c08           MOV AC0,dbl(@#0eh)
02769e: ed1c18           MOV dbl(@#0eh),AC1
0276a1: ed0c08           MOV dbl(@#06h),AC0
0276a4: 121800           CMP AC1 >= AC0, TC1
0276a7: 6d64013d         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0276ab: 6c012d27         CALL _coverage_log
0276af:               $C$DW$L$_susan_corners_quick$14$E:
0276af:               $C$DW$L$_susan_corners_quick$15$B:
0276af: ed30bf           MOV dbl(@#18h),XAR3
0276b2: a963             MOV *AR3+,AR1
0276b4: eb30b5           MOV XAR3,dbl(@#18h)
0276b7: ed34bf           MOV dbl(@#1ah),XAR3
0276ba: 1490b2           ASUB AR1,AR3
0276bd: df6105           MOV uns(*AR3),AC0
0276c0: ed1c00           ADD dbl(@#0eh),AC0,AC0
0276c3: eb1c08           MOV AC0,dbl(@#0eh)
0276c6: ed1c18           MOV dbl(@#0eh),AC1
0276c9: ed0c08           MOV dbl(@#06h),AC0
0276cc: 121800           CMP AC1 >= AC0, TC1
0276cf: 6d640115         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0276d3: 6c012d27         CALL _coverage_log
0276d7:               $C$DW$L$_susan_corners_quick$15$E:
0276d7:               $C$DW$L$_susan_corners_quick$16$B:
0276d7: ed30bf           MOV dbl(@#18h),XAR3
0276da: a963             MOV *AR3+,AR1
0276dc: eb30b5           MOV XAR3,dbl(@#18h)
0276df: ed34bf           MOV dbl(@#1ah),XAR3
0276e2: 1490b2           ASUB AR1,AR3
0276e5: df6105           MOV uns(*AR3),AC0
0276e8: ed1c00           ADD dbl(@#0eh),AC0,AC0
0276eb: eb1c08           MOV AC0,dbl(@#0eh)
0276ee: ed1c18           MOV dbl(@#0eh),AC1
0276f1: ed0c08           MOV dbl(@#06h),AC0
0276f4: 121800           CMP AC1 >= AC0, TC1
0276f7: 6d6400ed         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0276fb: 6c012d27         CALL _coverage_log
0276ff:               $C$DW$L$_susan_corners_quick$16$E:
0276ff:               $C$DW$L$_susan_corners_quick$17$B:
0276ff: ed30bf           MOV dbl(@#18h),XAR3
027702: a963             MOV *AR3+,AR1
027704: eb30b5           MOV XAR3,dbl(@#18h)
027707: ed34bf           MOV dbl(@#1ah),XAR3
02770a: 1490b2           ASUB AR1,AR3
02770d: df6105           MOV uns(*AR3),AC0
027710: ed1c00           ADD dbl(@#0eh),AC0,AC0
027713: eb1c08           MOV AC0,dbl(@#0eh)
027716: ed1c18           MOV dbl(@#0eh),AC1
027719: ed0c08           MOV dbl(@#06h),AC0
02771c: 121800           CMP AC1 >= AC0, TC1
02771f: 6d6400c5         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027723: 6c012d27         CALL _coverage_log
027727:               $C$DW$L$_susan_corners_quick$17$E:
027727:               $C$DW$L$_susan_corners_quick$18$B:
027727: ed30bf           MOV dbl(@#18h),XAR3
02772a: a961             MOV *AR3,AR1
02772c: ed34bf           MOV dbl(@#1ah),XAR3
02772f: 1490b2           ASUB AR1,AR3
027732: df6105           MOV uns(*AR3),AC0
027735: ed1c00           ADD dbl(@#0eh),AC0,AC0
027738: eb1c08           MOV AC0,dbl(@#0eh)
02773b: ed1c18           MOV dbl(@#0eh),AC1
02773e: ed0c08           MOV dbl(@#06h),AC0
027741: 121800           CMP AC1 >= AC0, TC1
027744: 6d6400a0         BCC $C$DW$L$_susan_corners_quick$22$E,TC1
027748: 6c012d27         CALL _coverage_log
02774c:               $C$DW$L$_susan_corners_quick$18$E:
02774c:               $C$DW$L$_susan_corners_quick$19$B:
02774c: ed30bf           MOV dbl(@#18h),XAR3
02774f: ed1408           MOV dbl(@#0ah),AC0
027752: 4230             SUB #3,AC0
027754: 2209             MOV AC0,AR1
027756: 8e30bb10b590     MOV XAR3,dbl(@#18h) || AADD AR1,AR3
02775c: a963             MOV *AR3+,AR1
02775e: eb30b5           MOV XAR3,dbl(@#18h)
027761: ed34bf           MOV dbl(@#1ah),XAR3
027764: 1490b2           ASUB AR1,AR3
027767: df6105           MOV uns(*AR3),AC0
02776a: ed1c00           ADD dbl(@#0eh),AC0,AC0
02776d: eb1c08           MOV AC0,dbl(@#0eh)
027770: ed1c18           MOV dbl(@#0eh),AC1
027773: ed0c08           MOV dbl(@#06h),AC0
027776: 121800           CMP AC1 >= AC0, TC1
027779: 04646c           BCC $C$DW$L$_susan_corners_quick$22$E,TC1
02777c: 6c012d27         CALL _coverage_log
027780:               $C$DW$L$_susan_corners_quick$19$E:
027780:               $C$DW$L$_susan_corners_quick$20$B:
027780: ed30bf           MOV dbl(@#18h),XAR3
027783: a963             MOV *AR3+,AR1
027785: eb30b5           MOV XAR3,dbl(@#18h)
027788: ed34bf           MOV dbl(@#1ah),XAR3
02778b: 1490b2           ASUB AR1,AR3
02778e: df6105           MOV uns(*AR3),AC0
027791: ed1c00           ADD dbl(@#0eh),AC0,AC0
027794: eb1c08           MOV AC0,dbl(@#0eh)
027797: ed1c18           MOV dbl(@#0eh),AC1
02779a: ed0c08           MOV dbl(@#06h),AC0
02779d: 121800           CMP AC1 >= AC0, TC1
0277a0: 046445           BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0277a3: 6c012d27         CALL _coverage_log
0277a7:               $C$DW$L$_susan_corners_quick$20$E:
0277a7:               $C$DW$L$_susan_corners_quick$21$B:
0277a7: ed30bf           MOV dbl(@#18h),XAR3
0277aa: a961             MOV *AR3,AR1
0277ac: ed34bf           MOV dbl(@#1ah),XAR3
0277af: 1490b2           ASUB AR1,AR3
0277b2: df6105           MOV uns(*AR3),AC0
0277b5: ed1c00           ADD dbl(@#0eh),AC0,AC0
0277b8: eb1c08           MOV AC0,dbl(@#0eh)
0277bb: ed1c18           MOV dbl(@#0eh),AC1
0277be: ed0c08           MOV dbl(@#06h),AC0
0277c1: 121800           CMP AC1 >= AC0, TC1
0277c4: 046421           BCC $C$DW$L$_susan_corners_quick$22$E,TC1
0277c7: 6c012d27         CALL _coverage_log
0277cb:               $C$DW$L$_susan_corners_quick$21$E:
0277cb:               $C$DW$L$_susan_corners_quick$22$B:
0277cb: ed2808           MOV dbl(@#14h),AC0
0277ce: ed1418           MOV dbl(@#0ah),AC1
0277d1: 6c0134dc         CALL I$$LMPY
0277d5: ed04bf           MOV dbl(@#02h),XAR3
0277d8: ed2c00           ADD dbl(@#16h),AC0,AC0
0277db: 2204             MOV AC0,T0
0277dd: 5040             SFTL T0,#1
0277df: ed1c08           MOV dbl(@#0eh),AC0
0277e2: ed0c04           SUB AC0,dbl(@#06h),AC0
0277e5: eb6b08           MOV AC0,dbl(*AR3(AR0))
0277e8:               $C$DW$L$_susan_corners_quick$22$E:
0277e8:               $C$L30:
0277e8: 6c012d27         CALL _coverage_log
0277ec:               $C$DW$L$_susan_corners_quick$23$B:
0277ec: ed2c08           MOV dbl(@#16h),AC0
0277ef: 4010             ADD #1,AC0
0277f1: eb2c08           MOV AC0,dbl(@#16h)
0277f4: ed1408           MOV dbl(@#0ah),AC0
0277f7: ed2c18_4370      MOV dbl(@#16h),AC1 || SUB #7,AC0
0277fc: 121400           CMP AC1 < AC0, TC1
0277ff: 6d64faca         BCC $C$DW$L$_susan_corners_quick$2$E,TC1
027803: 6c012d27         CALL _coverage_log
027807:               $C$DW$L$_susan_corners_quick$23$E:
027807:               $C$L31:
027807: 6c012d27         CALL _coverage_log
02780b:               $C$DW$L$_susan_corners_quick$24$B:
02780b: ed2808           MOV dbl(@#14h),AC0
02780e: 4010             ADD #1,AC0
027810: eb2808           MOV AC0,dbl(@#14h)
027813: ed1808           MOV dbl(@#0ch),AC0
027816: ed2818_4370      MOV dbl(@#14h),AC1 || SUB #7,AC0
02781b: 121400           CMP AC1 < AC0, TC1
02781e: 6d64fa8f         BCC $C$L28,TC1
027822: 6c012d27         CALL _coverage_log
027826:               $C$DW$L$_susan_corners_quick$24$E:
027826:               $C$L32:
027826: 6c012d27         CALL _coverage_log
02782a: 3c00             MOV #0,AC0
02782c: eb1c08           MOV AC0,dbl(@#0eh)
02782f: 3c70             MOV #7,AC0
027831: eb2808           MOV AC0,dbl(@#14h)
027834: ed1808           MOV dbl(@#0ch),AC0
027837: ed2818_4370      MOV dbl(@#14h),AC1 || SUB #7,AC0
02783c: 121800           CMP AC1 >= AC0, TC1
02783f: 6d640b5b         BCC $C$DW$L$_susan_corners_quick$61$E,TC1
027843: 6c012d27         CALL _coverage_log
027847:               $C$L33:
027847: 6c012d27         CALL _coverage_log
02784b:               $C$DW$L$_susan_corners_quick$26$B:
02784b: 3c70             MOV #7,AC0
02784d: eb2c08           MOV AC0,dbl(@#16h)
027850: ed1408           MOV dbl(@#0ah),AC0
027853: ed2c18_4370      MOV dbl(@#16h),AC1 || SUB #7,AC0
027858: 121800           CMP AC1 >= AC0, TC1
02785b: 6d640b20         BCC $C$DW$L$_susan_corners_quick$60$E,TC1
02785f: 6c012d27         CALL _coverage_log
027863:               $C$DW$L$_susan_corners_quick$26$E:
027863:               $C$L34:
027863: 6c012d27         CALL _coverage_log
027867:               $C$DW$L$_susan_corners_quick$27$B:
027867: ed2808           MOV dbl(@#14h),AC0
02786a: ed1418           MOV dbl(@#0ah),AC1
02786d: 6c0134dc         CALL I$$LMPY
027871: ed04bf           MOV dbl(@#02h),XAR3
027874: ed2c00           ADD dbl(@#16h),AC0,AC0
027877: 2204             MOV AC0,T0
027879: 5040             SFTL T0,#1
02787b: ed6b08           MOV dbl(*AR3(AR0)),AC0
02787e: eb2008           MOV AC0,dbl(@#10h)
027881: ed2008           MOV dbl(@#10h),AC0
027884: 6d300ad8         BCC $C$L35,AC0 <= #0
027888: 6c012d27         CALL _coverage_log
02788c:               $C$DW$L$_susan_corners_quick$27$E:
02788c:               $C$DW$L$_susan_corners_quick$28$B:
02788c: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027891: ed2804           SUB AC0,dbl(@#14h),AC0
027894: 6c0134dc         CALL I$$LMPY
027898: ed04bf           MOV dbl(@#02h),XAR3
02789b: ed2c00           ADD dbl(@#16h),AC0,AC0
02789e: 4020             ADD #2,AC0
0278a0: 2204             MOV AC0,T0
0278a2: 5040             SFTL T0,#1
0278a4: ed2018           MOV dbl(@#10h),AC1
0278a7: ed6b08           MOV dbl(*AR3(AR0)),AC0
0278aa: 120810           CMP AC0 >= AC1, TC1
0278ad: 6d640aaf         BCC $C$L35,TC1
0278b1: 6c012d27         CALL _coverage_log
0278b5:               $C$DW$L$_susan_corners_quick$28$E:
0278b5:               $C$DW$L$_susan_corners_quick$29$B:
0278b5: ed2808           MOV dbl(@#14h),AC0
0278b8: ed1418           MOV dbl(@#0ah),AC1
0278bb: 6c0134dc         CALL I$$LMPY
0278bf: ed04bf           MOV dbl(@#02h),XAR3
0278c2: ed2c00           ADD dbl(@#16h),AC0,AC0
0278c5: 4010             ADD #1,AC0
0278c7: 2204             MOV AC0,T0
0278c9: 5040             SFTL T0,#1
0278cb: ed2018           MOV dbl(@#10h),AC1
0278ce: ed6b08           MOV dbl(*AR3(AR0)),AC0
0278d1: 120810           CMP AC0 >= AC1, TC1
0278d4: 6d640a88         BCC $C$L35,TC1
0278d8: 6c012d27         CALL _coverage_log
0278dc:               $C$DW$L$_susan_corners_quick$29$E:
0278dc:               $C$DW$L$_susan_corners_quick$30$B:
0278dc: ed2808           MOV dbl(@#14h),AC0
0278df: ed1418           MOV dbl(@#0ah),AC1
0278e2: 6c0134dc         CALL I$$LMPY
0278e6: ed04bf           MOV dbl(@#02h),XAR3
0278e9: ed2c00           ADD dbl(@#16h),AC0,AC0
0278ec: 4020             ADD #2,AC0
0278ee: 2204             MOV AC0,T0
0278f0: 5040             SFTL T0,#1
0278f2: ed2018           MOV dbl(@#10h),AC1
0278f5: ed6b08           MOV dbl(*AR3(AR0)),AC0
0278f8: 120810           CMP AC0 >= AC1, TC1
0278fb: 6d640a61         BCC $C$L35,TC1
0278ff: 6c012d27         CALL _coverage_log
027903:               $C$DW$L$_susan_corners_quick$30$E:
027903:               $C$DW$L$_susan_corners_quick$31$B:
027903: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027908: ed2800           ADD dbl(@#14h),AC0,AC0
02790b: 6c0134dc         CALL I$$LMPY
02790f: ed04bf           MOV dbl(@#02h),XAR3
027912: ed2c00           ADD dbl(@#16h),AC0,AC0
027915: 4210             SUB #1,AC0
027917: 2204             MOV AC0,T0
027919: 5040             SFTL T0,#1
02791b: ed2018           MOV dbl(@#10h),AC1
02791e: ed6b08           MOV dbl(*AR3(AR0)),AC0
027921: 120810           CMP AC0 >= AC1, TC1
027924: 6d640a38         BCC $C$L35,TC1
027928: 6c012d27         CALL _coverage_log
02792c:               $C$DW$L$_susan_corners_quick$31$E:
02792c:               $C$DW$L$_susan_corners_quick$32$B:
02792c: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027931: ed2800           ADD dbl(@#14h),AC0,AC0
027934: 6c0134dc         CALL I$$LMPY
027938: ed04bf           MOV dbl(@#02h),XAR3
02793b: ed2c00           ADD dbl(@#16h),AC0,AC0
02793e: 2204             MOV AC0,T0
027940: 5040             SFTL T0,#1
027942: ed2018           MOV dbl(@#10h),AC1
027945: ed6b08           MOV dbl(*AR3(AR0)),AC0
027948: 120810           CMP AC0 >= AC1, TC1
02794b: 6d640a11         BCC $C$L35,TC1
02794f: 6c012d27         CALL _coverage_log
027953:               $C$DW$L$_susan_corners_quick$32$E:
027953:               $C$DW$L$_susan_corners_quick$33$B:
027953: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027958: ed2800           ADD dbl(@#14h),AC0,AC0
02795b: 6c0134dc         CALL I$$LMPY
02795f: ed04bf           MOV dbl(@#02h),XAR3
027962: ed2c00           ADD dbl(@#16h),AC0,AC0
027965: 4010             ADD #1,AC0
027967: 2204             MOV AC0,T0
027969: 5040             SFTL T0,#1
02796b: ed2018           MOV dbl(@#10h),AC1
02796e: ed6b08           MOV dbl(*AR3(AR0)),AC0
027971: 120810           CMP AC0 >= AC1, TC1
027974: 6d6409e8         BCC $C$L35,TC1
027978: 6c012d27         CALL _coverage_log
02797c:               $C$DW$L$_susan_corners_quick$33$E:
02797c:               $C$DW$L$_susan_corners_quick$34$B:
02797c: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027981: ed2800           ADD dbl(@#14h),AC0,AC0
027984: 6c0134dc         CALL I$$LMPY
027988: ed04bf           MOV dbl(@#02h),XAR3
02798b: ed2c00           ADD dbl(@#16h),AC0,AC0
02798e: 4020             ADD #2,AC0
027990: 2204             MOV AC0,T0
027992: 5040             SFTL T0,#1
027994: ed2018           MOV dbl(@#10h),AC1
027997: ed6b08           MOV dbl(*AR3(AR0)),AC0
02799a: 120810           CMP AC0 >= AC1, TC1
02799d: 6d6409bf         BCC $C$L35,TC1
0279a1: 6c012d27         CALL _coverage_log
0279a5:               $C$DW$L$_susan_corners_quick$34$E:
0279a5:               $C$DW$L$_susan_corners_quick$35$B:
0279a5: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
0279aa: ed2800           ADD dbl(@#14h),AC0,AC0
0279ad: 6c0134dc         CALL I$$LMPY
0279b1: ed04bf           MOV dbl(@#02h),XAR3
0279b4: ed2c00           ADD dbl(@#16h),AC0,AC0
0279b7: 4220             SUB #2,AC0
0279b9: 2204             MOV AC0,T0
0279bb: 5040             SFTL T0,#1
0279bd: ed2018           MOV dbl(@#10h),AC1
0279c0: ed6b08           MOV dbl(*AR3(AR0)),AC0
0279c3: 120810           CMP AC0 >= AC1, TC1
0279c6: 6d640996         BCC $C$L35,TC1
0279ca: 6c012d27         CALL _coverage_log
0279ce:               $C$DW$L$_susan_corners_quick$35$E:
0279ce:               $C$DW$L$_susan_corners_quick$36$B:
0279ce: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
0279d3: ed2800           ADD dbl(@#14h),AC0,AC0
0279d6: 6c0134dc         CALL I$$LMPY
0279da: ed04bf           MOV dbl(@#02h),XAR3
0279dd: ed2c00           ADD dbl(@#16h),AC0,AC0
0279e0: 4210             SUB #1,AC0
0279e2: 2204             MOV AC0,T0
0279e4: 5040             SFTL T0,#1
0279e6: ed2018           MOV dbl(@#10h),AC1
0279e9: ed6b08           MOV dbl(*AR3(AR0)),AC0
0279ec: 120810           CMP AC0 >= AC1, TC1
0279ef: 6d64096d         BCC $C$L35,TC1
0279f3: 6c012d27         CALL _coverage_log
0279f7:               $C$DW$L$_susan_corners_quick$36$E:
0279f7:               $C$DW$L$_susan_corners_quick$37$B:
0279f7: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
0279fc: ed2800           ADD dbl(@#14h),AC0,AC0
0279ff: 6c0134dc         CALL I$$LMPY
027a03: ed04bf           MOV dbl(@#02h),XAR3
027a06: ed2c00           ADD dbl(@#16h),AC0,AC0
027a09: 2204             MOV AC0,T0
027a0b: 5040             SFTL T0,#1
027a0d: ed2018           MOV dbl(@#10h),AC1
027a10: ed6b08           MOV dbl(*AR3(AR0)),AC0
027a13: 120810           CMP AC0 >= AC1, TC1
027a16: 6d640946         BCC $C$L35,TC1
027a1a: 6c012d27         CALL _coverage_log
027a1e:               $C$DW$L$_susan_corners_quick$37$E:
027a1e:               $C$DW$L$_susan_corners_quick$38$B:
027a1e: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027a23: ed2800           ADD dbl(@#14h),AC0,AC0
027a26: 6c0134dc         CALL I$$LMPY
027a2a: ed04bf           MOV dbl(@#02h),XAR3
027a2d: ed2c00           ADD dbl(@#16h),AC0,AC0
027a30: 4010             ADD #1,AC0
027a32: 2204             MOV AC0,T0
027a34: 5040             SFTL T0,#1
027a36: ed2018           MOV dbl(@#10h),AC1
027a39: ed6b08           MOV dbl(*AR3(AR0)),AC0
027a3c: 120810           CMP AC0 >= AC1, TC1
027a3f: 6d64091d         BCC $C$L35,TC1
027a43: 6c012d27         CALL _coverage_log
027a47:               $C$DW$L$_susan_corners_quick$38$E:
027a47:               $C$DW$L$_susan_corners_quick$39$B:
027a47: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027a4c: ed2800           ADD dbl(@#14h),AC0,AC0
027a4f: 6c0134dc         CALL I$$LMPY
027a53: ed04bf           MOV dbl(@#02h),XAR3
027a56: ed2c00           ADD dbl(@#16h),AC0,AC0
027a59: 4020             ADD #2,AC0
027a5b: 2204             MOV AC0,T0
027a5d: 5040             SFTL T0,#1
027a5f: ed2018           MOV dbl(@#10h),AC1
027a62: ed6b08           MOV dbl(*AR3(AR0)),AC0
027a65: 120810           CMP AC0 >= AC1, TC1
027a68: 6d6408f4         BCC $C$L35,TC1
027a6c: 6c012d27         CALL _coverage_log
027a70:               $C$DW$L$_susan_corners_quick$39$E:
027a70:               $C$DW$L$_susan_corners_quick$40$B:
027a70: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027a75: ed2804           SUB AC0,dbl(@#14h),AC0
027a78: 6c0134dc         CALL I$$LMPY
027a7c: ed04bf           MOV dbl(@#02h),XAR3
027a7f: ed2c00           ADD dbl(@#16h),AC0,AC0
027a82: 4220             SUB #2,AC0
027a84: 2204             MOV AC0,T0
027a86: 5040             SFTL T0,#1
027a88: ed2018           MOV dbl(@#10h),AC1
027a8b: ed6b08           MOV dbl(*AR3(AR0)),AC0
027a8e: 121400           CMP AC1 < AC0, TC1
027a91: 6d6408cb         BCC $C$L35,TC1
027a95: 6c012d27         CALL _coverage_log
027a99:               $C$DW$L$_susan_corners_quick$40$E:
027a99:               $C$DW$L$_susan_corners_quick$41$B:
027a99: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027a9e: ed2804           SUB AC0,dbl(@#14h),AC0
027aa1: 6c0134dc         CALL I$$LMPY
027aa5: ed04bf           MOV dbl(@#02h),XAR3
027aa8: ed2c00           ADD dbl(@#16h),AC0,AC0
027aab: 4210             SUB #1,AC0
027aad: 2204             MOV AC0,T0
027aaf: 5040             SFTL T0,#1
027ab1: ed2018           MOV dbl(@#10h),AC1
027ab4: ed6b08           MOV dbl(*AR3(AR0)),AC0
027ab7: 121400           CMP AC1 < AC0, TC1
027aba: 6d6408a2         BCC $C$L35,TC1
027abe: 6c012d27         CALL _coverage_log
027ac2:               $C$DW$L$_susan_corners_quick$41$E:
027ac2:               $C$DW$L$_susan_corners_quick$42$B:
027ac2: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027ac7: ed2804           SUB AC0,dbl(@#14h),AC0
027aca: 6c0134dc         CALL I$$LMPY
027ace: ed04bf           MOV dbl(@#02h),XAR3
027ad1: ed2c00           ADD dbl(@#16h),AC0,AC0
027ad4: 2204             MOV AC0,T0
027ad6: 5040             SFTL T0,#1
027ad8: ed2018           MOV dbl(@#10h),AC1
027adb: ed6b08           MOV dbl(*AR3(AR0)),AC0
027ade: 121400           CMP AC1 < AC0, TC1
027ae1: 6d64087b         BCC $C$L35,TC1
027ae5: 6c012d27         CALL _coverage_log
027ae9:               $C$DW$L$_susan_corners_quick$42$E:
027ae9:               $C$DW$L$_susan_corners_quick$43$B:
027ae9: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027aee: ed2804           SUB AC0,dbl(@#14h),AC0
027af1: 6c0134dc         CALL I$$LMPY
027af5: ed04bf           MOV dbl(@#02h),XAR3
027af8: ed2c00           ADD dbl(@#16h),AC0,AC0
027afb: 4010             ADD #1,AC0
027afd: 2204             MOV AC0,T0
027aff: 5040             SFTL T0,#1
027b01: ed2018           MOV dbl(@#10h),AC1
027b04: ed6b08           MOV dbl(*AR3(AR0)),AC0
027b07: 121400           CMP AC1 < AC0, TC1
027b0a: 6d640852         BCC $C$L35,TC1
027b0e: 6c012d27         CALL _coverage_log
027b12:               $C$DW$L$_susan_corners_quick$43$E:
027b12:               $C$DW$L$_susan_corners_quick$44$B:
027b12: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027b17: ed2804           SUB AC0,dbl(@#14h),AC0
027b1a: 6c0134dc         CALL I$$LMPY
027b1e: ed04bf           MOV dbl(@#02h),XAR3
027b21: ed2c00           ADD dbl(@#16h),AC0,AC0
027b24: 4020             ADD #2,AC0
027b26: 2204             MOV AC0,T0
027b28: 5040             SFTL T0,#1
027b2a: ed2018           MOV dbl(@#10h),AC1
027b2d: ed6b08           MOV dbl(*AR3(AR0)),AC0
027b30: 121400           CMP AC1 < AC0, TC1
027b33: 6d640829         BCC $C$L35,TC1
027b37: 6c012d27         CALL _coverage_log
027b3b:               $C$DW$L$_susan_corners_quick$44$E:
027b3b:               $C$DW$L$_susan_corners_quick$45$B:
027b3b: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027b40: ed2804           SUB AC0,dbl(@#14h),AC0
027b43: 6c0134dc         CALL I$$LMPY
027b47: ed04bf           MOV dbl(@#02h),XAR3
027b4a: ed2c00           ADD dbl(@#16h),AC0,AC0
027b4d: 4220             SUB #2,AC0
027b4f: 2204             MOV AC0,T0
027b51: 5040             SFTL T0,#1
027b53: ed2018           MOV dbl(@#10h),AC1
027b56: ed6b08           MOV dbl(*AR3(AR0)),AC0
027b59: 121400           CMP AC1 < AC0, TC1
027b5c: 6d640800         BCC $C$L35,TC1
027b60: 6c012d27         CALL _coverage_log
027b64:               $C$DW$L$_susan_corners_quick$45$E:
027b64:               $C$DW$L$_susan_corners_quick$46$B:
027b64: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027b69: ed2804           SUB AC0,dbl(@#14h),AC0
027b6c: 6c0134dc         CALL I$$LMPY
027b70: ed04bf           MOV dbl(@#02h),XAR3
027b73: ed2c00           ADD dbl(@#16h),AC0,AC0
027b76: 4210             SUB #1,AC0
027b78: 2204             MOV AC0,T0
027b7a: 5040             SFTL T0,#1
027b7c: ed2018           MOV dbl(@#10h),AC1
027b7f: ed6b08           MOV dbl(*AR3(AR0)),AC0
027b82: 121400           CMP AC1 < AC0, TC1
027b85: 6d6407d7         BCC $C$L35,TC1
027b89: 6c012d27         CALL _coverage_log
027b8d:               $C$DW$L$_susan_corners_quick$46$E:
027b8d:               $C$DW$L$_susan_corners_quick$47$B:
027b8d: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027b92: ed2804           SUB AC0,dbl(@#14h),AC0
027b95: 6c0134dc         CALL I$$LMPY
027b99: ed04bf           MOV dbl(@#02h),XAR3
027b9c: ed2c00           ADD dbl(@#16h),AC0,AC0
027b9f: 2204             MOV AC0,T0
027ba1: 5040             SFTL T0,#1
027ba3: ed2018           MOV dbl(@#10h),AC1
027ba6: ed6b08           MOV dbl(*AR3(AR0)),AC0
027ba9: 121400           CMP AC1 < AC0, TC1
027bac: 6d6407b0         BCC $C$L35,TC1
027bb0: 6c012d27         CALL _coverage_log
027bb4:               $C$DW$L$_susan_corners_quick$47$E:
027bb4:               $C$DW$L$_susan_corners_quick$48$B:
027bb4: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027bb9: ed2804           SUB AC0,dbl(@#14h),AC0
027bbc: 6c0134dc         CALL I$$LMPY
027bc0: ed04bf           MOV dbl(@#02h),XAR3
027bc3: ed2c00           ADD dbl(@#16h),AC0,AC0
027bc6: 4010             ADD #1,AC0
027bc8: 2204             MOV AC0,T0
027bca: 5040             SFTL T0,#1
027bcc: ed2018           MOV dbl(@#10h),AC1
027bcf: ed6b08           MOV dbl(*AR3(AR0)),AC0
027bd2: 121400           CMP AC1 < AC0, TC1
027bd5: 6d640787         BCC $C$L35,TC1
027bd9: 6c012d27         CALL _coverage_log
027bdd:               $C$DW$L$_susan_corners_quick$48$E:
027bdd:               $C$DW$L$_susan_corners_quick$49$B:
027bdd: ed2808           MOV dbl(@#14h),AC0
027be0: ed1418           MOV dbl(@#0ah),AC1
027be3: 6c0134dc         CALL I$$LMPY
027be7: ed04bf           MOV dbl(@#02h),XAR3
027bea: ed2c00           ADD dbl(@#16h),AC0,AC0
027bed: 4220             SUB #2,AC0
027bef: 2204             MOV AC0,T0
027bf1: 5040             SFTL T0,#1
027bf3: ed2018           MOV dbl(@#10h),AC1
027bf6: ed6b08           MOV dbl(*AR3(AR0)),AC0
027bf9: 121400           CMP AC1 < AC0, TC1
027bfc: 6d640760         BCC $C$L35,TC1
027c00: 6c012d27         CALL _coverage_log
027c04:               $C$DW$L$_susan_corners_quick$49$E:
027c04:               $C$DW$L$_susan_corners_quick$50$B:
027c04: ed2808           MOV dbl(@#14h),AC0
027c07: ed1418           MOV dbl(@#0ah),AC1
027c0a: 6c0134dc         CALL I$$LMPY
027c0e: ed04bf           MOV dbl(@#02h),XAR3
027c11: ed2c00           ADD dbl(@#16h),AC0,AC0
027c14: 4210             SUB #1,AC0
027c16: 2204             MOV AC0,T0
027c18: 5040             SFTL T0,#1
027c1a: ed2018           MOV dbl(@#10h),AC1
027c1d: ed6b08           MOV dbl(*AR3(AR0)),AC0
027c20: 121400           CMP AC1 < AC0, TC1
027c23: 6d640739         BCC $C$L35,TC1
027c27: 6c012d27         CALL _coverage_log
027c2b:               $C$DW$L$_susan_corners_quick$50$E:
027c2b:               $C$DW$L$_susan_corners_quick$51$B:
027c2b: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027c30: ed2800           ADD dbl(@#14h),AC0,AC0
027c33: 6c0134dc         CALL I$$LMPY
027c37: ed04bf           MOV dbl(@#02h),XAR3
027c3a: ed2c00           ADD dbl(@#16h),AC0,AC0
027c3d: 4220             SUB #2,AC0
027c3f: 2204             MOV AC0,T0
027c41: 5040             SFTL T0,#1
027c43: ed2018           MOV dbl(@#10h),AC1
027c46: ed6b08           MOV dbl(*AR3(AR0)),AC0
027c49: 121400           CMP AC1 < AC0, TC1
027c4c: 6d640710         BCC $C$L35,TC1
027c50: 6c012d27         CALL _coverage_log
027c54:               $C$DW$L$_susan_corners_quick$51$E:
027c54:               $C$DW$L$_susan_corners_quick$52$B:
027c54: ed10bf           MOV dbl(@#08h),XAR3
027c57: f81e0600         MPYMK @#0fh,#6,AC0
027c5b: 2209             MOV AC0,AR1
027c5d: 1490b0           AADD AR1,AR3
027c60: e67500           MOV #0,*(AR3-T1)
027c63: ed10bf           MOV dbl(@#08h),XAR3
027c66: f81e0600         MPYMK @#0fh,#6,AC0
027c6a: 2204             MOV AC0,T0
027c6c: a92e             MOV @#17h,AR1
027c6e: c96b             MOV AR1,*AR3(AR0)
027c70: ed10bf           MOV dbl(@#08h),XAR3
027c73: f81e0600         MPYMK @#0fh,#6,AC0
027c77: 2209             MOV AC0,AR1
027c79: 8a2ab91890       MOV @#15h,AR1 || AADD AR1,AR3
027c7e: c973             MOV AR1,*(AR3+T1)
027c80: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027c85: ed2804           SUB AC0,dbl(@#14h),AC0
027c88: 6c0134dc         CALL I$$LMPY
027c8c: ed00af           MOV dbl(@#00h),XAR2
027c8f: ed2c00           ADD dbl(@#16h),AC0,AC0
027c92: ed1418_4320      MOV dbl(@#0ah),AC1 || SUB #2,AC0
027c97: 3c20_230c        MOV #2,AC0 || MOV AC0,AR4
027c9b: ed2804           SUB AC0,dbl(@#14h),AC0
027c9e: 6c0134dc         CALL I$$LMPY
027ca2: ed00bf           MOV dbl(@#00h),XAR3
027ca5: ed2c00           ADD dbl(@#16h),AC0,AC0
027ca8: 4210             SUB #1,AC0
027caa: 2209             MOV AC0,AR1
027cac: 22c4             MOV AR4,T0
027cae: 8e14bd181890     MOV dbl(@#0ah),AC1 || AADD AR1,AR3
027cb4: 815d80           ADD *AR2(AR0),*AR3,AC0
027cb7: 3c20_4509        MOV #2,AC0 || MOV HI(AC0),AR1
027cbb: ed2804           SUB AC0,dbl(@#14h),AC0
027cbe: 6c0134dc         CALL I$$LMPY
027cc2: ed00bf           MOV dbl(@#00h),XAR3
027cc5: ed2c00           ADD dbl(@#16h),AC0,AC0
027cc8: 2204             MOV AC0,T0
027cca: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027ccf: ed2804           SUB AC0,dbl(@#14h),AC0
027cd2: d66b99           ADD *AR3(AR0),AR1,AR1
027cd5: 6c0134dc         CALL I$$LMPY
027cd9: ed2c00           ADD dbl(@#16h),AC0,AC0
027cdc: ed00bf           MOV dbl(@#00h),XAR3
027cdf: 4010             ADD #1,AC0
027ce1: 2204             MOV AC0,T0
027ce3: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027ce8: ed2804           SUB AC0,dbl(@#14h),AC0
027ceb: d66b99           ADD *AR3(AR0),AR1,AR1
027cee: 6c0134dc         CALL I$$LMPY
027cf2: ed2c00           ADD dbl(@#16h),AC0,AC0
027cf5: ed00bf           MOV dbl(@#00h),XAR3
027cf8: 4020             ADD #2,AC0
027cfa: 2204             MOV AC0,T0
027cfc: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027d01: ed2804           SUB AC0,dbl(@#14h),AC0
027d04: d66b99           ADD *AR3(AR0),AR1,AR1
027d07: 6c0134dc         CALL I$$LMPY
027d0b: ed2c00           ADD dbl(@#16h),AC0,AC0
027d0e: ed00bf           MOV dbl(@#00h),XAR3
027d11: 4220             SUB #2,AC0
027d13: 2204             MOV AC0,T0
027d15: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027d1a: ed2804           SUB AC0,dbl(@#14h),AC0
027d1d: d66b99           ADD *AR3(AR0),AR1,AR1
027d20: 6c0134dc         CALL I$$LMPY
027d24: ed2c00           ADD dbl(@#16h),AC0,AC0
027d27: ed00bf           MOV dbl(@#00h),XAR3
027d2a: 4210             SUB #1,AC0
027d2c: 2204             MOV AC0,T0
027d2e: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027d33: ed2804           SUB AC0,dbl(@#14h),AC0
027d36: d66b99           ADD *AR3(AR0),AR1,AR1
027d39: 6c0134dc         CALL I$$LMPY
027d3d: ed00bf           MOV dbl(@#00h),XAR3
027d40: ed2c00           ADD dbl(@#16h),AC0,AC0
027d43: 2204             MOV AC0,T0
027d45: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027d4a: ed2804           SUB AC0,dbl(@#14h),AC0
027d4d: d66b99           ADD *AR3(AR0),AR1,AR1
027d50: 6c0134dc         CALL I$$LMPY
027d54: ed2c00           ADD dbl(@#16h),AC0,AC0
027d57: ed00bf           MOV dbl(@#00h),XAR3
027d5a: 4010             ADD #1,AC0
027d5c: 2204             MOV AC0,T0
027d5e: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027d63: ed2804           SUB AC0,dbl(@#14h),AC0
027d66: d66b99           ADD *AR3(AR0),AR1,AR1
027d69: 6c0134dc         CALL I$$LMPY
027d6d: ed2c00           ADD dbl(@#16h),AC0,AC0
027d70: ed00bf           MOV dbl(@#00h),XAR3
027d73: 4020             ADD #2,AC0
027d75: 2204             MOV AC0,T0
027d77: ed1418           MOV dbl(@#0ah),AC1
027d7a: ed2808           MOV dbl(@#14h),AC0
027d7d: d66b99           ADD *AR3(AR0),AR1,AR1
027d80: 6c0134dc         CALL I$$LMPY
027d84:               $C$DW$L$_susan_corners_quick$52$E:
027d84:               $C$DW$L$_susan_corners_quick$53$B:
027d84: ed2c00           ADD dbl(@#16h),AC0,AC0
027d87: ed00bf           MOV dbl(@#00h),XAR3
027d8a: 4220             SUB #2,AC0
027d8c: 2204             MOV AC0,T0
027d8e: ed1418           MOV dbl(@#0ah),AC1
027d91: ed2808           MOV dbl(@#14h),AC0
027d94: d66b99           ADD *AR3(AR0),AR1,AR1
027d97: 6c0134dc         CALL I$$LMPY
027d9b: ed2c00           ADD dbl(@#16h),AC0,AC0
027d9e: ed00bf           MOV dbl(@#00h),XAR3
027da1: 4210             SUB #1,AC0
027da3: 2204             MOV AC0,T0
027da5: ed1418           MOV dbl(@#0ah),AC1
027da8: ed2808           MOV dbl(@#14h),AC0
027dab: d66b99           ADD *AR3(AR0),AR1,AR1
027dae: 6c0134dc         CALL I$$LMPY
027db2: ed00bf           MOV dbl(@#00h),XAR3
027db5: ed2c00           ADD dbl(@#16h),AC0,AC0
027db8: 2204             MOV AC0,T0
027dba: ed1418           MOV dbl(@#0ah),AC1
027dbd: ed2808           MOV dbl(@#14h),AC0
027dc0: d66b99           ADD *AR3(AR0),AR1,AR1
027dc3: 6c0134dc         CALL I$$LMPY
027dc7: ed2c00           ADD dbl(@#16h),AC0,AC0
027dca: ed00bf           MOV dbl(@#00h),XAR3
027dcd: 4010             ADD #1,AC0
027dcf: 2204             MOV AC0,T0
027dd1: ed1418           MOV dbl(@#0ah),AC1
027dd4: ed2808           MOV dbl(@#14h),AC0
027dd7: d66b99           ADD *AR3(AR0),AR1,AR1
027dda: 6c0134dc         CALL I$$LMPY
027dde: ed2c00           ADD dbl(@#16h),AC0,AC0
027de1: ed00bf           MOV dbl(@#00h),XAR3
027de4: 4020             ADD #2,AC0
027de6: 2204             MOV AC0,T0
027de8: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027ded: ed2800           ADD dbl(@#14h),AC0,AC0
027df0: d66b99           ADD *AR3(AR0),AR1,AR1
027df3: 6c0134dc         CALL I$$LMPY
027df7: ed2c00           ADD dbl(@#16h),AC0,AC0
027dfa: ed00bf           MOV dbl(@#00h),XAR3
027dfd: 4220             SUB #2,AC0
027dff: 2204             MOV AC0,T0
027e01: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027e06: ed2800           ADD dbl(@#14h),AC0,AC0
027e09: d66b99           ADD *AR3(AR0),AR1,AR1
027e0c: 6c0134dc         CALL I$$LMPY
027e10: ed2c00           ADD dbl(@#16h),AC0,AC0
027e13: ed00bf           MOV dbl(@#00h),XAR3
027e16: 4210             SUB #1,AC0
027e18: 2204             MOV AC0,T0
027e1a: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027e1f: ed2800           ADD dbl(@#14h),AC0,AC0
027e22: d66b99           ADD *AR3(AR0),AR1,AR1
027e25: 6c0134dc         CALL I$$LMPY
027e29: ed00bf           MOV dbl(@#00h),XAR3
027e2c: ed2c00           ADD dbl(@#16h),AC0,AC0
027e2f: 2204             MOV AC0,T0
027e31: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027e36: ed2800           ADD dbl(@#14h),AC0,AC0
027e39: d66b99           ADD *AR3(AR0),AR1,AR1
027e3c: 6c0134dc         CALL I$$LMPY
027e40: ed2c00           ADD dbl(@#16h),AC0,AC0
027e43: ed00bf           MOV dbl(@#00h),XAR3
027e46: 4010             ADD #1,AC0
027e48: 2204             MOV AC0,T0
027e4a: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027e4f: ed2800           ADD dbl(@#14h),AC0,AC0
027e52: d66b99           ADD *AR3(AR0),AR1,AR1
027e55: 6c0134dc         CALL I$$LMPY
027e59: ed2c00           ADD dbl(@#16h),AC0,AC0
027e5c: ed00bf           MOV dbl(@#00h),XAR3
027e5f: 4020             ADD #2,AC0
027e61: 2204             MOV AC0,T0
027e63: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027e68: ed2800           ADD dbl(@#14h),AC0,AC0
027e6b: d66b99           ADD *AR3(AR0),AR1,AR1
027e6e: 6c0134dc         CALL I$$LMPY
027e72: ed00bf           MOV dbl(@#00h),XAR3
027e75: ed2c00           ADD dbl(@#16h),AC0,AC0
027e78: 4220             SUB #2,AC0
027e7a: 2204             MOV AC0,T0
027e7c: ed1418           MOV dbl(@#0ah),AC1
027e7f: d66b99_3d20      ADD *AR3(AR0),AR1,AR1 || MOV #2,AC0
027e84: ed2800           ADD dbl(@#14h),AC0,AC0
027e87: 6c0134dc         CALL I$$LMPY
027e8b:               $C$DW$L$_susan_corners_quick$53$E:
027e8b:               $C$DW$L$_susan_corners_quick$54$B:
027e8b: ed2c00           ADD dbl(@#16h),AC0,AC0
027e8e: ed00bf           MOV dbl(@#00h),XAR3
027e91: 4210             SUB #1,AC0
027e93: 2204             MOV AC0,T0
027e95: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027e9a: ed2800           ADD dbl(@#14h),AC0,AC0
027e9d: d66b99           ADD *AR3(AR0),AR1,AR1
027ea0: 6c0134dc         CALL I$$LMPY
027ea4: ed00bf           MOV dbl(@#00h),XAR3
027ea7: ed2c00           ADD dbl(@#16h),AC0,AC0
027eaa: 2204             MOV AC0,T0
027eac: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027eb1: ed2800           ADD dbl(@#14h),AC0,AC0
027eb4: d66b99           ADD *AR3(AR0),AR1,AR1
027eb7: 6c0134dc         CALL I$$LMPY
027ebb: ed2c00           ADD dbl(@#16h),AC0,AC0
027ebe: ed00bf           MOV dbl(@#00h),XAR3
027ec1: 4010             ADD #1,AC0
027ec3: 2204             MOV AC0,T0
027ec5: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027eca: ed2800           ADD dbl(@#14h),AC0,AC0
027ecd: d66b99           ADD *AR3(AR0),AR1,AR1
027ed0: 6c0134dc         CALL I$$LMPY
027ed4: ed00bf           MOV dbl(@#00h),XAR3
027ed7: ed2c00           ADD dbl(@#16h),AC0,AC0
027eda: 4020             ADD #2,AC0
027edc: 2204             MOV AC0,T0
027ede: d66b99           ADD *AR3(AR0),AR1,AR1
027ee1: 7dffff09         AND #65535,AR1,AC0
027ee5: eb2008           MOV AC0,dbl(@#10h)
027ee8: 76001918         MOV #25,AC1
027eec: ed2008           MOV dbl(@#10h),AC0
027eef: 6c0132c8         CALL __divli
027ef3: ed10bf           MOV dbl(@#08h),XAR3
027ef6: f81e0610         MPYMK @#0fh,#6,AC1
027efa: 2219             MOV AC1,AR1
027efc: 1490b0           AADD AR1,AR3
027eff: c07b             MOV AC0,*-AR3
027f01: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027f06: ed2804           SUB AC0,dbl(@#14h),AC0
027f09: 6c0134dc         CALL I$$LMPY
027f0d: ed00af           MOV dbl(@#00h),XAR2
027f10: ed2c00           ADD dbl(@#16h),AC0,AC0
027f13: ed1418_4120      MOV dbl(@#0ah),AC1 || ADD #2,AC0
027f18: 3c10_230c        MOV #1,AC0 || MOV AC0,AR4
027f1c: ed2804           SUB AC0,dbl(@#14h),AC0
027f1f: 6c0134dc         CALL I$$LMPY
027f23: ed00bf           MOV dbl(@#00h),XAR3
027f26: ed2c00           ADD dbl(@#16h),AC0,AC0
027f29: 4020             ADD #2,AC0
027f2b: 2209             MOV AC0,AR1
027f2d: 22c4             MOV AR4,T0
027f2f: 8e14bd181890     MOV dbl(@#0ah),AC1 || AADD AR1,AR3
027f35: 815d80           ADD *AR2(AR0),*AR3,AC0
027f38: ed2808_4509      MOV dbl(@#14h),AC0 || MOV HI(AC0),AR1
027f3d: 6c0134dc         CALL I$$LMPY
027f41: ed00bf           MOV dbl(@#00h),XAR3
027f44: ed2c00           ADD dbl(@#16h),AC0,AC0
027f47: 4020             ADD #2,AC0
027f49: 2204             MOV AC0,T0
027f4b: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027f50: ed2800           ADD dbl(@#14h),AC0,AC0
027f53: d66b99           ADD *AR3(AR0),AR1,AR1
027f56: 6c0134dc         CALL I$$LMPY
027f5a: ed00bf           MOV dbl(@#00h),XAR3
027f5d: ed2c00           ADD dbl(@#16h),AC0,AC0
027f60: 4020             ADD #2,AC0
027f62: 2204             MOV AC0,T0
027f64: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027f69: ed2800           ADD dbl(@#14h),AC0,AC0
027f6c: d66b99           ADD *AR3(AR0),AR1,AR1
027f6f: 6c0134dc         CALL I$$LMPY
027f73: ed00bf           MOV dbl(@#00h),XAR3
027f76: ed2c00           ADD dbl(@#16h),AC0,AC0
027f79: 4020             ADD #2,AC0
027f7b: 2204             MOV AC0,T0
027f7d: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027f82: ed2804           SUB AC0,dbl(@#14h),AC0
027f85: d66b29           ADD *AR3(AR0),AR1,AC2
027f88: 6c0134dc         CALL I$$LMPY
027f8c: ed00bf           MOV dbl(@#00h),XAR3
027f8f: ed2c00           ADD dbl(@#16h),AC0,AC0
027f92: 4220             SUB #2,AC0
027f94: 2204             MOV AC0,T0
027f96: ed1418           MOV dbl(@#0ah),AC1
027f99: df6baf_3d10      SUB uns(*AR3(AR0)),AC2,AC2 || MOV #1,AC0
027f9e: ed2804           SUB AC0,dbl(@#14h),AC0
027fa1: 6c0134dc         CALL I$$LMPY
027fa5:               $C$DW$L$_susan_corners_quick$54$E:
027fa5:               $C$DW$L$_susan_corners_quick$55$B:
027fa5: ed2c00           ADD dbl(@#16h),AC0,AC0
027fa8: ed00bf           MOV dbl(@#00h),XAR3
027fab: 4220             SUB #2,AC0
027fad: 2204             MOV AC0,T0
027faf: ed1418           MOV dbl(@#0ah),AC1
027fb2: ed2808           MOV dbl(@#14h),AC0
027fb5: df6baf           SUB uns(*AR3(AR0)),AC2,AC2
027fb8: 6c0134dc         CALL I$$LMPY
027fbc: ed2c00           ADD dbl(@#16h),AC0,AC0
027fbf: ed00bf           MOV dbl(@#00h),XAR3
027fc2: 4220             SUB #2,AC0
027fc4: 2204             MOV AC0,T0
027fc6: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
027fcb: ed2800           ADD dbl(@#14h),AC0,AC0
027fce: df6baf           SUB uns(*AR3(AR0)),AC2,AC2
027fd1: 6c0134dc         CALL I$$LMPY
027fd5: ed2c00           ADD dbl(@#16h),AC0,AC0
027fd8: ed00bf           MOV dbl(@#00h),XAR3
027fdb: 4220             SUB #2,AC0
027fdd: 2204             MOV AC0,T0
027fdf: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
027fe4: ed2800           ADD dbl(@#14h),AC0,AC0
027fe7: df6baf           SUB uns(*AR3(AR0)),AC2,AC2
027fea: 6c0134dc         CALL I$$LMPY
027fee: ed00bf           MOV dbl(@#00h),XAR3
027ff1: ed2c00           ADD dbl(@#16h),AC0,AC0
027ff4: 4220             SUB #2,AC0
027ff6: 2204             MOV AC0,T0
027ff8: df6b8f           SUB uns(*AR3(AR0)),AC2,AC0
027ffb: 7dffff00         AND #65535,AC0,AC0
027fff: eb2008           MOV AC0,dbl(@#10h)
028002: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
028007: ed2804           SUB AC0,dbl(@#14h),AC0
02800a: 6c0134dc         CALL I$$LMPY
02800e: ed00af           MOV dbl(@#00h),XAR2
028011: ed2c00           ADD dbl(@#16h),AC0,AC0
028014: ed1418_4310      MOV dbl(@#0ah),AC1 || SUB #1,AC0
028019: 3c10_230c        MOV #1,AC0 || MOV AC0,AR4
02801d: ed2804           SUB AC0,dbl(@#14h),AC0
028020: 6c0134dc         CALL I$$LMPY
028024: ed00bf           MOV dbl(@#00h),XAR3
028027: ed2c00           ADD dbl(@#16h),AC0,AC0
02802a: 4210             SUB #1,AC0
02802c: 2209             MOV AC0,AR1
02802e: 22c4             MOV AR4,T0
028030: 8e14bd181890     MOV dbl(@#0ah),AC1 || AADD AR1,AR3
028036: 815d80           ADD *AR2(AR0),*AR3,AC0
028039: ed2808_4509      MOV dbl(@#14h),AC0 || MOV HI(AC0),AR1
02803e: 6c0134dc         CALL I$$LMPY
028042: ed2c00           ADD dbl(@#16h),AC0,AC0
028045: ed00bf           MOV dbl(@#00h),XAR3
028048: 4210             SUB #1,AC0
02804a: 2204             MOV AC0,T0
02804c: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
028051: ed2800           ADD dbl(@#14h),AC0,AC0
028054: d66b99           ADD *AR3(AR0),AR1,AR1
028057: 6c0134dc         CALL I$$LMPY
02805b: ed2c00           ADD dbl(@#16h),AC0,AC0
02805e: ed00bf           MOV dbl(@#00h),XAR3
028061: 4210             SUB #1,AC0
028063: 2204             MOV AC0,T0
028065: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
02806a: ed2800           ADD dbl(@#14h),AC0,AC0
02806d: d66b99           ADD *AR3(AR0),AR1,AR1
028070: 6c0134dc         CALL I$$LMPY
028074: ed2c00           ADD dbl(@#16h),AC0,AC0
028077: ed00bf           MOV dbl(@#00h),XAR3
02807a: 4210             SUB #1,AC0
02807c: 2204             MOV AC0,T0
02807e: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
028083: ed2804           SUB AC0,dbl(@#14h),AC0
028086: d66b99           ADD *AR3(AR0),AR1,AR1
028089: 6c0134dc         CALL I$$LMPY
02808d: ed2c00           ADD dbl(@#16h),AC0,AC0
028090: ed00bf           MOV dbl(@#00h),XAR3
028093: 4010             ADD #1,AC0
028095: 2204             MOV AC0,T0
028097: ed1418           MOV dbl(@#0ah),AC1
02809a: ed2008           MOV dbl(@#10h),AC0
02809d: ed2000           ADD dbl(@#10h),AC0,AC0
0280a0: df6b2d_3d10      ADD uns(*AR3(AR0)),AC0,AC2 || MOV #1,AC0
0280a5: ed2804           SUB AC0,dbl(@#14h),AC0
0280a8: 6c0134dc         CALL I$$LMPY
0280ac: ed2c00           ADD dbl(@#16h),AC0,AC0
0280af: ed00bf           MOV dbl(@#00h),XAR3
0280b2: 4010             ADD #1,AC0
0280b4: 2204             MOV AC0,T0
0280b6: ed1418           MOV dbl(@#0ah),AC1
0280b9: ed2808           MOV dbl(@#14h),AC0
0280bc: df6bad           ADD uns(*AR3(AR0)),AC2,AC2
0280bf: 6c0134dc         CALL I$$LMPY
0280c3: 7dffff39         AND #65535,AR1,AC3
0280c7:               $C$DW$L$_susan_corners_quick$55$E:
0280c7:               $C$DW$L$_susan_corners_quick$56$B:
0280c7: ed2c00           ADD dbl(@#16h),AC0,AC0
0280ca: ed00bf           MOV dbl(@#00h),XAR3
0280cd: 4010             ADD #1,AC0
0280cf: 2204             MOV AC0,T0
0280d1: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
0280d6: ed2800           ADD dbl(@#14h),AC0,AC0
0280d9: df6bad           ADD uns(*AR3(AR0)),AC2,AC2
0280dc: 6c0134dc         CALL I$$LMPY
0280e0: ed2c00           ADD dbl(@#16h),AC0,AC0
0280e3: ed00bf           MOV dbl(@#00h),XAR3
0280e6: 4010             ADD #1,AC0
0280e8: 2204             MOV AC0,T0
0280ea: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
0280ef: ed2800           ADD dbl(@#14h),AC0,AC0
0280f2: df6bad           ADD uns(*AR3(AR0)),AC2,AC2
0280f5: 6c0134dc         CALL I$$LMPY
0280f9: ed00bf           MOV dbl(@#00h),XAR3
0280fc: ed2c00           ADD dbl(@#16h),AC0,AC0
0280ff: 4010             ADD #1,AC0
028101: 2204             MOV AC0,T0
028103: df6b8d           ADD uns(*AR3(AR0)),AC2,AC0
028106: 2630             SUB AC3,AC0
028108: eb2008           MOV AC0,dbl(@#10h)
02810b: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
028110: ed2800           ADD dbl(@#14h),AC0,AC0
028113: 6c0134dc         CALL I$$LMPY
028117: ed00af           MOV dbl(@#00h),XAR2
02811a: ed2c00           ADD dbl(@#16h),AC0,AC0
02811d: ed1418_4320      MOV dbl(@#0ah),AC1 || SUB #2,AC0
028122: 3c20_230c        MOV #2,AC0 || MOV AC0,AR4
028126: ed2800           ADD dbl(@#14h),AC0,AC0
028129: 6c0134dc         CALL I$$LMPY
02812d: ed00bf           MOV dbl(@#00h),XAR3
028130: ed2c00           ADD dbl(@#16h),AC0,AC0
028133: 4210             SUB #1,AC0
028135: 2209             MOV AC0,AR1
028137: 22c4             MOV AR4,T0
028139: 8e14bd181890     MOV dbl(@#0ah),AC1 || AADD AR1,AR3
02813f: 815d80           ADD *AR2(AR0),*AR3,AC0
028142: 3c20_4509        MOV #2,AC0 || MOV HI(AC0),AR1
028146: ed2800           ADD dbl(@#14h),AC0,AC0
028149: 6c0134dc         CALL I$$LMPY
02814d: ed00bf           MOV dbl(@#00h),XAR3
028150: ed2c00           ADD dbl(@#16h),AC0,AC0
028153: 2204             MOV AC0,T0
028155: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
02815a: ed2800           ADD dbl(@#14h),AC0,AC0
02815d: d66b99           ADD *AR3(AR0),AR1,AR1
028160: 6c0134dc         CALL I$$LMPY
028164: ed2c00           ADD dbl(@#16h),AC0,AC0
028167: ed00bf           MOV dbl(@#00h),XAR3
02816a: 4010             ADD #1,AC0
02816c: 2204             MOV AC0,T0
02816e: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
028173: ed2800           ADD dbl(@#14h),AC0,AC0
028176: d66b99           ADD *AR3(AR0),AR1,AR1
028179: 6c0134dc         CALL I$$LMPY
02817d: ed2c00           ADD dbl(@#16h),AC0,AC0
028180: ed00bf           MOV dbl(@#00h),XAR3
028183: 4020             ADD #2,AC0
028185: 2204             MOV AC0,T0
028187: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
02818c: ed2804           SUB AC0,dbl(@#14h),AC0
02818f: d66b29           ADD *AR3(AR0),AR1,AC2
028192: 6c0134dc         CALL I$$LMPY
028196: ed2c00           ADD dbl(@#16h),AC0,AC0
028199: ed00bf           MOV dbl(@#00h),XAR3
02819c: 4220             SUB #2,AC0
02819e: 2204             MOV AC0,T0
0281a0: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
0281a5: ed2804           SUB AC0,dbl(@#14h),AC0
0281a8: df6baf           SUB uns(*AR3(AR0)),AC2,AC2
0281ab: 6c0134dc         CALL I$$LMPY
0281af: ed2c00           ADD dbl(@#16h),AC0,AC0
0281b2: ed00bf           MOV dbl(@#00h),XAR3
0281b5: 4210             SUB #1,AC0
0281b7: 2204             MOV AC0,T0
0281b9: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
0281be: ed2804           SUB AC0,dbl(@#14h),AC0
0281c1: df6baf           SUB uns(*AR3(AR0)),AC2,AC2
0281c4: 6c0134dc         CALL I$$LMPY
0281c8: ed00bf           MOV dbl(@#00h),XAR3
0281cb: ed2c00           ADD dbl(@#16h),AC0,AC0
0281ce: 2204             MOV AC0,T0
0281d0: ed1418           MOV dbl(@#0ah),AC1
0281d3: df6baf_3d20      SUB uns(*AR3(AR0)),AC2,AC2 || MOV #2,AC0
0281d8: ed2804           SUB AC0,dbl(@#14h),AC0
0281db: 6c0134dc         CALL I$$LMPY
0281df:               $C$DW$L$_susan_corners_quick$56$E:
0281df:               $C$DW$L$_susan_corners_quick$57$B:
0281df: ed2c00           ADD dbl(@#16h),AC0,AC0
0281e2: ed00bf           MOV dbl(@#00h),XAR3
0281e5: 4010             ADD #1,AC0
0281e7: 2204             MOV AC0,T0
0281e9: ed1418_3d20      MOV dbl(@#0ah),AC1 || MOV #2,AC0
0281ee: ed2804           SUB AC0,dbl(@#14h),AC0
0281f1: df6baf           SUB uns(*AR3(AR0)),AC2,AC2
0281f4: 6c0134dc         CALL I$$LMPY
0281f8: ed00bf           MOV dbl(@#00h),XAR3
0281fb: ed2c00           ADD dbl(@#16h),AC0,AC0
0281fe: 4020             ADD #2,AC0
028200: 2204             MOV AC0,T0
028202: df6b8f           SUB uns(*AR3(AR0)),AC2,AC0
028205: 7dffff00         AND #65535,AC0,AC0
028209: eb2408           MOV AC0,dbl(@#12h)
02820c: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
028211: ed2804           SUB AC0,dbl(@#14h),AC0
028214: 6c0134dc         CALL I$$LMPY
028218: ed00af           MOV dbl(@#00h),XAR2
02821b: ed2c00           ADD dbl(@#16h),AC0,AC0
02821e: ed1418_4320      MOV dbl(@#0ah),AC1 || SUB #2,AC0
028223: 3c10_230c        MOV #1,AC0 || MOV AC0,AR4
028227: ed2804           SUB AC0,dbl(@#14h),AC0
02822a: 6c0134dc         CALL I$$LMPY
02822e: ed00bf           MOV dbl(@#00h),XAR3
028231: ed2c00           ADD dbl(@#16h),AC0,AC0
028234: 4210             SUB #1,AC0
028236: 2209             MOV AC0,AR1
028238: 22c4             MOV AR4,T0
02823a: 8e14bd181890     MOV dbl(@#0ah),AC1 || AADD AR1,AR3
028240: 815d80           ADD *AR2(AR0),*AR3,AC0
028243: 3c10_4509        MOV #1,AC0 || MOV HI(AC0),AR1
028247: ed2804           SUB AC0,dbl(@#14h),AC0
02824a: 6c0134dc         CALL I$$LMPY
02824e: ed00bf           MOV dbl(@#00h),XAR3
028251: ed2c00           ADD dbl(@#16h),AC0,AC0
028254: 2204             MOV AC0,T0
028256: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
02825b: ed2804           SUB AC0,dbl(@#14h),AC0
02825e: d66b99           ADD *AR3(AR0),AR1,AR1
028261: 6c0134dc         CALL I$$LMPY
028265: ed2c00           ADD dbl(@#16h),AC0,AC0
028268: ed00bf           MOV dbl(@#00h),XAR3
02826b: 4010             ADD #1,AC0
02826d: 2204             MOV AC0,T0
02826f: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
028274: ed2804           SUB AC0,dbl(@#14h),AC0
028277: d66b99           ADD *AR3(AR0),AR1,AR1
02827a: 6c0134dc         CALL I$$LMPY
02827e: ed2c00           ADD dbl(@#16h),AC0,AC0
028281: ed00bf           MOV dbl(@#00h),XAR3
028284: 4020             ADD #2,AC0
028286: 2204             MOV AC0,T0
028288: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
02828d: ed2800           ADD dbl(@#14h),AC0,AC0
028290: d66b99           ADD *AR3(AR0),AR1,AR1
028293: 6c0134dc         CALL I$$LMPY
028297: ed2c00           ADD dbl(@#16h),AC0,AC0
02829a: ed00bf           MOV dbl(@#00h),XAR3
02829d: 4220             SUB #2,AC0
02829f: 2204             MOV AC0,T0
0282a1: ed1418           MOV dbl(@#0ah),AC1
0282a4: ed2408           MOV dbl(@#12h),AC0
0282a7: ed2400           ADD dbl(@#12h),AC0,AC0
0282aa: df6b2d_3d10      ADD uns(*AR3(AR0)),AC0,AC2 || MOV #1,AC0
0282af: ed2800           ADD dbl(@#14h),AC0,AC0
0282b2: 6c0134dc         CALL I$$LMPY
0282b6: ed2c00           ADD dbl(@#16h),AC0,AC0
0282b9: ed00bf           MOV dbl(@#00h),XAR3
0282bc: 4210             SUB #1,AC0
0282be: 2204             MOV AC0,T0
0282c0: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
0282c5: ed2800           ADD dbl(@#14h),AC0,AC0
0282c8: df6bad           ADD uns(*AR3(AR0)),AC2,AC2
0282cb: 6c0134dc         CALL I$$LMPY
0282cf: ed00bf           MOV dbl(@#00h),XAR3
0282d2: ed2c00           ADD dbl(@#16h),AC0,AC0
0282d5: 2204             MOV AC0,T0
0282d7: ed1418_3d10      MOV dbl(@#0ah),AC1 || MOV #1,AC0
0282dc: ed2800           ADD dbl(@#14h),AC0,AC0
0282df: df6bad           ADD uns(*AR3(AR0)),AC2,AC2
0282e2: 6c0134dc         CALL I$$LMPY
0282e6: ed00bf           MOV dbl(@#00h),XAR3
0282e9: ed2c00           ADD dbl(@#16h),AC0,AC0
0282ec: 4010             ADD #1,AC0
0282ee: 2204             MOV AC0,T0
0282f0: ed1418           MOV dbl(@#0ah),AC1
0282f3: df6bad_3d10      ADD uns(*AR3(AR0)),AC2,AC2 || MOV #1,AC0
0282f8: ed2800           ADD dbl(@#14h),AC0,AC0
0282fb: 6c0134dc         CALL I$$LMPY
0282ff: 7dffff39         AND #65535,AR1,AC3
028303:               $C$DW$L$_susan_corners_quick$57$E:
028303:               $C$DW$L$_susan_corners_quick$58$B:
028303: ed00bf           MOV dbl(@#00h),XAR3
028306: ed2c00           ADD dbl(@#16h),AC0,AC0
028309: 4020             ADD #2,AC0
02830b: 2204             MOV AC0,T0
02830d: df6b8d           ADD uns(*AR3(AR0)),AC2,AC0
028310: 2630             SUB AC3,AC0
028312: eb2408           MOV AC0,dbl(@#12h)
028315: ed2008           MOV dbl(@#10h),AC0
028318: 6c0132c8_3df1    CALL __divli || MOV #15,AC1
02831e: ed10bf           MOV dbl(@#08h),XAR3
028321: f81e0610         MPYMK @#0fh,#6,AC1
028325: 2219             MOV AC1,AR1
028327: 1490b0           AADD AR1,AR3
02832a: c077             MOV AC0,*AR3(T1)
02832c: ed2408           MOV dbl(@#12h),AC0
02832f: 6c0132c8_3df1    CALL __divli || MOV #15,AC1
028335: ed10bf           MOV dbl(@#08h),XAR3
028338: f81e0610         MPYMK @#0fh,#6,AC1
02833c: 2219             MOV AC1,AR1
02833e: 1490b0           AADD AR1,AR3
028341: c079             MOV AC0,*+AR3
028343: ed1c08           MOV dbl(@#0eh),AC0
028346: 4010             ADD #1,AC0
028348: eb1c08           MOV AC0,dbl(@#0eh)
02834b: 76002008         MOV #32,AC0
02834f: ed1c18           MOV dbl(@#0eh),AC1
028352: 121c00           CMP AC1 != AC0, TC1
028355: 64e4             BCC $C$L35,TC1
028357: 6c012d27         CALL _coverage_log
02835b:               $C$DW$L$_susan_corners_quick$58$E:
02835b: 3e14             MOV #-1,T0
02835d: 060053           B $C$L38
028360:               $C$L35:
028360: 6c012d27         CALL _coverage_log
028364:               $C$DW$L$_susan_corners_quick$60$B:
028364: ed2c08           MOV dbl(@#16h),AC0
028367: 4010             ADD #1,AC0
028369: eb2c08           MOV AC0,dbl(@#16h)
02836c: ed1408           MOV dbl(@#0ah),AC0
02836f: ed2c18_4370      MOV dbl(@#16h),AC1 || SUB #7,AC0
028374: 121400           CMP AC1 < AC0, TC1
028377: 6d64f4e8         BCC $C$DW$L$_susan_corners_quick$26$E,TC1
02837b: 6c012d27         CALL _coverage_log
02837f:               $C$DW$L$_susan_corners_quick$60$E:
02837f:               $C$L36:
02837f: 6c012d27         CALL _coverage_log
028383:               $C$DW$L$_susan_corners_quick$61$B:
028383: ed2808           MOV dbl(@#14h),AC0
028386: 4010             ADD #1,AC0
028388: eb2808           MOV AC0,dbl(@#14h)
02838b: ed1808           MOV dbl(@#0ch),AC0
02838e: ed2818_4370      MOV dbl(@#14h),AC1 || SUB #7,AC0
028393: 121400           CMP AC1 < AC0, TC1
028396: 6d64f4ad         BCC $C$L33,TC1
02839a: 6c012d27         CALL _coverage_log
02839e:               $C$DW$L$_susan_corners_quick$61$E:
02839e:               $C$L37:
02839e: 6c012d27         CALL _coverage_log
0283a2: ed10bf           MOV dbl(@#08h),XAR3
0283a5: f81e0600         MPYMK @#0fh,#6,AC0
0283a9: 2209             MOV AC0,AR1
0283ab: 1490b0           AADD AR1,AR3
0283ae: e67507           MOV #7,*(AR3-T1)
0283b1: 3c04             MOV #0,T0
0283b3:               $C$L38:
0283b3: 6c012d27         CALL _coverage_log
0283b7: 4e1d             AADD #29,SP
0283b9: 4804             RET
0283bb:               _susan_corner:
0283bb: 6c012d27         CALL _coverage_log
0283bf: 50e5             PSHBOTH XAR6
0283c1: f79afa0c_98      ADD #-1524,mmap(@SP)
0283c6: ec00ee           AMAR @#00h,XAR6
0283c9: eb0085           MOV XAR0,dbl(@#00h)
0283cc: ec04be           AMAR @#02h,XAR3
0283cf: ebcdb50206       MOV XAR3,dbl(*AR6(#0206h))
0283d4: 3cf0             MOV #15,AC0
0283d6: ebcd080208       MOV AC0,dbl(*AR6(#0208h))
0283db: 3c00             MOV #0,AC0
0283dd: ebcd08020a       MOV AC0,dbl(*AR6(#020ah))
0283e2: 7607d008         MOV #2000,AC0
0283e6: ebcd08020c       MOV AC0,dbl(*AR6(#020ch))
0283eb: 3e10             MOV #-1,AC0
0283ed: ebcd08020e       MOV AC0,dbl(*AR6(#020eh))
0283f2: ebcd080210       MOV AC0,dbl(*AR6(#0210h))
0283f7: e6cd000212       MOV #0,*AR6(#0212h)
0283fc: ec00ae           AMAR @#00h,XAR2
0283ff: ec009e           AMAR @#00h,XAR1
028402: b44f0210         AMAR *+AR2(#0210h)
028406: b42f020e         AMAR *+AR1(#020eh)
02840a: ec008e           AMAR @#00h,XAR0
02840d: 08ea88           CALL _get_image
028410: c4cd0212         MOV T0,*AR6(#0212h)
028414: 2249             MOV T0,AR1
028416: 64d9             BCC $C$L39,AR1 >= #0
028418: 6c012d27         CALL _coverage_log
02841c: 3e14             MOV #-1,T0
02841e: 060079           B $C$L41
028421:               $C$L39:
028421: 6c012d27         CALL _coverage_log
028425: ec008e           AMAR @#00h,XAR0
028428: edcd080208       MOV dbl(*AR6(#0208h)),AC0
02842d: b40f0206         AMAR *+AR0(#0206h)
028431: 08ebf7_3d21      CALL _setup_brightness_lut || MOV #2,AC1
028436: ec00be           AMAR @#00h,XAR3
028439: ec009e           AMAR @#00h,XAR1
02843c: edcdaf0206       MOV dbl(*AR6(#0206h)),XAR2
028441: edcd280210       MOV dbl(*AR6(#0210h)),AC2
028446: ed008f           MOV dbl(@#00h),XAR0
028449: b46f0534         AMAR *+AR3(#0534h)
02844d: b42f0214         AMAR *+AR1(#0214h)
028451: edcd08020c       MOV dbl(*AR6(#020ch)),AC0
028456: edcd18020e       MOV dbl(*AR6(#020eh)),AC1
02845b: 08ee09           CALL _susan_corners_quick
02845e: c4cd0212         MOV T0,*AR6(#0212h)
028462: 2249             MOV T0,AR1
028464: 6459             BCC $C$L40,AR1 >= #0
028466: 6c012d27         CALL _coverage_log
02846a: 3e14             MOV #-1,T0
02846c: 4a2c             B $C$L41
02846e:               $C$L40:
02846e: 6c012d27         CALL _coverage_log
028472: ec009e           AMAR @#00h,XAR1
028475: ed008f           MOV dbl(@#00h),XAR0
028478: edcd08020e       MOV dbl(*AR6(#020eh)),AC0
02847d: edcd18020a       MOV dbl(*AR6(#020ah)),AC1
028482: b42f0534         AMAR *+AR1(#0534h)
028486: 08ec7c           CALL _corner_draw
028489: ed009f           MOV dbl(@#00h),XAR1
02848c: ec008e           AMAR @#00h,XAR0
02848f: b40f0214         AMAR *+AR0(#0214h)
028493: 08ea95_3da0      CALL _int_to_uint16_t || MOV #10,AC0
028498: 3c04             MOV #0,T0
02849a:               $C$L41:
02849a: 6c012d27         CALL _coverage_log
02849e: f79a05f4_98      ADD #1524,mmap(@SP)
0284a3: 50e4             POPBOTH XAR6
0284a5: 4804             RET
0284a7: 20               NOP
0284a8:               .const:
0284a8:               $C$FL1:
0284a8: 42c8             SUB #12,AR0
0284aa: 000020           RPTCC #32, AC0 == #0
0284ad: 20                  NOP
