<stg><name>patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:0 %y_block_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %y_block

]]></Node>
<StgValue><ssdm name="y_block_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
entry:1 %y_base = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %y_block_read, i4 0

]]></Node>
<StgValue><ssdm name="y_base"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="7">
<![CDATA[
entry:2 %ret_ln127 = ret i7 %y_base

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
