module test_processor;
  logic clk = 0, reset = 1; 
  logic [6:0] count = 0;
  
  ProcessorPrototype name (.clk(clk), .reset(reset));

  always #5 clk = ~clk;
  always @(posedge clk) begin
	if (count == 1) begin
		reset = 0;
	end
	if (count == 30) begin
		$stop;
	end
	count = count + 1;
  end
  

endmodule