

================================================================
== Vivado HLS Report for 'dut_dense_mlp_1'
================================================================
* Date:           Fri Dec  9 22:57:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  101641|  101641|  101641|  101641|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  101640|  101640|      1210|          -|          -|    84|    no    |
        | + LOOP_DENSE_MLP_1  |    1200|    1200|        10|          -|          -|   120|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     95|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |       33|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|     227|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       33|      5|     641|   1141|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U91  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fcmp_32ns_32ns_1_1_U93            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U92   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  414|  950|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |fc2_bias_U    |dut_dense_mlp_1_fc2_bias    |        1|  0|   0|     84|   32|     1|         2688|
    |fc2_weight_U  |dut_dense_mlp_1_fc2_weight  |       32|  0|   0|  10080|   32|     1|       322560|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                            |       33|  0|   0|  10164|   64|     2|       325248|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |m_2_fu_209_p2        |     +    |      0|  0|   7|           7|           1|
    |n_1_fu_163_p2        |     +    |      0|  0|   7|           7|           1|
    |w_index_fu_215_p2    |     +    |      0|  0|  15|          15|          15|
    |tmp_s_fu_193_p2      |     -    |      0|  0|  15|          15|          15|
    |tmp_46_fu_284_p2     |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_157_p2  |   icmp   |      0|  0|   3|           7|           7|
    |exitcond_fu_203_p2   |   icmp   |      0|  0|   3|           7|           5|
    |notlhs_fu_266_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_272_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_43_fu_278_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_41_fu_290_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  95|          92|          81|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  18|         21|    1|         21|
    |grp_fu_142_p1  |  32|          3|   32|         96|
    |m_reg_131      |   7|          2|    7|         14|
    |n_reg_107      |   7|          2|    7|         14|
    |sum_reg_119    |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  96|         30|   79|        209|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  20|   0|   20|          0|
    |biased_reg_376         |  32|   0|   32|          0|
    |fc2_bias_load_reg_371  |  32|   0|   32|          0|
    |m_2_reg_326            |   7|   0|    7|          0|
    |m_reg_131              |   7|   0|    7|          0|
    |n_1_reg_313            |   7|   0|    7|          0|
    |n_reg_107              |   7|   0|    7|          0|
    |output_addr_reg_346    |   7|   0|    8|          1|
    |sum_reg_119            |  32|   0|   32|          0|
    |tmp_14_reg_361         |  32|   0|   32|          0|
    |tmp_41_reg_382         |  32|   0|   32|          0|
    |tmp_s_reg_318          |  12|   0|   15|          3|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 227|   0|  231|          4|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_dense_mlp.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_dense_mlp.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_dense_mlp.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_dense_mlp.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_dense_mlp.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_dense_mlp.1 | return value |
|input_r_address0   | out |    8|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |  128|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |    8|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |  128|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |  128|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

