create_clock -name MYCLK -per 10 [get_ports clk];
set_clock_latency -source 2 [get_clocks MYCLK];
set_clock_latency 1 [get_clocks MYCLK];
set_clock_uncertainty -setup 0.5 [get_clocks MYCLK];
set_clock_uncertainty -hold 0.1 [get_clocks MYCLK];
set_input_delay -max 5 -clock [get_clocks MYCLK] [get_ports reset];
set_input_delay -max 5 -clock [get_clocks MYCLK] [get_ports increase_duty];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports reset];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports increase_duty];
set_input_delay -max 5 -clock [get_clocks MYCLK] [get_ports decrease_duty];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports decrease_duty];
set_input_transition -max 0.4 [get_ports reset];
set_input_transition -max 0.4 [get_ports increase_duty];
set_input_transition -min 0.1 [get_ports reset];
set_input_transition -min 0.1 [get_ports increase_duty];
set_input_transition -max 0.4 [get_ports decrease_duty];
set_input_transition -min 0.1 [get_ports decrease_duty];
create_generated_clock -name MYGEN_CLK -master MYCLK -source [get_ports clk] -div 1 [get_ports OUT_CLK];
#create_generated_clock -name MYGEN_DIV_CLK -master MYCLK -source [get_ports clk] -div 2 [get_ports out_div_clk]; 
set_output_delay -max 3 -clock [get_clocks MYGEN_CLK] [get_ports PWM_OUT];
set_output_delay -min 1 -clock [get_clocks MYGEN_CLK] [get_ports PWM_OUT];
set_load -max 0.1 [get_ports PWM_OUT];
set_load -min 0.05 [get_ports PWM_OUT];
