#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021194f90130 .scope module, "controller_tb" "controller_tb" 2 2;
 .timescale -9 -12;
v0000021194fef990_0 .net "ALUControl", 1 0, v0000021194fecc60_0;  1 drivers
v0000021194feeb30_0 .var "ALUFlags", 3 0;
v0000021194fee1d0_0 .net "ALUSrcA", 1 0, L_0000021194feee50;  1 drivers
v0000021194fef7b0_0 .net "ALUSrcB", 1 0, L_0000021194feeef0;  1 drivers
v0000021194fee6d0_0 .net "AdrSrc", 0 0, L_0000021194feea90;  1 drivers
v0000021194fee630_0 .net "IRWrite", 0 0, L_0000021194fee450;  1 drivers
v0000021194fef210_0 .net "ImmSrc", 1 0, L_0000021194f8a800;  1 drivers
v0000021194feebd0_0 .var "Instr", 31 12;
v0000021194fee810_0 .net "MemWrite", 0 0, L_0000021194f8a250;  1 drivers
v0000021194feed10_0 .net "PCWrite", 0 0, L_0000021194f8a560;  1 drivers
v0000021194fefd50_0 .net "RegSrc", 1 0, L_0000021194fef670;  1 drivers
v0000021194feedb0_0 .net "RegWrite", 0 0, L_0000021194f8abf0;  1 drivers
v0000021194fef030_0 .net "ResultSrc", 1 0, L_0000021194fef5d0;  1 drivers
v0000021194fef350_0 .var "clk", 0 0;
v0000021194fef8f0_0 .var "reset", 0 0;
S_0000021194f4cdc0 .scope module, "dut" "controller" 2 21, 3 1 0, S_0000021194f90130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0000021194fedf20_0 .net "ALUControl", 1 0, v0000021194fecc60_0;  alias, 1 drivers
v0000021194fec120_0 .net "ALUFlags", 3 0, v0000021194feeb30_0;  1 drivers
v0000021194fed0c0_0 .net "ALUSrcA", 1 0, L_0000021194feee50;  alias, 1 drivers
v0000021194fed8e0_0 .net "ALUSrcB", 1 0, L_0000021194feeef0;  alias, 1 drivers
v0000021194feda20_0 .net "AdrSrc", 0 0, L_0000021194feea90;  alias, 1 drivers
v0000021194fed5c0_0 .net "FlagW", 1 0, v0000021194fece40_0;  1 drivers
v0000021194fed200_0 .net "IRWrite", 0 0, L_0000021194fee450;  alias, 1 drivers
v0000021194fed980_0 .net "ImmSrc", 1 0, L_0000021194f8a800;  alias, 1 drivers
v0000021194fed660_0 .net "Instr", 31 12, v0000021194feebd0_0;  1 drivers
v0000021194fec6c0_0 .net "MemW", 0 0, L_0000021194feff30;  1 drivers
v0000021194fec1c0_0 .net "MemWrite", 0 0, L_0000021194f8a250;  alias, 1 drivers
v0000021194fec260_0 .net "NextPC", 0 0, L_0000021194fee310;  1 drivers
v0000021194f8be00_0 .net "PCS", 0 0, L_0000021194f8a950;  1 drivers
v0000021194fee8b0_0 .net "PCWrite", 0 0, L_0000021194f8a560;  alias, 1 drivers
v0000021194fee270_0 .net "RegSrc", 1 0, L_0000021194fef670;  alias, 1 drivers
v0000021194fef2b0_0 .net "RegW", 0 0, L_0000021194fee9f0;  1 drivers
v0000021194fef170_0 .net "RegWrite", 0 0, L_0000021194f8abf0;  alias, 1 drivers
v0000021194fee770_0 .net "ResultSrc", 1 0, L_0000021194fef5d0;  alias, 1 drivers
v0000021194fee4f0_0 .net "clk", 0 0, v0000021194fef350_0;  1 drivers
v0000021194feec70_0 .net "reset", 0 0, v0000021194fef8f0_0;  1 drivers
L_0000021194fee590 .part v0000021194feebd0_0, 14, 2;
L_0000021194fef0d0 .part v0000021194feebd0_0, 8, 6;
L_0000021194fef3f0 .part v0000021194feebd0_0, 0, 4;
L_0000021194fefe90 .part v0000021194feebd0_0, 16, 4;
S_0000021194f4cf50 .scope module, "cl" "condlogic" 3 58, 4 4 0, S_0000021194f4cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0000021194f8a1e0 .functor AND 2, v0000021194fece40_0, L_0000021194fefb70, C4<11>, C4<11>;
RS_0000021194f92558 .resolv tri, v0000021194f8c760_0, v0000021194f8c800_0;
L_0000021194f8a5d0 .functor AND 1, L_0000021194f8a950, RS_0000021194f92558, C4<1>, C4<1>;
L_0000021194f8a560 .functor OR 1, L_0000021194fee310, L_0000021194f8a5d0, C4<0>, C4<0>;
L_0000021194f8abf0 .functor AND 1, L_0000021194fee9f0, RS_0000021194f92558, C4<1>, C4<1>;
L_0000021194f8a250 .functor AND 1, L_0000021194feff30, RS_0000021194f92558, C4<1>, C4<1>;
v0000021194f8c120_0 .net "ALUFlags", 3 0, v0000021194feeb30_0;  alias, 1 drivers
v0000021194f8b040_0 .net "Cond", 3 0, L_0000021194fefe90;  1 drivers
v0000021194f8b220_0 .net8 "CondEx", 0 0, RS_0000021194f92558;  2 drivers
v0000021194f8b5e0_0 .net "FlagW", 1 0, v0000021194fece40_0;  alias, 1 drivers
v0000021194f8c9e0_0 .net "FlagWriteCond", 1 0, L_0000021194f8a1e0;  1 drivers
v0000021194f8c1c0_0 .net "Flags", 3 0, L_0000021194fefcb0;  1 drivers
v0000021194f8b7c0_0 .net "MemW", 0 0, L_0000021194feff30;  alias, 1 drivers
v0000021194f8bc20_0 .net "MemWrite", 0 0, L_0000021194f8a250;  alias, 1 drivers
v0000021194f8c3a0_0 .net "NextPC", 0 0, L_0000021194fee310;  alias, 1 drivers
v0000021194f8bcc0_0 .net "PCS", 0 0, L_0000021194f8a950;  alias, 1 drivers
v0000021194f8b180_0 .net "PCWrite", 0 0, L_0000021194f8a560;  alias, 1 drivers
v0000021194f8bd60_0 .net "RegW", 0 0, L_0000021194fee9f0;  alias, 1 drivers
v0000021194f8b860_0 .net "RegWrite", 0 0, L_0000021194f8abf0;  alias, 1 drivers
v0000021194f8b360_0 .net *"_ivl_0", 1 0, L_0000021194fefb70;  1 drivers
v0000021194f8b2c0_0 .net *"_ivl_17", 0 0, L_0000021194f8a5d0;  1 drivers
v0000021194f8c4e0_0 .net "clk", 0 0, v0000021194fef350_0;  alias, 1 drivers
v0000021194f8b400_0 .net "reset", 0 0, v0000021194fef8f0_0;  alias, 1 drivers
L_0000021194fefb70 .concat [ 1 1 0 0], RS_0000021194f92558, RS_0000021194f92558;
L_0000021194fee130 .part L_0000021194f8a1e0, 1, 1;
L_0000021194fef490 .part v0000021194feeb30_0, 2, 2;
L_0000021194fef530 .part L_0000021194f8a1e0, 0, 1;
L_0000021194fef710 .part v0000021194feeb30_0, 0, 2;
L_0000021194fefcb0 .concat8 [ 2 2 0 0], v0000021194f8b9a0_0, v0000021194f8ba40_0;
S_0000021194f77bb0 .scope module, "cc" "condcheck" 4 60, 5 1 0, S_0000021194f4cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000021194f89f40 .functor BUFZ 4, L_0000021194fefcb0, C4<0000>, C4<0000>, C4<0000>;
L_0000021194f8a870 .functor XNOR 1, L_0000021194fef850, L_0000021194fefdf0, C4<0>, C4<0>;
v0000021194f8cbc0_0 .net "Cond", 3 0, L_0000021194fefe90;  alias, 1 drivers
v0000021194f8c760_0 .var "CondEx", 0 0;
v0000021194f8bae0_0 .net "Flags", 3 0, L_0000021194fefcb0;  alias, 1 drivers
v0000021194f8b720_0 .net *"_ivl_6", 3 0, L_0000021194f89f40;  1 drivers
v0000021194f8c080_0 .net "carry", 0 0, L_0000021194fefc10;  1 drivers
v0000021194f8b540_0 .net "ge", 0 0, L_0000021194f8a870;  1 drivers
v0000021194f8ae60_0 .net "neg", 0 0, L_0000021194fef850;  1 drivers
v0000021194f8bb80_0 .net "overflow", 0 0, L_0000021194fefdf0;  1 drivers
v0000021194f8b0e0_0 .net "zero", 0 0, L_0000021194fefad0;  1 drivers
E_0000021194f40250/0 .event anyedge, v0000021194f8cbc0_0, v0000021194f8b0e0_0, v0000021194f8c080_0, v0000021194f8ae60_0;
E_0000021194f40250/1 .event anyedge, v0000021194f8bb80_0, v0000021194f8b540_0;
E_0000021194f40250 .event/or E_0000021194f40250/0, E_0000021194f40250/1;
L_0000021194fef850 .part L_0000021194f89f40, 3, 1;
L_0000021194fefad0 .part L_0000021194f89f40, 2, 1;
L_0000021194fefc10 .part L_0000021194f89f40, 1, 1;
L_0000021194fefdf0 .part L_0000021194f89f40, 0, 1;
S_0000021194f77d40 .scope module, "condexreg" "flopr" 4 36, 6 1 0, S_0000021194f4cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000021194f40dd0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0000021194f8c260_0 .net "clk", 0 0, v0000021194fef350_0;  alias, 1 drivers
v0000021194f8cd00_0 .net8 "d", 0 0, RS_0000021194f92558;  alias, 2 drivers
v0000021194f8c800_0 .var "q", 0 0;
v0000021194f8b680_0 .net "reset", 0 0, v0000021194fef8f0_0;  alias, 1 drivers
E_0000021194f3df10 .event posedge, v0000021194f8b680_0, v0000021194f8c260_0;
S_0000021194f66f60 .scope module, "flagwritereg0" "flopenr" 4 44, 7 1 0, S_0000021194f4cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000021194f3de90 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v0000021194f8c440_0 .net "clk", 0 0, v0000021194fef350_0;  alias, 1 drivers
v0000021194f8af00_0 .net "d", 1 0, L_0000021194fef490;  1 drivers
v0000021194f8ca80_0 .net "en", 0 0, L_0000021194fee130;  1 drivers
v0000021194f8ba40_0 .var "q", 1 0;
v0000021194f8c300_0 .net "reset", 0 0, v0000021194fef8f0_0;  alias, 1 drivers
S_0000021194f670f0 .scope module, "flagwritereg1" "flopenr" 4 52, 7 1 0, S_0000021194f4cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000021194f3e010 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v0000021194f8b900_0 .net "clk", 0 0, v0000021194fef350_0;  alias, 1 drivers
v0000021194f8c940_0 .net "d", 1 0, L_0000021194fef710;  1 drivers
v0000021194f8afa0_0 .net "en", 0 0, L_0000021194fef530;  1 drivers
v0000021194f8b9a0_0 .var "q", 1 0;
v0000021194f8c620_0 .net "reset", 0 0, v0000021194fef8f0_0;  alias, 1 drivers
S_0000021194f599f0 .scope module, "dec" "decode" 3 38, 8 1 0, S_0000021194f4cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0000021194f8a720 .functor AND 1, L_0000021194fee3b0, L_0000021194fee9f0, C4<1>, C4<1>;
L_0000021194f8a950 .functor OR 1, L_0000021194f8a720, L_0000021194fee950, C4<0>, C4<0>;
L_0000021194f8a800 .functor BUFZ 2, L_0000021194fee590, C4<00>, C4<00>, C4<00>;
v0000021194fecc60_0 .var "ALUControl", 1 0;
v0000021194fecd00_0 .net "ALUOp", 0 0, L_0000021194fee090;  1 drivers
v0000021194fec080_0 .net "ALUSrcA", 1 0, L_0000021194feee50;  alias, 1 drivers
v0000021194fecda0_0 .net "ALUSrcB", 1 0, L_0000021194feeef0;  alias, 1 drivers
v0000021194fec3a0_0 .net "AdrSrc", 0 0, L_0000021194feea90;  alias, 1 drivers
v0000021194fedc00_0 .net "Branch", 0 0, L_0000021194fee950;  1 drivers
v0000021194fece40_0 .var "FlagW", 1 0;
v0000021194fec8a0_0 .net "Funct", 5 0, L_0000021194fef0d0;  1 drivers
v0000021194fedb60_0 .net "IRWrite", 0 0, L_0000021194fee450;  alias, 1 drivers
v0000021194fedde0_0 .net "ImmSrc", 1 0, L_0000021194f8a800;  alias, 1 drivers
v0000021194fec760_0 .net "MemW", 0 0, L_0000021194feff30;  alias, 1 drivers
v0000021194fecee0_0 .net "NextPC", 0 0, L_0000021194fee310;  alias, 1 drivers
v0000021194fed700_0 .net "Op", 1 0, L_0000021194fee590;  1 drivers
v0000021194fec440_0 .net "PCS", 0 0, L_0000021194f8a950;  alias, 1 drivers
v0000021194fedca0_0 .net "Rd", 3 0, L_0000021194fef3f0;  1 drivers
v0000021194fed160_0 .net "RegSrc", 1 0, L_0000021194fef670;  alias, 1 drivers
v0000021194fed7a0_0 .net "RegW", 0 0, L_0000021194fee9f0;  alias, 1 drivers
v0000021194fede80_0 .net "ResultSrc", 1 0, L_0000021194fef5d0;  alias, 1 drivers
L_0000021195070088 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000021194fec580_0 .net/2u *"_ivl_0", 3 0, L_0000021195070088;  1 drivers
L_00000211950700d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021194fec620_0 .net/2u *"_ivl_12", 1 0, L_00000211950700d0;  1 drivers
v0000021194fed840_0 .net *"_ivl_14", 0 0, L_0000021194feef90;  1 drivers
L_0000021195070118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021194fed2a0_0 .net/2u *"_ivl_19", 1 0, L_0000021195070118;  1 drivers
v0000021194fed480_0 .net *"_ivl_2", 0 0, L_0000021194fee3b0;  1 drivers
v0000021194fec800_0 .net *"_ivl_21", 0 0, L_0000021194fefa30;  1 drivers
v0000021194fec940_0 .net *"_ivl_4", 0 0, L_0000021194f8a720;  1 drivers
v0000021194fec9e0_0 .net "clk", 0 0, v0000021194fef350_0;  alias, 1 drivers
v0000021194fecf80_0 .net "reset", 0 0, v0000021194fef8f0_0;  alias, 1 drivers
E_0000021194f3da10 .event anyedge, v0000021194f8c580_0, v0000021194f84060_0, v0000021194fecc60_0;
L_0000021194fee3b0 .cmp/eq 4, L_0000021194fef3f0, L_0000021195070088;
L_0000021194feef90 .cmp/eq 2, L_0000021194fee590, L_00000211950700d0;
L_0000021194fef670 .concat8 [ 1 1 0 0], L_0000021194feef90, L_0000021194fefa30;
L_0000021194fefa30 .cmp/eq 2, L_0000021194fee590, L_0000021195070118;
S_0000021194f59b80 .scope module, "fsm" "mainfsm" 8 43, 9 1 0, S_0000021194f599f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0000021194f623a0 .param/l "ALUWB" 1 9 42, C4<1000>;
P_0000021194f623d8 .param/l "BRANCH" 1 9 43, C4<1001>;
P_0000021194f62410 .param/l "DECODE" 1 9 35, C4<0001>;
P_0000021194f62448 .param/l "EXECUTEI" 1 9 41, C4<0111>;
P_0000021194f62480 .param/l "EXECUTER" 1 9 40, C4<0110>;
P_0000021194f624b8 .param/l "FETCH" 1 9 34, C4<0000>;
P_0000021194f624f0 .param/l "MEMADR" 1 9 36, C4<0010>;
P_0000021194f62528 .param/l "MEMREAD" 1 9 37, C4<0011>;
P_0000021194f62560 .param/l "MEMWB" 1 9 38, C4<0100>;
P_0000021194f62598 .param/l "MEMWRITE" 1 9 39, C4<0101>;
P_0000021194f625d0 .param/l "UNKNOWN" 1 9 44, C4<1010>;
v0000021194f8c580_0 .net "ALUOp", 0 0, L_0000021194fee090;  alias, 1 drivers
v0000021194f8c6c0_0 .net "ALUSrcA", 1 0, L_0000021194feee50;  alias, 1 drivers
v0000021194f8bea0_0 .net "ALUSrcB", 1 0, L_0000021194feeef0;  alias, 1 drivers
v0000021194f8bf40_0 .net "AdrSrc", 0 0, L_0000021194feea90;  alias, 1 drivers
v0000021194f83fc0_0 .net "Branch", 0 0, L_0000021194fee950;  alias, 1 drivers
v0000021194f84060_0 .net "Funct", 5 0, L_0000021194fef0d0;  alias, 1 drivers
v0000021194f84600_0 .net "IRWrite", 0 0, L_0000021194fee450;  alias, 1 drivers
v0000021194f84920_0 .net "MemW", 0 0, L_0000021194feff30;  alias, 1 drivers
v0000021194fedd40_0 .net "NextPC", 0 0, L_0000021194fee310;  alias, 1 drivers
v0000021194fedac0_0 .net "Op", 1 0, L_0000021194fee590;  alias, 1 drivers
v0000021194fec4e0_0 .net "RegW", 0 0, L_0000021194fee9f0;  alias, 1 drivers
v0000021194fecb20_0 .net "ResultSrc", 1 0, L_0000021194fef5d0;  alias, 1 drivers
v0000021194fecbc0_0 .net *"_ivl_12", 12 0, v0000021194fed340_0;  1 drivers
v0000021194fed520_0 .net "clk", 0 0, v0000021194fef350_0;  alias, 1 drivers
v0000021194fed340_0 .var "controls", 12 0;
v0000021194fec300_0 .var "nextstate", 3 0;
v0000021194feca80_0 .net "reset", 0 0, v0000021194fef8f0_0;  alias, 1 drivers
v0000021194fed3e0_0 .var "state", 3 0;
E_0000021194f3d510 .event anyedge, v0000021194fed3e0_0;
E_0000021194f3d850 .event anyedge, v0000021194fed3e0_0, v0000021194fedac0_0, v0000021194f84060_0;
L_0000021194fee310 .part v0000021194fed340_0, 12, 1;
L_0000021194fee950 .part v0000021194fed340_0, 11, 1;
L_0000021194feff30 .part v0000021194fed340_0, 10, 1;
L_0000021194fee9f0 .part v0000021194fed340_0, 9, 1;
L_0000021194fee450 .part v0000021194fed340_0, 8, 1;
L_0000021194feea90 .part v0000021194fed340_0, 7, 1;
L_0000021194fef5d0 .part v0000021194fed340_0, 5, 2;
L_0000021194feee50 .part v0000021194fed340_0, 3, 2;
L_0000021194feeef0 .part v0000021194fed340_0, 1, 2;
L_0000021194fee090 .part v0000021194fed340_0, 0, 1;
    .scope S_0000021194f59b80;
T_0 ;
    %wait E_0000021194f3df10;
    %load/vec4 v0000021194feca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021194fed3e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021194fec300_0;
    %assign/vec4 v0000021194fed3e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021194f59b80;
T_1 ;
    %wait E_0000021194f3d850;
    %load/vec4 v0000021194fed3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0000021194fedac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0000021194f84060_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0000021194f84060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021194fec300_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021194f59b80;
T_2 ;
    %wait E_0000021194f3d510;
    %load/vec4 v0000021194fed3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v0000021194fed340_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021194f599f0;
T_3 ;
    %wait E_0000021194f3da10;
    %load/vec4 v0000021194fecd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021194fec8a0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000021194fecc60_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021194fecc60_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021194fecc60_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021194fecc60_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021194fecc60_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0000021194fec8a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021194fece40_0, 4, 1;
    %load/vec4 v0000021194fec8a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000021194fecc60_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021194fecc60_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021194fece40_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021194fecc60_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021194fece40_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021194f77d40;
T_4 ;
    %wait E_0000021194f3df10;
    %load/vec4 v0000021194f8b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021194f8c800_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021194f8cd00_0;
    %assign/vec4 v0000021194f8c800_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021194f66f60;
T_5 ;
    %wait E_0000021194f3df10;
    %load/vec4 v0000021194f8c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021194f8ba40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021194f8ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000021194f8af00_0;
    %assign/vec4 v0000021194f8ba40_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021194f670f0;
T_6 ;
    %wait E_0000021194f3df10;
    %load/vec4 v0000021194f8c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021194f8b9a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021194f8afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000021194f8c940_0;
    %assign/vec4 v0000021194f8b9a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021194f77bb0;
T_7 ;
    %wait E_0000021194f40250;
    %load/vec4 v0000021194f8cbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v0000021194f8b0e0_0;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v0000021194f8b0e0_0;
    %inv;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v0000021194f8c080_0;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v0000021194f8c080_0;
    %inv;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v0000021194f8ae60_0;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v0000021194f8ae60_0;
    %inv;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v0000021194f8bb80_0;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v0000021194f8bb80_0;
    %inv;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v0000021194f8c080_0;
    %load/vec4 v0000021194f8b0e0_0;
    %inv;
    %and;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v0000021194f8c080_0;
    %load/vec4 v0000021194f8b0e0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0000021194f8b540_0;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v0000021194f8b540_0;
    %inv;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0000021194f8b0e0_0;
    %inv;
    %load/vec4 v0000021194f8b540_0;
    %and;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0000021194f8b0e0_0;
    %inv;
    %load/vec4 v0000021194f8b540_0;
    %and;
    %inv;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021194f8c760_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021194f90130;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021194fef8f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021194fef8f0_0, 0;
    %end;
    .thread T_8;
    .scope S_0000021194f90130;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021194fef350_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021194fef350_0, 0;
    %delay 1000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021194f90130;
T_10 ;
    %pushi/vec4 918768, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927747, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 926775, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 923764, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 917557, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 919637, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918872, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 40960, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918840, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 696320, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927749, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918904, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 731223, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918647, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 940087, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 940290, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 919807, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 958464, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 940034, 0, 20;
    %store/vec4 v0000021194feebd0_0, 0, 20;
    %delay 8000, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000021194f90130;
T_11 ;
    %vpi_call 2 107 "$dumpfile", "arm_control.vcd" {0 0 0};
    %vpi_call 2 108 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopr.v";
    "flopenr.v";
    "decode.v";
    "mainfsm.v";
