// (c) Copyright 1995-2026 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:hls:transformer:1.0
// IP Revision: 2114614433

`timescale 1ns/1ps

(* IP_DEFINITION_SOURCE = "HLS" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module transformer_design_transformer_0_0 (
  s_axi_control_AWADDR,
  s_axi_control_AWVALID,
  s_axi_control_AWREADY,
  s_axi_control_WDATA,
  s_axi_control_WSTRB,
  s_axi_control_WVALID,
  s_axi_control_WREADY,
  s_axi_control_BRESP,
  s_axi_control_BVALID,
  s_axi_control_BREADY,
  s_axi_control_ARADDR,
  s_axi_control_ARVALID,
  s_axi_control_ARREADY,
  s_axi_control_RDATA,
  s_axi_control_RRESP,
  s_axi_control_RVALID,
  s_axi_control_RREADY,
  ap_clk,
  ap_rst_n,
  interrupt,
  m_axi_axi_ports_AWID,
  m_axi_axi_ports_AWADDR,
  m_axi_axi_ports_AWLEN,
  m_axi_axi_ports_AWSIZE,
  m_axi_axi_ports_AWBURST,
  m_axi_axi_ports_AWLOCK,
  m_axi_axi_ports_AWREGION,
  m_axi_axi_ports_AWCACHE,
  m_axi_axi_ports_AWPROT,
  m_axi_axi_ports_AWQOS,
  m_axi_axi_ports_AWVALID,
  m_axi_axi_ports_AWREADY,
  m_axi_axi_ports_WID,
  m_axi_axi_ports_WDATA,
  m_axi_axi_ports_WSTRB,
  m_axi_axi_ports_WLAST,
  m_axi_axi_ports_WVALID,
  m_axi_axi_ports_WREADY,
  m_axi_axi_ports_BID,
  m_axi_axi_ports_BRESP,
  m_axi_axi_ports_BVALID,
  m_axi_axi_ports_BREADY,
  m_axi_axi_ports_ARID,
  m_axi_axi_ports_ARADDR,
  m_axi_axi_ports_ARLEN,
  m_axi_axi_ports_ARSIZE,
  m_axi_axi_ports_ARBURST,
  m_axi_axi_ports_ARLOCK,
  m_axi_axi_ports_ARREGION,
  m_axi_axi_ports_ARCACHE,
  m_axi_axi_ports_ARPROT,
  m_axi_axi_ports_ARQOS,
  m_axi_axi_ports_ARVALID,
  m_axi_axi_ports_ARREADY,
  m_axi_axi_ports_RID,
  m_axi_axi_ports_RDATA,
  m_axi_axi_ports_RRESP,
  m_axi_axi_ports_RLAST,
  m_axi_axi_ports_RVALID,
  m_axi_axi_ports_RREADY
);

(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *)
input wire [5 : 0] s_axi_control_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *)
input wire s_axi_control_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *)
output wire s_axi_control_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *)
input wire [31 : 0] s_axi_control_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *)
input wire [3 : 0] s_axi_control_WSTRB;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *)
input wire s_axi_control_WVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *)
output wire s_axi_control_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *)
output wire [1 : 0] s_axi_control_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *)
output wire s_axi_control_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *)
input wire s_axi_control_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *)
input wire [5 : 0] s_axi_control_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *)
input wire s_axi_control_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *)
output wire s_axi_control_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *)
output wire [31 : 0] s_axi_control_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *)
output wire [1 : 0] s_axi_control_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *)
output wire s_axi_control_RVALID;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN transformer_design_processing_system7_0_0_FCLK_CLK0, \
NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *)
input wire s_axi_control_RREADY;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_axi_ports, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN transformer_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *)
input wire ap_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *)
input wire ap_rst_n;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *)
output wire interrupt;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWID" *)
output wire [0 : 0] m_axi_axi_ports_AWID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWADDR" *)
output wire [63 : 0] m_axi_axi_ports_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWLEN" *)
output wire [7 : 0] m_axi_axi_ports_AWLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWSIZE" *)
output wire [2 : 0] m_axi_axi_ports_AWSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWBURST" *)
output wire [1 : 0] m_axi_axi_ports_AWBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWLOCK" *)
output wire [1 : 0] m_axi_axi_ports_AWLOCK;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWREGION" *)
output wire [3 : 0] m_axi_axi_ports_AWREGION;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWCACHE" *)
output wire [3 : 0] m_axi_axi_ports_AWCACHE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWPROT" *)
output wire [2 : 0] m_axi_axi_ports_AWPROT;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWQOS" *)
output wire [3 : 0] m_axi_axi_ports_AWQOS;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWVALID" *)
output wire m_axi_axi_ports_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports AWREADY" *)
input wire m_axi_axi_ports_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports WID" *)
output wire [0 : 0] m_axi_axi_ports_WID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports WDATA" *)
output wire [31 : 0] m_axi_axi_ports_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports WSTRB" *)
output wire [3 : 0] m_axi_axi_ports_WSTRB;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports WLAST" *)
output wire m_axi_axi_ports_WLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports WVALID" *)
output wire m_axi_axi_ports_WVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports WREADY" *)
input wire m_axi_axi_ports_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports BID" *)
input wire [0 : 0] m_axi_axi_ports_BID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports BRESP" *)
input wire [1 : 0] m_axi_axi_ports_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports BVALID" *)
input wire m_axi_axi_ports_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports BREADY" *)
output wire m_axi_axi_ports_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARID" *)
output wire [0 : 0] m_axi_axi_ports_ARID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARADDR" *)
output wire [63 : 0] m_axi_axi_ports_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARLEN" *)
output wire [7 : 0] m_axi_axi_ports_ARLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARSIZE" *)
output wire [2 : 0] m_axi_axi_ports_ARSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARBURST" *)
output wire [1 : 0] m_axi_axi_ports_ARBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARLOCK" *)
output wire [1 : 0] m_axi_axi_ports_ARLOCK;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARREGION" *)
output wire [3 : 0] m_axi_axi_ports_ARREGION;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARCACHE" *)
output wire [3 : 0] m_axi_axi_ports_ARCACHE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARPROT" *)
output wire [2 : 0] m_axi_axi_ports_ARPROT;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARQOS" *)
output wire [3 : 0] m_axi_axi_ports_ARQOS;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARVALID" *)
output wire m_axi_axi_ports_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports ARREADY" *)
input wire m_axi_axi_ports_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports RID" *)
input wire [0 : 0] m_axi_axi_ports_RID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports RDATA" *)
input wire [31 : 0] m_axi_axi_ports_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports RRESP" *)
input wire [1 : 0] m_axi_axi_ports_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports RLAST" *)
input wire m_axi_axi_ports_RLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports RVALID" *)
input wire m_axi_axi_ports_RVALID;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_axi_ports, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMA\
IN transformer_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_axi_ports RREADY" *)
output wire m_axi_axi_ports_RREADY;

(* SDX_KERNEL = "true" *)
(* SDX_KERNEL_TYPE = "hls" *)
(* SDX_KERNEL_SIM_INST = "" *)
  transformer #(
    .C_S_AXI_CONTROL_ADDR_WIDTH(6),
    .C_S_AXI_CONTROL_DATA_WIDTH(32),
    .C_M_AXI_AXI_PORTS_ID_WIDTH(1),
    .C_M_AXI_AXI_PORTS_ADDR_WIDTH(64),
    .C_M_AXI_AXI_PORTS_DATA_WIDTH(32),
    .C_M_AXI_AXI_PORTS_AWUSER_WIDTH(1),
    .C_M_AXI_AXI_PORTS_ARUSER_WIDTH(1),
    .C_M_AXI_AXI_PORTS_WUSER_WIDTH(1),
    .C_M_AXI_AXI_PORTS_RUSER_WIDTH(1),
    .C_M_AXI_AXI_PORTS_BUSER_WIDTH(1),
    .C_M_AXI_AXI_PORTS_USER_VALUE(32'H00000000),
    .C_M_AXI_AXI_PORTS_PROT_VALUE(3'B000),
    .C_M_AXI_AXI_PORTS_CACHE_VALUE(4'B0011)
  ) inst (
    .s_axi_control_AWADDR(s_axi_control_AWADDR),
    .s_axi_control_AWVALID(s_axi_control_AWVALID),
    .s_axi_control_AWREADY(s_axi_control_AWREADY),
    .s_axi_control_WDATA(s_axi_control_WDATA),
    .s_axi_control_WSTRB(s_axi_control_WSTRB),
    .s_axi_control_WVALID(s_axi_control_WVALID),
    .s_axi_control_WREADY(s_axi_control_WREADY),
    .s_axi_control_BRESP(s_axi_control_BRESP),
    .s_axi_control_BVALID(s_axi_control_BVALID),
    .s_axi_control_BREADY(s_axi_control_BREADY),
    .s_axi_control_ARADDR(s_axi_control_ARADDR),
    .s_axi_control_ARVALID(s_axi_control_ARVALID),
    .s_axi_control_ARREADY(s_axi_control_ARREADY),
    .s_axi_control_RDATA(s_axi_control_RDATA),
    .s_axi_control_RRESP(s_axi_control_RRESP),
    .s_axi_control_RVALID(s_axi_control_RVALID),
    .s_axi_control_RREADY(s_axi_control_RREADY),
    .ap_clk(ap_clk),
    .ap_rst_n(ap_rst_n),
    .interrupt(interrupt),
    .m_axi_axi_ports_AWID(m_axi_axi_ports_AWID),
    .m_axi_axi_ports_AWADDR(m_axi_axi_ports_AWADDR),
    .m_axi_axi_ports_AWLEN(m_axi_axi_ports_AWLEN),
    .m_axi_axi_ports_AWSIZE(m_axi_axi_ports_AWSIZE),
    .m_axi_axi_ports_AWBURST(m_axi_axi_ports_AWBURST),
    .m_axi_axi_ports_AWLOCK(m_axi_axi_ports_AWLOCK),
    .m_axi_axi_ports_AWREGION(m_axi_axi_ports_AWREGION),
    .m_axi_axi_ports_AWCACHE(m_axi_axi_ports_AWCACHE),
    .m_axi_axi_ports_AWPROT(m_axi_axi_ports_AWPROT),
    .m_axi_axi_ports_AWQOS(m_axi_axi_ports_AWQOS),
    .m_axi_axi_ports_AWUSER(),
    .m_axi_axi_ports_AWVALID(m_axi_axi_ports_AWVALID),
    .m_axi_axi_ports_AWREADY(m_axi_axi_ports_AWREADY),
    .m_axi_axi_ports_WID(m_axi_axi_ports_WID),
    .m_axi_axi_ports_WDATA(m_axi_axi_ports_WDATA),
    .m_axi_axi_ports_WSTRB(m_axi_axi_ports_WSTRB),
    .m_axi_axi_ports_WLAST(m_axi_axi_ports_WLAST),
    .m_axi_axi_ports_WUSER(),
    .m_axi_axi_ports_WVALID(m_axi_axi_ports_WVALID),
    .m_axi_axi_ports_WREADY(m_axi_axi_ports_WREADY),
    .m_axi_axi_ports_BID(m_axi_axi_ports_BID),
    .m_axi_axi_ports_BRESP(m_axi_axi_ports_BRESP),
    .m_axi_axi_ports_BUSER(1'B0),
    .m_axi_axi_ports_BVALID(m_axi_axi_ports_BVALID),
    .m_axi_axi_ports_BREADY(m_axi_axi_ports_BREADY),
    .m_axi_axi_ports_ARID(m_axi_axi_ports_ARID),
    .m_axi_axi_ports_ARADDR(m_axi_axi_ports_ARADDR),
    .m_axi_axi_ports_ARLEN(m_axi_axi_ports_ARLEN),
    .m_axi_axi_ports_ARSIZE(m_axi_axi_ports_ARSIZE),
    .m_axi_axi_ports_ARBURST(m_axi_axi_ports_ARBURST),
    .m_axi_axi_ports_ARLOCK(m_axi_axi_ports_ARLOCK),
    .m_axi_axi_ports_ARREGION(m_axi_axi_ports_ARREGION),
    .m_axi_axi_ports_ARCACHE(m_axi_axi_ports_ARCACHE),
    .m_axi_axi_ports_ARPROT(m_axi_axi_ports_ARPROT),
    .m_axi_axi_ports_ARQOS(m_axi_axi_ports_ARQOS),
    .m_axi_axi_ports_ARUSER(),
    .m_axi_axi_ports_ARVALID(m_axi_axi_ports_ARVALID),
    .m_axi_axi_ports_ARREADY(m_axi_axi_ports_ARREADY),
    .m_axi_axi_ports_RID(m_axi_axi_ports_RID),
    .m_axi_axi_ports_RDATA(m_axi_axi_ports_RDATA),
    .m_axi_axi_ports_RRESP(m_axi_axi_ports_RRESP),
    .m_axi_axi_ports_RLAST(m_axi_axi_ports_RLAST),
    .m_axi_axi_ports_RUSER(1'B0),
    .m_axi_axi_ports_RVALID(m_axi_axi_ports_RVALID),
    .m_axi_axi_ports_RREADY(m_axi_axi_ports_RREADY)
  );
endmodule
