{
  "module_name": "r8a7790-clock.h",
  "hash_id": "54e860438ff163b41fdfdd703a71d42b37ab0fc447dcff061c1a4fbce1633a29",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r8a7790-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_R8A7790_H__\n#define __DT_BINDINGS_CLOCK_R8A7790_H__\n\n \n#define R8A7790_CLK_MAIN\t\t0\n#define R8A7790_CLK_PLL0\t\t1\n#define R8A7790_CLK_PLL1\t\t2\n#define R8A7790_CLK_PLL3\t\t3\n#define R8A7790_CLK_LB\t\t\t4\n#define R8A7790_CLK_QSPI\t\t5\n#define R8A7790_CLK_SDH\t\t\t6\n#define R8A7790_CLK_SD0\t\t\t7\n#define R8A7790_CLK_SD1\t\t\t8\n#define R8A7790_CLK_Z\t\t\t9\n#define R8A7790_CLK_RCAN\t\t10\n#define R8A7790_CLK_ADSP\t\t11\n\n \n#define R8A7790_CLK_MSIOF0\t\t0\n\n \n#define R8A7790_CLK_VCP1\t\t0\n#define R8A7790_CLK_VCP0\t\t1\n#define R8A7790_CLK_VPC1\t\t2\n#define R8A7790_CLK_VPC0\t\t3\n#define R8A7790_CLK_JPU\t\t\t6\n#define R8A7790_CLK_SSP1\t\t9\n#define R8A7790_CLK_TMU1\t\t11\n#define R8A7790_CLK_3DG\t\t\t12\n#define R8A7790_CLK_2DDMAC\t\t15\n#define R8A7790_CLK_FDP1_2\t\t17\n#define R8A7790_CLK_FDP1_1\t\t18\n#define R8A7790_CLK_FDP1_0\t\t19\n#define R8A7790_CLK_TMU3\t\t21\n#define R8A7790_CLK_TMU2\t\t22\n#define R8A7790_CLK_CMT0\t\t24\n#define R8A7790_CLK_TMU0\t\t25\n#define R8A7790_CLK_VSP1_DU1\t\t27\n#define R8A7790_CLK_VSP1_DU0\t\t28\n#define R8A7790_CLK_VSP1_R\t\t30\n#define R8A7790_CLK_VSP1_S\t\t31\n\n \n#define R8A7790_CLK_SCIFA2\t\t2\n#define R8A7790_CLK_SCIFA1\t\t3\n#define R8A7790_CLK_SCIFA0\t\t4\n#define R8A7790_CLK_MSIOF2\t\t5\n#define R8A7790_CLK_SCIFB0\t\t6\n#define R8A7790_CLK_SCIFB1\t\t7\n#define R8A7790_CLK_MSIOF1\t\t8\n#define R8A7790_CLK_MSIOF3\t\t15\n#define R8A7790_CLK_SCIFB2\t\t16\n#define R8A7790_CLK_SYS_DMAC1\t\t18\n#define R8A7790_CLK_SYS_DMAC0\t\t19\n\n \n#define R8A7790_CLK_IIC2\t\t0\n#define R8A7790_CLK_TPU0\t\t4\n#define R8A7790_CLK_MMCIF1\t\t5\n#define R8A7790_CLK_SCIF2\t\t10\n#define R8A7790_CLK_SDHI3\t\t11\n#define R8A7790_CLK_SDHI2\t\t12\n#define R8A7790_CLK_SDHI1\t\t13\n#define R8A7790_CLK_SDHI0\t\t14\n#define R8A7790_CLK_MMCIF0\t\t15\n#define R8A7790_CLK_IIC0\t\t18\n#define R8A7790_CLK_PCIEC\t\t19\n#define R8A7790_CLK_IIC1\t\t23\n#define R8A7790_CLK_SSUSB\t\t28\n#define R8A7790_CLK_CMT1\t\t29\n#define R8A7790_CLK_USBDMAC0\t\t30\n#define R8A7790_CLK_USBDMAC1\t\t31\n\n \n#define R8A7790_CLK_IRQC\t\t7\n#define R8A7790_CLK_INTC_SYS\t\t8\n\n \n#define R8A7790_CLK_AUDIO_DMAC1\t\t1\n#define R8A7790_CLK_AUDIO_DMAC0\t\t2\n#define R8A7790_CLK_ADSP_MOD\t\t6\n#define R8A7790_CLK_THERMAL\t\t22\n#define R8A7790_CLK_PWM\t\t\t23\n\n \n#define R8A7790_CLK_EHCI\t\t3\n#define R8A7790_CLK_HSUSB\t\t4\n#define R8A7790_CLK_HSCIF1\t\t16\n#define R8A7790_CLK_HSCIF0\t\t17\n#define R8A7790_CLK_SCIF1\t\t20\n#define R8A7790_CLK_SCIF0\t\t21\n#define R8A7790_CLK_DU2\t\t\t22\n#define R8A7790_CLK_DU1\t\t\t23\n#define R8A7790_CLK_DU0\t\t\t24\n#define R8A7790_CLK_LVDS1\t\t25\n#define R8A7790_CLK_LVDS0\t\t26\n\n \n#define R8A7790_CLK_MLB\t\t\t2\n#define R8A7790_CLK_VIN3\t\t8\n#define R8A7790_CLK_VIN2\t\t9\n#define R8A7790_CLK_VIN1\t\t10\n#define R8A7790_CLK_VIN0\t\t11\n#define R8A7790_CLK_ETHERAVB\t\t12\n#define R8A7790_CLK_ETHER\t\t13\n#define R8A7790_CLK_SATA1\t\t14\n#define R8A7790_CLK_SATA0\t\t15\n\n \n#define R8A7790_CLK_GPIO5\t\t7\n#define R8A7790_CLK_GPIO4\t\t8\n#define R8A7790_CLK_GPIO3\t\t9\n#define R8A7790_CLK_GPIO2\t\t10\n#define R8A7790_CLK_GPIO1\t\t11\n#define R8A7790_CLK_GPIO0\t\t12\n#define R8A7790_CLK_RCAN1\t\t15\n#define R8A7790_CLK_RCAN0\t\t16\n#define R8A7790_CLK_QSPI_MOD\t\t17\n#define R8A7790_CLK_IICDVFS\t\t26\n#define R8A7790_CLK_I2C3\t\t28\n#define R8A7790_CLK_I2C2\t\t29\n#define R8A7790_CLK_I2C1\t\t30\n#define R8A7790_CLK_I2C0\t\t31\n\n \n#define R8A7790_CLK_SSI_ALL\t\t5\n#define R8A7790_CLK_SSI9\t\t6\n#define R8A7790_CLK_SSI8\t\t7\n#define R8A7790_CLK_SSI7\t\t8\n#define R8A7790_CLK_SSI6\t\t9\n#define R8A7790_CLK_SSI5\t\t10\n#define R8A7790_CLK_SSI4\t\t11\n#define R8A7790_CLK_SSI3\t\t12\n#define R8A7790_CLK_SSI2\t\t13\n#define R8A7790_CLK_SSI1\t\t14\n#define R8A7790_CLK_SSI0\t\t15\n#define R8A7790_CLK_SCU_ALL\t\t17\n#define R8A7790_CLK_SCU_DVC1\t\t18\n#define R8A7790_CLK_SCU_DVC0\t\t19\n#define R8A7790_CLK_SCU_CTU1_MIX1\t20\n#define R8A7790_CLK_SCU_CTU0_MIX0\t21\n#define R8A7790_CLK_SCU_SRC9\t\t22\n#define R8A7790_CLK_SCU_SRC8\t\t23\n#define R8A7790_CLK_SCU_SRC7\t\t24\n#define R8A7790_CLK_SCU_SRC6\t\t25\n#define R8A7790_CLK_SCU_SRC5\t\t26\n#define R8A7790_CLK_SCU_SRC4\t\t27\n#define R8A7790_CLK_SCU_SRC3\t\t28\n#define R8A7790_CLK_SCU_SRC2\t\t29\n#define R8A7790_CLK_SCU_SRC1\t\t30\n#define R8A7790_CLK_SCU_SRC0\t\t31\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}