module Hash(
	input logic Q,
	input logic Q_n,
	input logic C,
	output logic D,
	output logic Ci
);

	assign Ci = Q & Q_n & C;
endmodule 