
PdM-PCSE_TP_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047c0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  080048cc  080048cc  000148cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d60  08004d60  00020134  2**0
                  CONTENTS
  4 .ARM          00000000  08004d60  08004d60  00020134  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d60  08004d60  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d60  08004d60  00014d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d64  08004d64  00014d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  08004d68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  20000134  08004e9c  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  08004e9c  000203cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002015d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f5f7  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002682  00000000  00000000  0002f797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001020  00000000  00000000  00031e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb5  00000000  00000000  00032e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018d10  00000000  00000000  00033af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013db1  00000000  00000000  0004c805  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008d685  00000000  00000000  000605b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004904  00000000  00000000  000edc3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000f2540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000134 	.word	0x20000134
 8000128:	00000000 	.word	0x00000000
 800012c:	080048b4 	.word	0x080048b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000138 	.word	0x20000138
 8000148:	080048b4 	.word	0x080048b4

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f001 fa0d 	bl	8001570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f81b 	bl	8000190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f855 	bl	8000208 <MX_GPIO_Init>
  //MX_USART2_UART_Init();
  //MX_I2C1_Init();
  //MX_TIM2_Init();
  /* USER CODE BEGIN 2 */
  uartInit();
 800015e:	f001 f979 	bl	8001454 <uartInit>
  i2c_init();
 8000162:	f000 fd9b 	bl	8000c9c <i2c_init>
  motor_init();
 8000166:	f000 fb67 	bl	8000838 <motor_init>
  timer_init();
 800016a:	f000 fbf3 	bl	8000954 <timer_init>

  debounceFSM_init();
 800016e:	f000 fa5d 	bl	800062c <debounceFSM_init>
  menuMEF_init();
 8000172:	f000 fdbd 	bl	8000cf0 <menuMEF_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  action_t menuAction = NONE; // inicializa la accion del menu en "ninguna accion"
 8000176:	2300      	movs	r3, #0
 8000178:	71fb      	strb	r3, [r7, #7]

  while(1){

	  debounceFSM_update(); // checkear el estado del pulsador y actualizar su valor
 800017a:	f000 fa67 	bl	800064c <debounceFSM_update>
	  menuAction = menuMEF_update(); // obtener la accion del pulsador (NONE, EXECUTE, NEXT)
 800017e:	f000 fe03 	bl	8000d88 <menuMEF_update>
 8000182:	4603      	mov	r3, r0
 8000184:	71fb      	strb	r3, [r7, #7]
	  menuMEF_set_state(menuAction); // ejecutar la accion correspondiente al estado y a la accion del pulsador
 8000186:	79fb      	ldrb	r3, [r7, #7]
 8000188:	4618      	mov	r0, r3
 800018a:	f000 fe53 	bl	8000e34 <menuMEF_set_state>
	  debounceFSM_update(); // checkear el estado del pulsador y actualizar su valor
 800018e:	e7f4      	b.n	800017a <main+0x2e>

08000190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b090      	sub	sp, #64	; 0x40
 8000194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000196:	f107 0318 	add.w	r3, r7, #24
 800019a:	2228      	movs	r2, #40	; 0x28
 800019c:	2100      	movs	r1, #0
 800019e:	4618      	mov	r0, r3
 80001a0:	f003 fef6 	bl	8003f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	605a      	str	r2, [r3, #4]
 80001ac:	609a      	str	r2, [r3, #8]
 80001ae:	60da      	str	r2, [r3, #12]
 80001b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001b2:	2301      	movs	r3, #1
 80001b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80001b6:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80001ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001bc:	2300      	movs	r3, #0
 80001be:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c0:	f107 0318 	add.w	r3, r7, #24
 80001c4:	4618      	mov	r0, r3
 80001c6:	f002 f9f1 	bl	80025ac <HAL_RCC_OscConfig>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d001      	beq.n	80001d4 <SystemClock_Config+0x44>
  {
    Error_Handler();
 80001d0:	f000 f888 	bl	80002e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d4:	230f      	movs	r3, #15
 80001d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80001d8:	2301      	movs	r3, #1
 80001da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e6:	2300      	movs	r3, #0
 80001e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	2100      	movs	r1, #0
 80001ee:	4618      	mov	r0, r3
 80001f0:	f002 fc5e 	bl	8002ab0 <HAL_RCC_ClockConfig>
 80001f4:	4603      	mov	r3, r0
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d001      	beq.n	80001fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001fa:	f000 f873 	bl	80002e4 <Error_Handler>
  }
}
 80001fe:	bf00      	nop
 8000200:	3740      	adds	r7, #64	; 0x40
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
	...

08000208 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b088      	sub	sp, #32
 800020c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800020e:	f107 0310 	add.w	r3, r7, #16
 8000212:	2200      	movs	r2, #0
 8000214:	601a      	str	r2, [r3, #0]
 8000216:	605a      	str	r2, [r3, #4]
 8000218:	609a      	str	r2, [r3, #8]
 800021a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800021c:	4b2d      	ldr	r3, [pc, #180]	; (80002d4 <MX_GPIO_Init+0xcc>)
 800021e:	699b      	ldr	r3, [r3, #24]
 8000220:	4a2c      	ldr	r2, [pc, #176]	; (80002d4 <MX_GPIO_Init+0xcc>)
 8000222:	f043 0310 	orr.w	r3, r3, #16
 8000226:	6193      	str	r3, [r2, #24]
 8000228:	4b2a      	ldr	r3, [pc, #168]	; (80002d4 <MX_GPIO_Init+0xcc>)
 800022a:	699b      	ldr	r3, [r3, #24]
 800022c:	f003 0310 	and.w	r3, r3, #16
 8000230:	60fb      	str	r3, [r7, #12]
 8000232:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000234:	4b27      	ldr	r3, [pc, #156]	; (80002d4 <MX_GPIO_Init+0xcc>)
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	4a26      	ldr	r2, [pc, #152]	; (80002d4 <MX_GPIO_Init+0xcc>)
 800023a:	f043 0320 	orr.w	r3, r3, #32
 800023e:	6193      	str	r3, [r2, #24]
 8000240:	4b24      	ldr	r3, [pc, #144]	; (80002d4 <MX_GPIO_Init+0xcc>)
 8000242:	699b      	ldr	r3, [r3, #24]
 8000244:	f003 0320 	and.w	r3, r3, #32
 8000248:	60bb      	str	r3, [r7, #8]
 800024a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800024c:	4b21      	ldr	r3, [pc, #132]	; (80002d4 <MX_GPIO_Init+0xcc>)
 800024e:	699b      	ldr	r3, [r3, #24]
 8000250:	4a20      	ldr	r2, [pc, #128]	; (80002d4 <MX_GPIO_Init+0xcc>)
 8000252:	f043 0304 	orr.w	r3, r3, #4
 8000256:	6193      	str	r3, [r2, #24]
 8000258:	4b1e      	ldr	r3, [pc, #120]	; (80002d4 <MX_GPIO_Init+0xcc>)
 800025a:	699b      	ldr	r3, [r3, #24]
 800025c:	f003 0304 	and.w	r3, r3, #4
 8000260:	607b      	str	r3, [r7, #4]
 8000262:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000264:	4b1b      	ldr	r3, [pc, #108]	; (80002d4 <MX_GPIO_Init+0xcc>)
 8000266:	699b      	ldr	r3, [r3, #24]
 8000268:	4a1a      	ldr	r2, [pc, #104]	; (80002d4 <MX_GPIO_Init+0xcc>)
 800026a:	f043 0308 	orr.w	r3, r3, #8
 800026e:	6193      	str	r3, [r2, #24]
 8000270:	4b18      	ldr	r3, [pc, #96]	; (80002d4 <MX_GPIO_Init+0xcc>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	f003 0308 	and.w	r3, r3, #8
 8000278:	603b      	str	r3, [r7, #0]
 800027a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIRECTION_Pin|ENABLE_Pin|LD2_Pin, GPIO_PIN_RESET);
 800027c:	2200      	movs	r2, #0
 800027e:	2132      	movs	r1, #50	; 0x32
 8000280:	4815      	ldr	r0, [pc, #84]	; (80002d8 <MX_GPIO_Init+0xd0>)
 8000282:	f001 fca4 	bl	8001bce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000286:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800028a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800028c:	4b13      	ldr	r3, [pc, #76]	; (80002dc <MX_GPIO_Init+0xd4>)
 800028e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000290:	2300      	movs	r3, #0
 8000292:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000294:	f107 0310 	add.w	r3, r7, #16
 8000298:	4619      	mov	r1, r3
 800029a:	4811      	ldr	r0, [pc, #68]	; (80002e0 <MX_GPIO_Init+0xd8>)
 800029c:	f001 fafc 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIRECTION_Pin ENABLE_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DIRECTION_Pin|ENABLE_Pin|LD2_Pin;
 80002a0:	2332      	movs	r3, #50	; 0x32
 80002a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002a4:	2301      	movs	r3, #1
 80002a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a8:	2300      	movs	r3, #0
 80002aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ac:	2302      	movs	r3, #2
 80002ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b0:	f107 0310 	add.w	r3, r7, #16
 80002b4:	4619      	mov	r1, r3
 80002b6:	4808      	ldr	r0, [pc, #32]	; (80002d8 <MX_GPIO_Init+0xd0>)
 80002b8:	f001 faee 	bl	8001898 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80002bc:	2200      	movs	r2, #0
 80002be:	2100      	movs	r1, #0
 80002c0:	2028      	movs	r0, #40	; 0x28
 80002c2:	f001 fab2 	bl	800182a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80002c6:	2028      	movs	r0, #40	; 0x28
 80002c8:	f001 facb 	bl	8001862 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002cc:	bf00      	nop
 80002ce:	3720      	adds	r7, #32
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40021000 	.word	0x40021000
 80002d8:	40010800 	.word	0x40010800
 80002dc:	10110000 	.word	0x10110000
 80002e0:	40011000 	.word	0x40011000

080002e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002e8:	b672      	cpsid	i
}
 80002ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002ec:	e7fe      	b.n	80002ec <Error_Handler+0x8>
	...

080002f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002f6:	4b15      	ldr	r3, [pc, #84]	; (800034c <HAL_MspInit+0x5c>)
 80002f8:	699b      	ldr	r3, [r3, #24]
 80002fa:	4a14      	ldr	r2, [pc, #80]	; (800034c <HAL_MspInit+0x5c>)
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	6193      	str	r3, [r2, #24]
 8000302:	4b12      	ldr	r3, [pc, #72]	; (800034c <HAL_MspInit+0x5c>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	f003 0301 	and.w	r3, r3, #1
 800030a:	60bb      	str	r3, [r7, #8]
 800030c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800030e:	4b0f      	ldr	r3, [pc, #60]	; (800034c <HAL_MspInit+0x5c>)
 8000310:	69db      	ldr	r3, [r3, #28]
 8000312:	4a0e      	ldr	r2, [pc, #56]	; (800034c <HAL_MspInit+0x5c>)
 8000314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000318:	61d3      	str	r3, [r2, #28]
 800031a:	4b0c      	ldr	r3, [pc, #48]	; (800034c <HAL_MspInit+0x5c>)
 800031c:	69db      	ldr	r3, [r3, #28]
 800031e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000326:	4b0a      	ldr	r3, [pc, #40]	; (8000350 <HAL_MspInit+0x60>)
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	60fb      	str	r3, [r7, #12]
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000332:	60fb      	str	r3, [r7, #12]
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800033a:	60fb      	str	r3, [r7, #12]
 800033c:	4a04      	ldr	r2, [pc, #16]	; (8000350 <HAL_MspInit+0x60>)
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000342:	bf00      	nop
 8000344:	3714      	adds	r7, #20
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr
 800034c:	40021000 	.word	0x40021000
 8000350:	40010000 	.word	0x40010000

08000354 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b08a      	sub	sp, #40	; 0x28
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035c:	f107 0314 	add.w	r3, r7, #20
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	605a      	str	r2, [r3, #4]
 8000366:	609a      	str	r2, [r3, #8]
 8000368:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a1d      	ldr	r2, [pc, #116]	; (80003e4 <HAL_I2C_MspInit+0x90>)
 8000370:	4293      	cmp	r3, r2
 8000372:	d132      	bne.n	80003da <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000374:	4b1c      	ldr	r3, [pc, #112]	; (80003e8 <HAL_I2C_MspInit+0x94>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	4a1b      	ldr	r2, [pc, #108]	; (80003e8 <HAL_I2C_MspInit+0x94>)
 800037a:	f043 0308 	orr.w	r3, r3, #8
 800037e:	6193      	str	r3, [r2, #24]
 8000380:	4b19      	ldr	r3, [pc, #100]	; (80003e8 <HAL_I2C_MspInit+0x94>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	f003 0308 	and.w	r3, r3, #8
 8000388:	613b      	str	r3, [r7, #16]
 800038a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800038c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000390:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000392:	2312      	movs	r3, #18
 8000394:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000396:	2303      	movs	r3, #3
 8000398:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800039a:	f107 0314 	add.w	r3, r7, #20
 800039e:	4619      	mov	r1, r3
 80003a0:	4812      	ldr	r0, [pc, #72]	; (80003ec <HAL_I2C_MspInit+0x98>)
 80003a2:	f001 fa79 	bl	8001898 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <HAL_I2C_MspInit+0x9c>)
 80003a8:	685b      	ldr	r3, [r3, #4]
 80003aa:	627b      	str	r3, [r7, #36]	; 0x24
 80003ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003ae:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80003b2:	627b      	str	r3, [r7, #36]	; 0x24
 80003b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	627b      	str	r3, [r7, #36]	; 0x24
 80003bc:	4a0c      	ldr	r2, [pc, #48]	; (80003f0 <HAL_I2C_MspInit+0x9c>)
 80003be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003c0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80003c2:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <HAL_I2C_MspInit+0x94>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	4a08      	ldr	r2, [pc, #32]	; (80003e8 <HAL_I2C_MspInit+0x94>)
 80003c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003cc:	61d3      	str	r3, [r2, #28]
 80003ce:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <HAL_I2C_MspInit+0x94>)
 80003d0:	69db      	ldr	r3, [r3, #28]
 80003d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80003da:	bf00      	nop
 80003dc:	3728      	adds	r7, #40	; 0x28
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40005400 	.word	0x40005400
 80003e8:	40021000 	.word	0x40021000
 80003ec:	40010c00 	.word	0x40010c00
 80003f0:	40010000 	.word	0x40010000

080003f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000404:	d10b      	bne.n	800041e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <HAL_TIM_Base_MspInit+0x34>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	4a07      	ldr	r2, [pc, #28]	; (8000428 <HAL_TIM_Base_MspInit+0x34>)
 800040c:	f043 0301 	orr.w	r3, r3, #1
 8000410:	61d3      	str	r3, [r2, #28]
 8000412:	4b05      	ldr	r3, [pc, #20]	; (8000428 <HAL_TIM_Base_MspInit+0x34>)
 8000414:	69db      	ldr	r3, [r3, #28]
 8000416:	f003 0301 	and.w	r3, r3, #1
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800041e:	bf00      	nop
 8000420:	3714      	adds	r7, #20
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr
 8000428:	40021000 	.word	0x40021000

0800042c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b088      	sub	sp, #32
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 0310 	add.w	r3, r7, #16
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800044a:	d117      	bne.n	800047c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800044c:	4b0d      	ldr	r3, [pc, #52]	; (8000484 <HAL_TIM_MspPostInit+0x58>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	4a0c      	ldr	r2, [pc, #48]	; (8000484 <HAL_TIM_MspPostInit+0x58>)
 8000452:	f043 0304 	orr.w	r3, r3, #4
 8000456:	6193      	str	r3, [r2, #24]
 8000458:	4b0a      	ldr	r3, [pc, #40]	; (8000484 <HAL_TIM_MspPostInit+0x58>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	f003 0304 	and.w	r3, r3, #4
 8000460:	60fb      	str	r3, [r7, #12]
 8000462:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STEP_Pin;
 8000464:	2301      	movs	r3, #1
 8000466:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000468:	2302      	movs	r3, #2
 800046a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046c:	2302      	movs	r3, #2
 800046e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP_GPIO_Port, &GPIO_InitStruct);
 8000470:	f107 0310 	add.w	r3, r7, #16
 8000474:	4619      	mov	r1, r3
 8000476:	4804      	ldr	r0, [pc, #16]	; (8000488 <HAL_TIM_MspPostInit+0x5c>)
 8000478:	f001 fa0e 	bl	8001898 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800047c:	bf00      	nop
 800047e:	3720      	adds	r7, #32
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000
 8000488:	40010800 	.word	0x40010800

0800048c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b088      	sub	sp, #32
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000494:	f107 0310 	add.w	r3, r7, #16
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
 800049c:	605a      	str	r2, [r3, #4]
 800049e:	609a      	str	r2, [r3, #8]
 80004a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	4a15      	ldr	r2, [pc, #84]	; (80004fc <HAL_UART_MspInit+0x70>)
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d123      	bne.n	80004f4 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004ac:	4b14      	ldr	r3, [pc, #80]	; (8000500 <HAL_UART_MspInit+0x74>)
 80004ae:	69db      	ldr	r3, [r3, #28]
 80004b0:	4a13      	ldr	r2, [pc, #76]	; (8000500 <HAL_UART_MspInit+0x74>)
 80004b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b6:	61d3      	str	r3, [r2, #28]
 80004b8:	4b11      	ldr	r3, [pc, #68]	; (8000500 <HAL_UART_MspInit+0x74>)
 80004ba:	69db      	ldr	r3, [r3, #28]
 80004bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004c0:	60fb      	str	r3, [r7, #12]
 80004c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c4:	4b0e      	ldr	r3, [pc, #56]	; (8000500 <HAL_UART_MspInit+0x74>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a0d      	ldr	r2, [pc, #52]	; (8000500 <HAL_UART_MspInit+0x74>)
 80004ca:	f043 0304 	orr.w	r3, r3, #4
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b0b      	ldr	r3, [pc, #44]	; (8000500 <HAL_UART_MspInit+0x74>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f003 0304 	and.w	r3, r3, #4
 80004d8:	60bb      	str	r3, [r7, #8]
 80004da:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004dc:	230c      	movs	r3, #12
 80004de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004e0:	2302      	movs	r3, #2
 80004e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e4:	2302      	movs	r3, #2
 80004e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e8:	f107 0310 	add.w	r3, r7, #16
 80004ec:	4619      	mov	r1, r3
 80004ee:	4805      	ldr	r0, [pc, #20]	; (8000504 <HAL_UART_MspInit+0x78>)
 80004f0:	f001 f9d2 	bl	8001898 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004f4:	bf00      	nop
 80004f6:	3720      	adds	r7, #32
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40004400 	.word	0x40004400
 8000500:	40021000 	.word	0x40021000
 8000504:	40010800 	.word	0x40010800

08000508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800050c:	e7fe      	b.n	800050c <NMI_Handler+0x4>

0800050e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800050e:	b480      	push	{r7}
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000512:	e7fe      	b.n	8000512 <HardFault_Handler+0x4>

08000514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000518:	e7fe      	b.n	8000518 <MemManage_Handler+0x4>

0800051a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800051a:	b480      	push	{r7}
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800051e:	e7fe      	b.n	800051e <BusFault_Handler+0x4>

08000520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000524:	e7fe      	b.n	8000524 <UsageFault_Handler+0x4>

08000526 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000526:	b480      	push	{r7}
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800052a:	bf00      	nop
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr

08000532 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000532:	b480      	push	{r7}
 8000534:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000536:	bf00      	nop
 8000538:	46bd      	mov	sp, r7
 800053a:	bc80      	pop	{r7}
 800053c:	4770      	bx	lr

0800053e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053e:	b480      	push	{r7}
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000542:	bf00      	nop
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr

0800054a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800054a:	b580      	push	{r7, lr}
 800054c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800054e:	f001 f855 	bl	80015fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}

08000556 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000556:	b580      	push	{r7, lr}
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800055a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800055e:	f001 fb67 	bl	8001c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
	...

08000568 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000570:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <_sbrk+0x5c>)
 8000572:	4b15      	ldr	r3, [pc, #84]	; (80005c8 <_sbrk+0x60>)
 8000574:	1ad3      	subs	r3, r2, r3
 8000576:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800057c:	4b13      	ldr	r3, [pc, #76]	; (80005cc <_sbrk+0x64>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d102      	bne.n	800058a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000584:	4b11      	ldr	r3, [pc, #68]	; (80005cc <_sbrk+0x64>)
 8000586:	4a12      	ldr	r2, [pc, #72]	; (80005d0 <_sbrk+0x68>)
 8000588:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800058a:	4b10      	ldr	r3, [pc, #64]	; (80005cc <_sbrk+0x64>)
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	4413      	add	r3, r2
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	429a      	cmp	r2, r3
 8000596:	d207      	bcs.n	80005a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000598:	f003 fd02 	bl	8003fa0 <__errno>
 800059c:	4603      	mov	r3, r0
 800059e:	220c      	movs	r2, #12
 80005a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295
 80005a6:	e009      	b.n	80005bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005a8:	4b08      	ldr	r3, [pc, #32]	; (80005cc <_sbrk+0x64>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005ae:	4b07      	ldr	r3, [pc, #28]	; (80005cc <_sbrk+0x64>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4413      	add	r3, r2
 80005b6:	4a05      	ldr	r2, [pc, #20]	; (80005cc <_sbrk+0x64>)
 80005b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005ba:	68fb      	ldr	r3, [r7, #12]
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3718      	adds	r7, #24
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20005000 	.word	0x20005000
 80005c8:	00000400 	.word	0x00000400
 80005cc:	20000150 	.word	0x20000150
 80005d0:	200003d0 	.word	0x200003d0

080005d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr

080005e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005e0:	f7ff fff8 	bl	80005d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005e4:	480b      	ldr	r0, [pc, #44]	; (8000614 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005e6:	490c      	ldr	r1, [pc, #48]	; (8000618 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005e8:	4a0c      	ldr	r2, [pc, #48]	; (800061c <LoopFillZerobss+0x16>)
  movs r3, #0
 80005ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005ec:	e002      	b.n	80005f4 <LoopCopyDataInit>

080005ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005f2:	3304      	adds	r3, #4

080005f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005f8:	d3f9      	bcc.n	80005ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005fa:	4a09      	ldr	r2, [pc, #36]	; (8000620 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005fc:	4c09      	ldr	r4, [pc, #36]	; (8000624 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000600:	e001      	b.n	8000606 <LoopFillZerobss>

08000602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000604:	3204      	adds	r2, #4

08000606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000608:	d3fb      	bcc.n	8000602 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800060a:	f003 fccf 	bl	8003fac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800060e:	f7ff fd9d 	bl	800014c <main>
  bx lr
 8000612:	4770      	bx	lr
  ldr r0, =_sdata
 8000614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000618:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 800061c:	08004d68 	.word	0x08004d68
  ldr r2, =_sbss
 8000620:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 8000624:	200003cc 	.word	0x200003cc

08000628 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000628:	e7fe      	b.n	8000628 <ADC1_2_IRQHandler>
	...

0800062c <debounceFSM_init>:


/* DEFINICION DE FUNCIONES */

// Definicion de inicializacion del anti rebote
void debounceFSM_init(){
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	estado = BUTTON_UP;
 8000630:	4b04      	ldr	r3, [pc, #16]	; (8000644 <debounceFSM_init+0x18>)
 8000632:	2200      	movs	r2, #0
 8000634:	701a      	strb	r2, [r3, #0]
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET); // iniciar con led apagado (salida)
	delayInit(&delayHandle, DEBOUNCE_DELAY);
 8000636:	2128      	movs	r1, #40	; 0x28
 8000638:	4803      	ldr	r0, [pc, #12]	; (8000648 <debounceFSM_init+0x1c>)
 800063a:	f000 f8b5 	bl	80007a8 <delayInit>
}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000154 	.word	0x20000154
 8000648:	20000158 	.word	0x20000158

0800064c <debounceFSM_update>:

// Definicion de actualizacion del valor del pulsador con anti rebote por software
void debounceFSM_update(){
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
	switch(estado){
 8000650:	4b34      	ldr	r3, [pc, #208]	; (8000724 <debounceFSM_update+0xd8>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b03      	cmp	r3, #3
 8000656:	d859      	bhi.n	800070c <debounceFSM_update+0xc0>
 8000658:	a201      	add	r2, pc, #4	; (adr r2, 8000660 <debounceFSM_update+0x14>)
 800065a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065e:	bf00      	nop
 8000660:	08000671 	.word	0x08000671
 8000664:	08000689 	.word	0x08000689
 8000668:	080006bf 	.word	0x080006bf
 800066c:	080006d7 	.word	0x080006d7
	case BUTTON_UP:
		// si el pin esta low pasar al estado BUTTON_FALLING
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0){
 8000670:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000674:	482c      	ldr	r0, [pc, #176]	; (8000728 <debounceFSM_update+0xdc>)
 8000676:	f001 fa93 	bl	8001ba0 <HAL_GPIO_ReadPin>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d148      	bne.n	8000712 <debounceFSM_update+0xc6>
			estado = BUTTON_FALLING;
 8000680:	4b28      	ldr	r3, [pc, #160]	; (8000724 <debounceFSM_update+0xd8>)
 8000682:	2201      	movs	r2, #1
 8000684:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000686:	e044      	b.n	8000712 <debounceFSM_update+0xc6>
	case BUTTON_FALLING:
		// si el pin esta high luego de 40 ms, volver a BUTTON_UP
		// si el pin esta low luego de 40 ms, cambiar a BUTTON_DOWN
		if(delayRead(&delayHandle) == true){ // si transcurrio el debounceDelay, muestrear pulsador nuevamente. Iniciar delay si es llamado por 1ra vez
 8000688:	4828      	ldr	r0, [pc, #160]	; (800072c <debounceFSM_update+0xe0>)
 800068a:	f000 f8aa 	bl	80007e2 <delayRead>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d040      	beq.n	8000716 <debounceFSM_update+0xca>
			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 1){ // pulsador no presionado >> 1
 8000694:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000698:	4823      	ldr	r0, [pc, #140]	; (8000728 <debounceFSM_update+0xdc>)
 800069a:	f001 fa81 	bl	8001ba0 <HAL_GPIO_ReadPin>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d103      	bne.n	80006ac <debounceFSM_update+0x60>
				estado = BUTTON_UP; // si sigue high, el estado vuelve a BUTTON_UP
 80006a4:	4b1f      	ldr	r3, [pc, #124]	; (8000724 <debounceFSM_update+0xd8>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	701a      	strb	r2, [r3, #0]
				buttonPressed();
				// Reemplazo del encendido del led por la deteccion unica del flanco descendente
				fallingState = true;
			}
		}
		break;
 80006aa:	e034      	b.n	8000716 <debounceFSM_update+0xca>
				estado = BUTTON_DOWN;
 80006ac:	4b1d      	ldr	r3, [pc, #116]	; (8000724 <debounceFSM_update+0xd8>)
 80006ae:	2202      	movs	r2, #2
 80006b0:	701a      	strb	r2, [r3, #0]
				buttonPressed();
 80006b2:	f000 f86d 	bl	8000790 <buttonPressed>
				fallingState = true;
 80006b6:	4b1e      	ldr	r3, [pc, #120]	; (8000730 <debounceFSM_update+0xe4>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
		break;
 80006bc:	e02b      	b.n	8000716 <debounceFSM_update+0xca>
	case BUTTON_DOWN:
		// si el pin esta high, pasar al estado BUTTON_RAISING
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 1){
 80006be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006c2:	4819      	ldr	r0, [pc, #100]	; (8000728 <debounceFSM_update+0xdc>)
 80006c4:	f001 fa6c 	bl	8001ba0 <HAL_GPIO_ReadPin>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d125      	bne.n	800071a <debounceFSM_update+0xce>
			estado = BUTTON_RAISING;
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <debounceFSM_update+0xd8>)
 80006d0:	2203      	movs	r2, #3
 80006d2:	701a      	strb	r2, [r3, #0]
		}
		break;
 80006d4:	e021      	b.n	800071a <debounceFSM_update+0xce>
	case BUTTON_RAISING:
		// si el pin esta low luego de 40 ms, volver a BUTTON_DOWN
		// si el pin esta high luego de 40 ms, cambiar a BUTTON_UP
		if(delayRead(&delayHandle) == true){ // si transcurrio el debounceDelay, muestrear pulsador nuevamente
 80006d6:	4815      	ldr	r0, [pc, #84]	; (800072c <debounceFSM_update+0xe0>)
 80006d8:	f000 f883 	bl	80007e2 <delayRead>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d01d      	beq.n	800071e <debounceFSM_update+0xd2>
			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0){ // pulsador presionado >> 0
 80006e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e6:	4810      	ldr	r0, [pc, #64]	; (8000728 <debounceFSM_update+0xdc>)
 80006e8:	f001 fa5a 	bl	8001ba0 <HAL_GPIO_ReadPin>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d103      	bne.n	80006fa <debounceFSM_update+0xae>
				estado = BUTTON_DOWN; // si sigue low, el estado vuelve a BUTTON_DOWN
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <debounceFSM_update+0xd8>)
 80006f4:	2202      	movs	r2, #2
 80006f6:	701a      	strb	r2, [r3, #0]
				buttonReleased();
				risingState = true;
			}
		}

		break;
 80006f8:	e011      	b.n	800071e <debounceFSM_update+0xd2>
				estado = BUTTON_UP;
 80006fa:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <debounceFSM_update+0xd8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
				buttonReleased();
 8000700:	f000 f84c 	bl	800079c <buttonReleased>
				risingState = true;
 8000704:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <debounceFSM_update+0xe8>)
 8000706:	2201      	movs	r2, #1
 8000708:	701a      	strb	r2, [r3, #0]
		break;
 800070a:	e008      	b.n	800071e <debounceFSM_update+0xd2>
	default:
		// checkear errores
		// reiniciar estado
		debounceFSM_init();
 800070c:	f7ff ff8e 	bl	800062c <debounceFSM_init>
		break;
 8000710:	e006      	b.n	8000720 <debounceFSM_update+0xd4>
		break;
 8000712:	bf00      	nop
 8000714:	e004      	b.n	8000720 <debounceFSM_update+0xd4>
		break;
 8000716:	bf00      	nop
 8000718:	e002      	b.n	8000720 <debounceFSM_update+0xd4>
		break;
 800071a:	bf00      	nop
 800071c:	e000      	b.n	8000720 <debounceFSM_update+0xd4>
		break;
 800071e:	bf00      	nop
	}
}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000154 	.word	0x20000154
 8000728:	40011000 	.word	0x40011000
 800072c:	20000158 	.word	0x20000158
 8000730:	20000155 	.word	0x20000155
 8000734:	20000156 	.word	0x20000156

08000738 <readKey_down>:

// La funcion retorna true al detectar el flanco descendente y se autoresetea
bool_t readKey_down(){
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
	bool_t result = false;
 800073e:	2300      	movs	r3, #0
 8000740:	71fb      	strb	r3, [r7, #7]
	// retornar true solo si se detecta flanco descendente
	if(fallingState == true){
 8000742:	4b07      	ldr	r3, [pc, #28]	; (8000760 <readKey_down+0x28>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d004      	beq.n	8000754 <readKey_down+0x1c>
		fallingState = false; // resetear variable privada
 800074a:	4b05      	ldr	r3, [pc, #20]	; (8000760 <readKey_down+0x28>)
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
		result = true;
 8000750:	2301      	movs	r3, #1
 8000752:	71fb      	strb	r3, [r7, #7]
	}
	return result;
 8000754:	79fb      	ldrb	r3, [r7, #7]
}
 8000756:	4618      	mov	r0, r3
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr
 8000760:	20000155 	.word	0x20000155

08000764 <readKey_up>:

// La funcion retorna true al detectar el flanco ascendente y se autoresetea
bool_t readKey_up(){
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
	bool_t result = false;
 800076a:	2300      	movs	r3, #0
 800076c:	71fb      	strb	r3, [r7, #7]
	// retornar true solo si se detecta flanco ascendente
	if(risingState == true){
 800076e:	4b07      	ldr	r3, [pc, #28]	; (800078c <readKey_up+0x28>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d004      	beq.n	8000780 <readKey_up+0x1c>
		risingState = false; // resetear variable privada
 8000776:	4b05      	ldr	r3, [pc, #20]	; (800078c <readKey_up+0x28>)
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
		result = true;
 800077c:	2301      	movs	r3, #1
 800077e:	71fb      	strb	r3, [r7, #7]
	}
	return result;
 8000780:	79fb      	ldrb	r3, [r7, #7]
}
 8000782:	4618      	mov	r0, r3
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	20000156 	.word	0x20000156

08000790 <buttonPressed>:


// Definicion de funcion para boton presionado
void buttonPressed(){
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, SET);
	// ejecutar la accion deseada al detectar pulsado
	//uartSendString("\r\nFlanco descendente!\r\n");
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <buttonReleased>:

// Definicion de funcion para boton liberado
void buttonReleased(){
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
	// ejecutar la accion deseada al detectar liberacion
	//uartSendString("\r\nFlanco ascendente!\r\n");
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr

080007a8 <delayInit>:
/**
	* @brief Inicializacion del temporizador
	* @param delay struct {startTime, duration, running}
	* @retval Ninguno
	*/
void delayInit( delay_t * delay, tick_t duration ){
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
	if(duration > 10000) duration = 10000; // limitar el tiempo a 10 segundos
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	f242 7210 	movw	r2, #10000	; 0x2710
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d902      	bls.n	80007c2 <delayInit+0x1a>
 80007bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80007c0:	603b      	str	r3, [r7, #0]
	if(duration < 5) duration = 5; // limitar el tiempo minimo a 5 ms
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d801      	bhi.n	80007cc <delayInit+0x24>
 80007c8:	2305      	movs	r3, #5
 80007ca:	603b      	str	r3, [r7, #0]

	delay->duration = duration;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	683a      	ldr	r2, [r7, #0]
 80007d0:	605a      	str	r2, [r3, #4]
	delay->running = false;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2200      	movs	r2, #0
 80007d6:	721a      	strb	r2, [r3, #8]
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr

080007e2 <delayRead>:
/**
	* @brief Comparacion de delay vs contador milisegundos. Inicia timer si no esta en func
	* @param delay struct {startTime, duration, running}
	* @retval bool true si se cumplio el tiempo / false si no
	*/
bool_t delayRead( delay_t * delay ){
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b082      	sub	sp, #8
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]

	if(delay->running == false){ // activar timer
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	7a1b      	ldrb	r3, [r3, #8]
 80007ee:	f083 0301 	eor.w	r3, r3, #1
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d00a      	beq.n	800080e <delayRead+0x2c>
		delay->running = true;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2201      	movs	r2, #1
 80007fc:	721a      	strb	r2, [r3, #8]
		delay->startTime = HAL_GetTick(); // tomar valor de contador en [ms] actual
 80007fe:	f000 ff0f 	bl	8001620 <HAL_GetTick>
 8000802:	4603      	mov	r3, r0
 8000804:	461a      	mov	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	601a      	str	r2, [r3, #0]
		return false; // salir de la funcion
 800080a:	2300      	movs	r3, #0
 800080c:	e010      	b.n	8000830 <delayRead+0x4e>
	} else {
		// si running == true ya estaba activo el timer, comparar valor actual con duration
		if(HAL_GetTick() - delay->startTime > delay->duration){ // si es timeout
 800080e:	f000 ff07 	bl	8001620 <HAL_GetTick>
 8000812:	4603      	mov	r3, r0
 8000814:	461a      	mov	r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	1ad2      	subs	r2, r2, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	429a      	cmp	r2, r3
 8000822:	d904      	bls.n	800082e <delayRead+0x4c>
			delay->running = false; // reset el flag
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2200      	movs	r2, #0
 8000828:	721a      	strb	r2, [r3, #8]
			return true;
 800082a:	2301      	movs	r3, #1
 800082c:	e000      	b.n	8000830 <delayRead+0x4e>
		} else {
			// si no es timeout
			return false;
 800082e:	2300      	movs	r3, #0
		}
	}
}
 8000830:	4618      	mov	r0, r3
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <motor_init>:


// Inicializacion de parametros del controlador DRV8825
// Parametros: ninguno
// Retorno: ninguno
void motor_init(){
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
	//motorControlHandle.direction = CW;
	motorControlHandle.enable = MOTOR_DISABLE;
 800083c:	4b03      	ldr	r3, [pc, #12]	; (800084c <motor_init+0x14>)
 800083e:	2201      	movs	r2, #1
 8000840:	705a      	strb	r2, [r3, #1]
	//motorControlHandle.frequency = MOTOR_FREQ;
	//motorControlHandle.state = MOTOR_STOP;
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	200001b0 	.word	0x200001b0

08000850 <motor_send_command>:


// Accionamiento del motor
// Parametros: <command> motorState_t es instruccion del motor > parada, giro horario o anti-horario
// Retorno: ninguno
void motor_send_command(motorState_t command){ //STOP, RUN_CW, RUN_CCW
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	71fb      	strb	r3, [r7, #7]

	switch(command){
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b02      	cmp	r3, #2
 800085e:	d031      	beq.n	80008c4 <motor_send_command+0x74>
 8000860:	2b02      	cmp	r3, #2
 8000862:	dc48      	bgt.n	80008f6 <motor_send_command+0xa6>
 8000864:	2b00      	cmp	r3, #0
 8000866:	d002      	beq.n	800086e <motor_send_command+0x1e>
 8000868:	2b01      	cmp	r3, #1
 800086a:	d012      	beq.n	8000892 <motor_send_command+0x42>
 800086c:	e043      	b.n	80008f6 <motor_send_command+0xa6>
	case MOTOR_STOP:
		HAL_GPIO_WritePin(LED_PORT, LED_PIN, RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2120      	movs	r1, #32
 8000872:	482d      	ldr	r0, [pc, #180]	; (8000928 <motor_send_command+0xd8>)
 8000874:	f001 f9ab 	bl	8001bce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, SET); // disable driver
 8000878:	2201      	movs	r2, #1
 800087a:	2110      	movs	r1, #16
 800087c:	482a      	ldr	r0, [pc, #168]	; (8000928 <motor_send_command+0xd8>)
 800087e:	f001 f9a6 	bl	8001bce <HAL_GPIO_WritePin>
		HAL_TIM_OC_Stop(&motorTimerHandle, TIM_CHANNEL_1); // stop timer
 8000882:	2100      	movs	r1, #0
 8000884:	4829      	ldr	r0, [pc, #164]	; (800092c <motor_send_command+0xdc>)
 8000886:	f002 fbeb 	bl	8003060 <HAL_TIM_OC_Stop>
		motorRunning = false;
 800088a:	4b29      	ldr	r3, [pc, #164]	; (8000930 <motor_send_command+0xe0>)
 800088c:	2200      	movs	r2, #0
 800088e:	701a      	strb	r2, [r3, #0]
		break;
 8000890:	e046      	b.n	8000920 <motor_send_command+0xd0>
	case MOTOR_RUN_CW:
		if(motorRunning == false){
 8000892:	4b27      	ldr	r3, [pc, #156]	; (8000930 <motor_send_command+0xe0>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	f083 0301 	eor.w	r3, r3, #1
 800089a:	b2db      	uxtb	r3, r3
 800089c:	2b00      	cmp	r3, #0
 800089e:	d03c      	beq.n	800091a <motor_send_command+0xca>
			//HAL_GPIO_WritePin(LED_PORT, LED_PIN, SET);
			HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, RESET); // enable driver
 80008a0:	2200      	movs	r2, #0
 80008a2:	2110      	movs	r1, #16
 80008a4:	4820      	ldr	r0, [pc, #128]	; (8000928 <motor_send_command+0xd8>)
 80008a6:	f001 f992 	bl	8001bce <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIRECTION_GPIO_Port, DIRECTION_Pin, SET); // direction
 80008aa:	2201      	movs	r2, #1
 80008ac:	2102      	movs	r1, #2
 80008ae:	481e      	ldr	r0, [pc, #120]	; (8000928 <motor_send_command+0xd8>)
 80008b0:	f001 f98d 	bl	8001bce <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&motorTimerHandle, TIM_CHANNEL_1); // Start STEP signal
 80008b4:	2100      	movs	r1, #0
 80008b6:	481d      	ldr	r0, [pc, #116]	; (800092c <motor_send_command+0xdc>)
 80008b8:	f002 fb30 	bl	8002f1c <HAL_TIM_OC_Start>
			motorRunning = true;
 80008bc:	4b1c      	ldr	r3, [pc, #112]	; (8000930 <motor_send_command+0xe0>)
 80008be:	2201      	movs	r2, #1
 80008c0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80008c2:	e02a      	b.n	800091a <motor_send_command+0xca>
	case MOTOR_RUN_CCW:
		if(motorRunning == false){
 80008c4:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <motor_send_command+0xe0>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	f083 0301 	eor.w	r3, r3, #1
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d025      	beq.n	800091e <motor_send_command+0xce>
			//HAL_GPIO_WritePin(LED_PORT, LED_PIN, SET);
			HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, RESET); // enable driver
 80008d2:	2200      	movs	r2, #0
 80008d4:	2110      	movs	r1, #16
 80008d6:	4814      	ldr	r0, [pc, #80]	; (8000928 <motor_send_command+0xd8>)
 80008d8:	f001 f979 	bl	8001bce <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIRECTION_GPIO_Port, DIRECTION_Pin, RESET); // direction
 80008dc:	2200      	movs	r2, #0
 80008de:	2102      	movs	r1, #2
 80008e0:	4811      	ldr	r0, [pc, #68]	; (8000928 <motor_send_command+0xd8>)
 80008e2:	f001 f974 	bl	8001bce <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&motorTimerHandle, TIM_CHANNEL_1); // Start STEP signal
 80008e6:	2100      	movs	r1, #0
 80008e8:	4810      	ldr	r0, [pc, #64]	; (800092c <motor_send_command+0xdc>)
 80008ea:	f002 fb17 	bl	8002f1c <HAL_TIM_OC_Start>
			motorRunning = true;
 80008ee:	4b10      	ldr	r3, [pc, #64]	; (8000930 <motor_send_command+0xe0>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	701a      	strb	r2, [r3, #0]
		}
		break;
 80008f4:	e013      	b.n	800091e <motor_send_command+0xce>
	default:
		//error >> stop motor
		HAL_GPIO_WritePin(LED_PORT, LED_PIN, RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2120      	movs	r1, #32
 80008fa:	480b      	ldr	r0, [pc, #44]	; (8000928 <motor_send_command+0xd8>)
 80008fc:	f001 f967 	bl	8001bce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, SET); // disable driver
 8000900:	2201      	movs	r2, #1
 8000902:	2110      	movs	r1, #16
 8000904:	4808      	ldr	r0, [pc, #32]	; (8000928 <motor_send_command+0xd8>)
 8000906:	f001 f962 	bl	8001bce <HAL_GPIO_WritePin>
		HAL_TIM_OC_Stop(&motorTimerHandle, TIM_CHANNEL_1); // stop timer
 800090a:	2100      	movs	r1, #0
 800090c:	4807      	ldr	r0, [pc, #28]	; (800092c <motor_send_command+0xdc>)
 800090e:	f002 fba7 	bl	8003060 <HAL_TIM_OC_Stop>
		motorRunning = false;
 8000912:	4b07      	ldr	r3, [pc, #28]	; (8000930 <motor_send_command+0xe0>)
 8000914:	2200      	movs	r2, #0
 8000916:	701a      	strb	r2, [r3, #0]
		break;
 8000918:	e002      	b.n	8000920 <motor_send_command+0xd0>
		break;
 800091a:	bf00      	nop
 800091c:	e000      	b.n	8000920 <motor_send_command+0xd0>
		break;
 800091e:	bf00      	nop
	}

}
 8000920:	bf00      	nop
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40010800 	.word	0x40010800
 800092c:	20000164 	.word	0x20000164
 8000930:	200001ac 	.word	0x200001ac

08000934 <motor_config>:
// Cambio de configuracion de la "frecuencia" of velocidad de giro del motor
// Asigna el nuevo valor del 'Pulse" al TIMER2
// Parametros:
// <freq> "frecuencia" de giro del motor > CUIDADO: no es frecuencia sino periodo, es decir, a mayor <freq> mas lento gira el motor
// Corresponde al 'Pulse' del contador de TIM2 (output compare) utilizado como senal de 'STEP' al controlador DRV8825.
void motor_config( uint8_t frequency){
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]
	motorControlHandle.frequency = frequency;
 800093e:	4a04      	ldr	r2, [pc, #16]	; (8000950 <motor_config+0x1c>)
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	7013      	strb	r3, [r2, #0]
	timer_init();
 8000944:	f000 f806 	bl	8000954 <timer_init>
}
 8000948:	bf00      	nop
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200001b0 	.word	0x200001b0

08000954 <timer_init>:

// Inicializacion y configuracion del TIMER 2
// Debe utilizarse esta funcion al variar la frecuencia deseada del STEP del DRV8825
// Parametros: ninguno
// Retorno: ninguno
void timer_init(void){
 8000954:	b580      	push	{r7, lr}
 8000956:	b08e      	sub	sp, #56	; 0x38
 8000958:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800095a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000968:	f107 0320 	add.w	r3, r7, #32
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]
 800097e:	611a      	str	r2, [r3, #16]
 8000980:	615a      	str	r2, [r3, #20]
 8000982:	619a      	str	r2, [r3, #24]

  motorTimerHandle.Instance = TIM2;
 8000984:	4b2e      	ldr	r3, [pc, #184]	; (8000a40 <timer_init+0xec>)
 8000986:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800098a:	601a      	str	r2, [r3, #0]
  motorTimerHandle.Init.Prescaler = 1000-1; // timer contador top > resetea a 0 en 999
 800098c:	4b2c      	ldr	r3, [pc, #176]	; (8000a40 <timer_init+0xec>)
 800098e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000992:	605a      	str	r2, [r3, #4]
  motorTimerHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000994:	4b2a      	ldr	r3, [pc, #168]	; (8000a40 <timer_init+0xec>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  motorTimerHandle.Init.Period = motorControlHandle.frequency - 1; // toggle pin al alcanzar el contador este valor
 800099a:	4b2a      	ldr	r3, [pc, #168]	; (8000a44 <timer_init+0xf0>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	3b01      	subs	r3, #1
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b27      	ldr	r3, [pc, #156]	; (8000a40 <timer_init+0xec>)
 80009a4:	60da      	str	r2, [r3, #12]
  motorTimerHandle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009a6:	4b26      	ldr	r3, [pc, #152]	; (8000a40 <timer_init+0xec>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  motorTimerHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009ac:	4b24      	ldr	r3, [pc, #144]	; (8000a40 <timer_init+0xec>)
 80009ae:	2280      	movs	r2, #128	; 0x80
 80009b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&motorTimerHandle) != HAL_OK)
 80009b2:	4823      	ldr	r0, [pc, #140]	; (8000a40 <timer_init+0xec>)
 80009b4:	f002 fa0a 	bl	8002dcc <HAL_TIM_Base_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <timer_init+0x6e>
  {
    Error_Handler();
 80009be:	f7ff fc91 	bl	80002e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&motorTimerHandle, &sClockSourceConfig) != HAL_OK)
 80009c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009cc:	4619      	mov	r1, r3
 80009ce:	481c      	ldr	r0, [pc, #112]	; (8000a40 <timer_init+0xec>)
 80009d0:	f002 fc06 	bl	80031e0 <HAL_TIM_ConfigClockSource>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <timer_init+0x8a>
  {
    Error_Handler();
 80009da:	f7ff fc83 	bl	80002e4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&motorTimerHandle) != HAL_OK)
 80009de:	4818      	ldr	r0, [pc, #96]	; (8000a40 <timer_init+0xec>)
 80009e0:	f002 fa43 	bl	8002e6a <HAL_TIM_OC_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <timer_init+0x9a>
  {
    Error_Handler();
 80009ea:	f7ff fc7b 	bl	80002e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ee:	2300      	movs	r3, #0
 80009f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&motorTimerHandle, &sMasterConfig) != HAL_OK)
 80009f6:	f107 0320 	add.w	r3, r7, #32
 80009fa:	4619      	mov	r1, r3
 80009fc:	4810      	ldr	r0, [pc, #64]	; (8000a40 <timer_init+0xec>)
 80009fe:	f002 ff5b 	bl	80038b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <timer_init+0xb8>
  {
    Error_Handler();
 8000a08:	f7ff fc6c 	bl	80002e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000a0c:	2330      	movs	r3, #48	; 0x30
 8000a0e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&motorTimerHandle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	2200      	movs	r2, #0
 8000a20:	4619      	mov	r1, r3
 8000a22:	4807      	ldr	r0, [pc, #28]	; (8000a40 <timer_init+0xec>)
 8000a24:	f002 fb80 	bl	8003128 <HAL_TIM_OC_ConfigChannel>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <timer_init+0xde>
  {
    Error_Handler();
 8000a2e:	f7ff fc59 	bl	80002e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&motorTimerHandle);
 8000a32:	4803      	ldr	r0, [pc, #12]	; (8000a40 <timer_init+0xec>)
 8000a34:	f7ff fcfa 	bl	800042c <HAL_TIM_MspPostInit>

}
 8000a38:	bf00      	nop
 8000a3a:	3738      	adds	r7, #56	; 0x38
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000164 	.word	0x20000164
 8000a44:	200001b0 	.word	0x200001b0

08000a48 <lcd_send_byte>:
/**************************** WRITE TO LCD FUNCTIONS ***************************/

/* Serial->Parallel: output Byte Px: D7 D6 D5 D4 BT E RW RS */


void lcd_send_byte(uint8_t byte, bool rs, bool rw){
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]
 8000a52:	460b      	mov	r3, r1
 8000a54:	71bb      	strb	r3, [r7, #6]
 8000a56:	4613      	mov	r3, r2
 8000a58:	717b      	strb	r3, [r7, #5]
	// byte contains 8 bits of information  / byteType can be INSTRUCTION or DATA
	uint8_t upperByte = (byte & HIGH_NIBBLE); // mask with 1111 0000
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	f023 030f 	bic.w	r3, r3, #15
 8000a60:	73fb      	strb	r3, [r7, #15]
	uint8_t lowerByte = (byte << 4); // shift 4 to the left so lower nibble becomes high
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	011b      	lsls	r3, r3, #4
 8000a66:	73bb      	strb	r3, [r7, #14]

	// add rs and rw bits
	upperByte |= ((rs<<RS_POS) | (rw<<RW_POS) | (BT_ON<<BT_POS));
 8000a68:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8000a6c:	797b      	ldrb	r3, [r7, #5]
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	b25b      	sxtb	r3, r3
 8000a72:	4313      	orrs	r3, r2
 8000a74:	b25b      	sxtb	r3, r3
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	f043 0308 	orr.w	r3, r3, #8
 8000a82:	73fb      	strb	r3, [r7, #15]
	lowerByte |= ((rs<<RS_POS) | (rw<<RW_POS) | (BT_ON<<BT_POS));
 8000a84:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8000a88:	797b      	ldrb	r3, [r7, #5]
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	b25b      	sxtb	r3, r3
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	b25b      	sxtb	r3, r3
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	7bbb      	ldrb	r3, [r7, #14]
 8000a96:	4313      	orrs	r3, r2
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	f043 0308 	orr.w	r3, r3, #8
 8000a9e:	73bb      	strb	r3, [r7, #14]
	// E bit 1 0 1 0 to create pulses in LCD controller

	uint8_t byteSequence[4] = {
 8000aa0:	7bfb      	ldrb	r3, [r7, #15]
 8000aa2:	f043 0304 	orr.w	r3, r3, #4
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	723b      	strb	r3, [r7, #8]
 8000aaa:	7bfb      	ldrb	r3, [r7, #15]
 8000aac:	727b      	strb	r3, [r7, #9]
 8000aae:	7bbb      	ldrb	r3, [r7, #14]
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	72bb      	strb	r3, [r7, #10]
 8000ab8:	7bbb      	ldrb	r3, [r7, #14]
 8000aba:	72fb      	strb	r3, [r7, #11]
			(upperByte | (E_LOW<<E_POS)),
			(lowerByte | (E_HIGH<<E_POS)),
			(lowerByte | (E_LOW<<E_POS))
	};

	send_bytes_i2c(LCD_ADDRESS, byteSequence, 4, I2C_WRITE);
 8000abc:	f107 0108 	add.w	r1, r7, #8
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	2027      	movs	r0, #39	; 0x27
 8000ac6:	f000 f807 	bl	8000ad8 <send_bytes_i2c>
	HAL_Delay(5);
 8000aca:	2005      	movs	r0, #5
 8000acc:	f000 fdb2 	bl	8001634 <HAL_Delay>

}
 8000ad0:	bf00      	nop
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <send_bytes_i2c>:

void send_bytes_i2c(uint8_t slaveAddress, uint8_t byteSequence[], uint8_t sequenceSize, bool i2c_rw){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af02      	add	r7, sp, #8
 8000ade:	6039      	str	r1, [r7, #0]
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	71fb      	strb	r3, [r7, #7]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	71bb      	strb	r3, [r7, #6]
 8000aec:	4613      	mov	r3, r2
 8000aee:	717b      	strb	r3, [r7, #5]
	slaveAddress = ((slaveAddress<<1) | i2c_rw); // i2c WRITE or READ
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	b25a      	sxtb	r2, r3
 8000af6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	b25b      	sxtb	r3, r3
 8000afe:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(&i2cHandle, slaveAddress, byteSequence, sequenceSize, 100);
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	b299      	uxth	r1, r3
 8000b04:	79bb      	ldrb	r3, [r7, #6]
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	2264      	movs	r2, #100	; 0x64
 8000b0a:	9200      	str	r2, [sp, #0]
 8000b0c:	683a      	ldr	r2, [r7, #0]
 8000b0e:	4803      	ldr	r0, [pc, #12]	; (8000b1c <send_bytes_i2c+0x44>)
 8000b10:	f001 f9f4 	bl	8001efc <HAL_I2C_Master_Transmit>
}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200001b4 	.word	0x200001b4

08000b20 <lcd_clear>:

void lcd_clear(){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	lcd_send_byte(0x01, RS_INSTRUCTION, RW_WRITE);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2100      	movs	r1, #0
 8000b28:	2001      	movs	r0, #1
 8000b2a:	f7ff ff8d 	bl	8000a48 <lcd_send_byte>
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <return_home>:

void return_home(){
 8000b32:	b580      	push	{r7, lr}
 8000b34:	af00      	add	r7, sp, #0
	lcd_send_byte(0x02, RS_INSTRUCTION, RW_WRITE);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2002      	movs	r0, #2
 8000b3c:	f7ff ff84 	bl	8000a48 <lcd_send_byte>
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <lcd_set_position>:

void lcd_set_position(uint8_t row, uint8_t column){
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	460a      	mov	r2, r1
 8000b4e:	71fb      	strb	r3, [r7, #7]
 8000b50:	4613      	mov	r3, r2
 8000b52:	71bb      	strb	r3, [r7, #6]
	// for LCD 16x2 check ranges
	if(row>2) row = 2;
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d901      	bls.n	8000b5e <lcd_set_position+0x1a>
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	71fb      	strb	r3, [r7, #7]
	if(row<1) row = 1;
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <lcd_set_position+0x24>
 8000b64:	2301      	movs	r3, #1
 8000b66:	71fb      	strb	r3, [r7, #7]
	if(column>16) column = 16;
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	2b10      	cmp	r3, #16
 8000b6c:	d901      	bls.n	8000b72 <lcd_set_position+0x2e>
 8000b6e:	2310      	movs	r3, #16
 8000b70:	71bb      	strb	r3, [r7, #6]
	if(column<1) column = 1;
 8000b72:	79bb      	ldrb	r3, [r7, #6]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d101      	bne.n	8000b7c <lcd_set_position+0x38>
 8000b78:	2301      	movs	r3, #1
 8000b7a:	71bb      	strb	r3, [r7, #6]

	uint8_t ddram = ddram_address_16x2[row-1][column-1];
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	1e5a      	subs	r2, r3, #1
 8000b80:	79bb      	ldrb	r3, [r7, #6]
 8000b82:	3b01      	subs	r3, #1
 8000b84:	4909      	ldr	r1, [pc, #36]	; (8000bac <lcd_set_position+0x68>)
 8000b86:	0112      	lsls	r2, r2, #4
 8000b88:	440a      	add	r2, r1
 8000b8a:	4413      	add	r3, r2
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	73fb      	strb	r3, [r7, #15]
	uint8_t ddram_cmd = ddram | (1<<7); // add a 1 in DB7 for DDRAM command
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000b96:	73bb      	strb	r3, [r7, #14]

	lcd_send_byte(ddram_cmd, RS_INSTRUCTION, RW_WRITE); // send address as instruction, not data
 8000b98:	7bbb      	ldrb	r3, [r7, #14]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff52 	bl	8000a48 <lcd_send_byte>
}
 8000ba4:	bf00      	nop
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	08004bf8 	.word	0x08004bf8

08000bb0 <lcd_print_text>:

void lcd_print_text(uint8_t text[], uint8_t size){
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	70fb      	strb	r3, [r7, #3]

	for(uint8_t i = 0; i < size-1; i++){ // -1 to exclude the '/0' char
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	73fb      	strb	r3, [r7, #15]
 8000bc0:	e00e      	b.n	8000be0 <lcd_print_text+0x30>
		HAL_Delay(1); // without this some chars go missing
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	f000 fd36 	bl	8001634 <HAL_Delay>
		lcd_send_byte(text[i], RS_DATA, RW_WRITE);
 8000bc8:	7bfb      	ldrb	r3, [r7, #15]
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	4413      	add	r3, r2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff37 	bl	8000a48 <lcd_send_byte>
	for(uint8_t i = 0; i < size-1; i++){ // -1 to exclude the '/0' char
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	73fb      	strb	r3, [r7, #15]
 8000be0:	7bfa      	ldrb	r2, [r7, #15]
 8000be2:	78fb      	ldrb	r3, [r7, #3]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	429a      	cmp	r2, r3
 8000be8:	dbeb      	blt.n	8000bc2 <lcd_print_text+0x12>
	}
}
 8000bea:	bf00      	nop
 8000bec:	bf00      	nop
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <lcd_init>:
void lcd_print_custom_character(uint8_t customCharArray[], uint8_t index){
	create_character(index, customCharArray);
	lcd_send_byte(index, RS_DATA, RW_WRITE);
}

void lcd_init(){
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
	// initialization sequence p46 HD44780 datasheet
	HAL_Delay(60); // wait >40 ms
 8000bf8:	203c      	movs	r0, #60	; 0x3c
 8000bfa:	f000 fd1b 	bl	8001634 <HAL_Delay>
	lcd_send_byte(0x30, RS_INSTRUCTION, RW_WRITE); // 0 0 1 1 x x x x -> 0x30
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2100      	movs	r1, #0
 8000c02:	2030      	movs	r0, #48	; 0x30
 8000c04:	f7ff ff20 	bl	8000a48 <lcd_send_byte>
	HAL_Delay(10); // wait > 4 ms
 8000c08:	200a      	movs	r0, #10
 8000c0a:	f000 fd13 	bl	8001634 <HAL_Delay>
	lcd_send_byte(0x30, RS_INSTRUCTION, RW_WRITE);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2100      	movs	r1, #0
 8000c12:	2030      	movs	r0, #48	; 0x30
 8000c14:	f7ff ff18 	bl	8000a48 <lcd_send_byte>
	HAL_Delay(10); // wait > 0.1 ms
 8000c18:	200a      	movs	r0, #10
 8000c1a:	f000 fd0b 	bl	8001634 <HAL_Delay>
	lcd_send_byte(0x30, RS_INSTRUCTION, RW_WRITE);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2100      	movs	r1, #0
 8000c22:	2030      	movs	r0, #48	; 0x30
 8000c24:	f7ff ff10 	bl	8000a48 <lcd_send_byte>
	HAL_Delay(10);
 8000c28:	200a      	movs	r0, #10
 8000c2a:	f000 fd03 	bl	8001634 <HAL_Delay>
	lcd_send_byte(0x20, RS_INSTRUCTION, RW_WRITE); // 0 0 1 DL=0 x x x x -> 0x20 / Function set: DL=4-bit mode
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2100      	movs	r1, #0
 8000c32:	2020      	movs	r0, #32
 8000c34:	f7ff ff08 	bl	8000a48 <lcd_send_byte>
	// start in 4 bit mode
	lcd_send_byte(0x28, RS_INSTRUCTION, RW_WRITE); // 0 0 1 0 N=1 F=0 x x -> 0x28 / Function set: N=2-lines, F=5x8
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2028      	movs	r0, #40	; 0x28
 8000c3e:	f7ff ff03 	bl	8000a48 <lcd_send_byte>
	HAL_Delay(10);
 8000c42:	200a      	movs	r0, #10
 8000c44:	f000 fcf6 	bl	8001634 <HAL_Delay>
	lcd_send_byte(0x08, RS_INSTRUCTION, RW_WRITE); // 0 0 0 0 1 D=0 C=0 B=0 -> 0x08 / Display control: D=display off, C=cursor off, B=blink off
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2008      	movs	r0, #8
 8000c4e:	f7ff fefb 	bl	8000a48 <lcd_send_byte>
	HAL_Delay(10);
 8000c52:	200a      	movs	r0, #10
 8000c54:	f000 fcee 	bl	8001634 <HAL_Delay>
	lcd_clear();
 8000c58:	f7ff ff62 	bl	8000b20 <lcd_clear>
	HAL_Delay(10);
 8000c5c:	200a      	movs	r0, #10
 8000c5e:	f000 fce9 	bl	8001634 <HAL_Delay>
	lcd_send_byte(0x06, RS_INSTRUCTION, RW_WRITE); // 0 0 0 0 0 1 ID=1 S=0 -> 0x06/ Entry mode: ID=increment, S=no display shift
 8000c62:	2200      	movs	r2, #0
 8000c64:	2100      	movs	r1, #0
 8000c66:	2006      	movs	r0, #6
 8000c68:	f7ff feee 	bl	8000a48 <lcd_send_byte>
	HAL_Delay(10);
 8000c6c:	200a      	movs	r0, #10
 8000c6e:	f000 fce1 	bl	8001634 <HAL_Delay>
	lcd_send_byte(0x0C, RS_INSTRUCTION, RW_WRITE); // 0 0 0 0 1 D=1 C=0 B=0 -> 0x0C / Display control:D-display on, C=cursor off, B=blink off
 8000c72:	2200      	movs	r2, #0
 8000c74:	2100      	movs	r1, #0
 8000c76:	200c      	movs	r0, #12
 8000c78:	f7ff fee6 	bl	8000a48 <lcd_send_byte>
	HAL_Delay(10);
 8000c7c:	200a      	movs	r0, #10
 8000c7e:	f000 fcd9 	bl	8001634 <HAL_Delay>
	lcd_clear();
 8000c82:	f7ff ff4d 	bl	8000b20 <lcd_clear>
	HAL_Delay(10);
 8000c86:	200a      	movs	r0, #10
 8000c88:	f000 fcd4 	bl	8001634 <HAL_Delay>
	return_home();
 8000c8c:	f7ff ff51 	bl	8000b32 <return_home>
	HAL_Delay(10);
 8000c90:	200a      	movs	r0, #10
 8000c92:	f000 fccf 	bl	8001634 <HAL_Delay>
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <i2c_init>:

void i2c_linker(I2C_HandleTypeDef * i2cInstance){
	i2cHandle = *i2cInstance;
}

void i2c_init(void){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0

	i2cHandle.Instance = I2C1;
 8000ca0:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <i2c_init+0x48>)
 8000ca2:	4a11      	ldr	r2, [pc, #68]	; (8000ce8 <i2c_init+0x4c>)
 8000ca4:	601a      	str	r2, [r3, #0]
	i2cHandle.Init.ClockSpeed = 100000;
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <i2c_init+0x48>)
 8000ca8:	4a10      	ldr	r2, [pc, #64]	; (8000cec <i2c_init+0x50>)
 8000caa:	605a      	str	r2, [r3, #4]
	i2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cac:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <i2c_init+0x48>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
	i2cHandle.Init.OwnAddress1 = 0;
 8000cb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <i2c_init+0x48>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
	i2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cb8:	4b0a      	ldr	r3, [pc, #40]	; (8000ce4 <i2c_init+0x48>)
 8000cba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cbe:	611a      	str	r2, [r3, #16]
	i2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <i2c_init+0x48>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	615a      	str	r2, [r3, #20]
	i2cHandle.Init.OwnAddress2 = 0;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	; (8000ce4 <i2c_init+0x48>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	619a      	str	r2, [r3, #24]
	i2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <i2c_init+0x48>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
	i2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cd2:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <i2c_init+0x48>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&i2cHandle) != HAL_OK)
 8000cd8:	4802      	ldr	r0, [pc, #8]	; (8000ce4 <i2c_init+0x48>)
 8000cda:	f000 ffcb 	bl	8001c74 <HAL_I2C_Init>
  {
    //Error_Handler();
  }
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200001b4 	.word	0x200001b4
 8000ce8:	40005400 	.word	0x40005400
 8000cec:	000186a0 	.word	0x000186a0

08000cf0 <menuMEF_init>:
// Inicializacion del menu MEF > comienzo en Opcion 1
// Solicita el ingreso de parametros del usuario por la UART
// Inicializar el LCD indicando estado inicial
// Parametros: ninguno
// retorno: ninguno
void menuMEF_init(){
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b08d      	sub	sp, #52	; 0x34
 8000cf4:	af00      	add	r7, sp, #0
	pulseHandle.nextTime = NEXT_TIME;
 8000cf6:	4b1e      	ldr	r3, [pc, #120]	; (8000d70 <menuMEF_init+0x80>)
 8000cf8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000cfc:	819a      	strh	r2, [r3, #12]
	pulseHandle.executeTime = EXECUTE_TIME;
 8000cfe:	4b1c      	ldr	r3, [pc, #112]	; (8000d70 <menuMEF_init+0x80>)
 8000d00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d04:	81da      	strh	r2, [r3, #14]
	currentState = OPTION_1;
 8000d06:	4b1b      	ldr	r3, [pc, #108]	; (8000d74 <menuMEF_init+0x84>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]

	// ingreso de parametros por la terminal
	menuMEF_user_input();
 8000d0c:	f000 fa8a 	bl	8001224 <menuMEF_user_input>

	// Comienzo del LCD
	lcd_init();
 8000d10:	f7ff ff70 	bl	8000bf4 <lcd_init>
	uint8_t welcomeText[] = "* MENU MEF *";
 8000d14:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <menuMEF_init+0x88>)
 8000d16:	f107 0420 	add.w	r4, r7, #32
 8000d1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d1c:	c407      	stmia	r4!, {r0, r1, r2}
 8000d1e:	7023      	strb	r3, [r4, #0]
	lcd_print_text(welcomeText, sizeof(welcomeText)/sizeof(welcomeText[0]));
 8000d20:	f107 0320 	add.w	r3, r7, #32
 8000d24:	210d      	movs	r1, #13
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff ff42 	bl	8000bb0 <lcd_print_text>

	// Mostrar comienzo en la terminal serie
	uartSendString("\r\n*************** Comienzo MENU MEF ****************\r\n");
 8000d2c:	4813      	ldr	r0, [pc, #76]	; (8000d7c <menuMEF_init+0x8c>)
 8000d2e:	f000 fbc1 	bl	80014b4 <uartSendString>
	uint8_t buffer[32];
	sprintf(buffer, "%s\r\n", optionText[currentState]);
 8000d32:	4b10      	ldr	r3, [pc, #64]	; (8000d74 <menuMEF_init+0x84>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	011b      	lsls	r3, r3, #4
 8000d38:	4a11      	ldr	r2, [pc, #68]	; (8000d80 <menuMEF_init+0x90>)
 8000d3a:	441a      	add	r2, r3
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	4911      	ldr	r1, [pc, #68]	; (8000d84 <menuMEF_init+0x94>)
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 f905 	bl	8003f50 <siprintf>
	uartSendString(buffer);
 8000d46:	463b      	mov	r3, r7
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 fbb3 	bl	80014b4 <uartSendString>

	// mostrar el estado actual en el LCD
	lcd_set_position(2, 1);
 8000d4e:	2101      	movs	r1, #1
 8000d50:	2002      	movs	r0, #2
 8000d52:	f7ff fef7 	bl	8000b44 <lcd_set_position>
	lcd_print_text(optionText[currentState], sizeof(optionText)/sizeof(optionText[0]));
 8000d56:	4b07      	ldr	r3, [pc, #28]	; (8000d74 <menuMEF_init+0x84>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	011b      	lsls	r3, r3, #4
 8000d5c:	4a08      	ldr	r2, [pc, #32]	; (8000d80 <menuMEF_init+0x90>)
 8000d5e:	4413      	add	r3, r2
 8000d60:	210d      	movs	r1, #13
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff ff24 	bl	8000bb0 <lcd_print_text>
}
 8000d68:	bf00      	nop
 8000d6a:	3734      	adds	r7, #52	; 0x34
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd90      	pop	{r4, r7, pc}
 8000d70:	2000020c 	.word	0x2000020c
 8000d74:	20000208 	.word	0x20000208
 8000d78:	0800490c 	.word	0x0800490c
 8000d7c:	080048cc 	.word	0x080048cc
 8000d80:	2000000c 	.word	0x2000000c
 8000d84:	08004904 	.word	0x08004904

08000d88 <menuMEF_update>:

// Actualiza el estado de la MEF en funcion del largo del pulso definido en pulseHandle
// Permite la detencio de cualquier rutina al presionar el pulsador
// Parametros: ninguno
// Retorno: NEXT, EXECUTE o NONE para establecer el estado actual de la MEF en menuMEF_set_state()
action_t menuMEF_update(void){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
	action_t command = NONE;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	71fb      	strb	r3, [r7, #7]
	if(readKey_down() == true){
 8000d92:	f7ff fcd1 	bl	8000738 <readKey_down>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d004      	beq.n	8000da6 <menuMEF_update+0x1e>
		// comenzar conteo
		pulseHandle.startTime = HAL_GetTick(); // tiempo desde boton presionado
 8000d9c:	f000 fc40 	bl	8001620 <HAL_GetTick>
 8000da0:	4603      	mov	r3, r0
 8000da2:	4a1f      	ldr	r2, [pc, #124]	; (8000e20 <menuMEF_update+0x98>)
 8000da4:	6013      	str	r3, [r2, #0]
	}
	if(readKey_up() == true){
 8000da6:	f7ff fcdd 	bl	8000764 <readKey_up>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d032      	beq.n	8000e16 <menuMEF_update+0x8e>
		// terminar conteo y pasar de opcion o ejecutarla
		pulseHandle.stopTime = HAL_GetTick(); // tiempo desde boton presionado
 8000db0:	f000 fc36 	bl	8001620 <HAL_GetTick>
 8000db4:	4603      	mov	r3, r0
 8000db6:	4a1a      	ldr	r2, [pc, #104]	; (8000e20 <menuMEF_update+0x98>)
 8000db8:	6053      	str	r3, [r2, #4]
		pulseHandle.deltaTime = pulseHandle.stopTime - pulseHandle.startTime; // if stop>start
 8000dba:	4b19      	ldr	r3, [pc, #100]	; (8000e20 <menuMEF_update+0x98>)
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	4b18      	ldr	r3, [pc, #96]	; (8000e20 <menuMEF_update+0x98>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	4a16      	ldr	r2, [pc, #88]	; (8000e20 <menuMEF_update+0x98>)
 8000dc6:	6093      	str	r3, [r2, #8]

		if( executingRoutine == false){
 8000dc8:	4b16      	ldr	r3, [pc, #88]	; (8000e24 <menuMEF_update+0x9c>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	f083 0301 	eor.w	r3, r3, #1
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d01a      	beq.n	8000e0c <menuMEF_update+0x84>
			if(pulseHandle.deltaTime < pulseHandle.nextTime){
 8000dd6:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <menuMEF_update+0x98>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	4a11      	ldr	r2, [pc, #68]	; (8000e20 <menuMEF_update+0x98>)
 8000ddc:	8992      	ldrh	r2, [r2, #12]
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d205      	bcs.n	8000dee <menuMEF_update+0x66>
				command = NEXT;
 8000de2:	2301      	movs	r3, #1
 8000de4:	71fb      	strb	r3, [r7, #7]
				uartSendString("NEXT\r\n");
 8000de6:	4810      	ldr	r0, [pc, #64]	; (8000e28 <menuMEF_update+0xa0>)
 8000de8:	f000 fb64 	bl	80014b4 <uartSendString>
 8000dec:	e013      	b.n	8000e16 <menuMEF_update+0x8e>
			} else if (pulseHandle.deltaTime > pulseHandle.executeTime){
 8000dee:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <menuMEF_update+0x98>)
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <menuMEF_update+0x98>)
 8000df4:	89d2      	ldrh	r2, [r2, #14]
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d905      	bls.n	8000e06 <menuMEF_update+0x7e>
				command = EXECUTE;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	71fb      	strb	r3, [r7, #7]
				uartSendString("EXECUTE\r\n");
 8000dfe:	480b      	ldr	r0, [pc, #44]	; (8000e2c <menuMEF_update+0xa4>)
 8000e00:	f000 fb58 	bl	80014b4 <uartSendString>
 8000e04:	e007      	b.n	8000e16 <menuMEF_update+0x8e>
			} else{
				command = NONE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	71fb      	strb	r3, [r7, #7]
 8000e0a:	e004      	b.n	8000e16 <menuMEF_update+0x8e>
			}
		} else{
			command = STOP;
 8000e0c:	2304      	movs	r3, #4
 8000e0e:	71fb      	strb	r3, [r7, #7]
			uartSendString("STOP\r\n");
 8000e10:	4807      	ldr	r0, [pc, #28]	; (8000e30 <menuMEF_update+0xa8>)
 8000e12:	f000 fb4f 	bl	80014b4 <uartSendString>
		}
	}
	return command;
 8000e16:	79fb      	ldrb	r3, [r7, #7]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	2000020c 	.word	0x2000020c
 8000e24:	2000021c 	.word	0x2000021c
 8000e28:	0800491c 	.word	0x0800491c
 8000e2c:	08004924 	.word	0x08004924
 8000e30:	08004930 	.word	0x08004930

08000e34 <menuMEF_set_state>:


// Actualiza el estado actual del menu (MEF) y ejecuta la accion que corresponda
// Parametros: <command> tipo de dato action_t NEXT,NONE o EXECUTE en funcion del largo del pulso
// Retorno: ninguno
void menuMEF_set_state(action_t command){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]

	if(command == STOP){
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	2b04      	cmp	r3, #4
 8000e42:	d105      	bne.n	8000e50 <menuMEF_set_state+0x1c>
		blink_stop(LED_PORT,LED_PIN);
 8000e44:	2120      	movs	r1, #32
 8000e46:	4819      	ldr	r0, [pc, #100]	; (8000eac <menuMEF_set_state+0x78>)
 8000e48:	f000 f990 	bl	800116c <blink_stop>
		motor_stop();
 8000e4c:	f000 f9dc 	bl	8001208 <motor_stop>
	}
	if(command == NEXT){
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d10d      	bne.n	8000e72 <menuMEF_set_state+0x3e>
		if(currentState == OPTION_6){ // volver al inicio
 8000e56:	4b16      	ldr	r3, [pc, #88]	; (8000eb0 <menuMEF_set_state+0x7c>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b05      	cmp	r3, #5
 8000e5c:	d103      	bne.n	8000e66 <menuMEF_set_state+0x32>
			currentState = OPTION_1;
 8000e5e:	4b14      	ldr	r3, [pc, #80]	; (8000eb0 <menuMEF_set_state+0x7c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	701a      	strb	r2, [r3, #0]
 8000e64:	e005      	b.n	8000e72 <menuMEF_set_state+0x3e>
		} else {
			currentState++; // avanzar a la siguiente opcion
 8000e66:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <menuMEF_set_state+0x7c>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <menuMEF_set_state+0x7c>)
 8000e70:	701a      	strb	r2, [r3, #0]
		}
	}
	if(command == EXECUTE){
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b03      	cmp	r3, #3
 8000e76:	d105      	bne.n	8000e84 <menuMEF_set_state+0x50>
		currentState = currentState + OPTION_OFFSET; // pasar a estado EXECUTE_x
 8000e78:	4b0d      	ldr	r3, [pc, #52]	; (8000eb0 <menuMEF_set_state+0x7c>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	3306      	adds	r3, #6
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	4b0b      	ldr	r3, [pc, #44]	; (8000eb0 <menuMEF_set_state+0x7c>)
 8000e82:	701a      	strb	r2, [r3, #0]
	}
	// si hubo un pulso indicando NEXT o EXECUTE, actualizar LCD y ejecutar la rutina correspondiente
	// actualizar solo cuando hay un cambio
	if((command == EXECUTE) || (command == NEXT)){
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d002      	beq.n	8000e90 <menuMEF_set_state+0x5c>
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d103      	bne.n	8000e98 <menuMEF_set_state+0x64>
		menuMEF_update_display(command); // actualizar display LCD
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f80e 	bl	8000eb4 <menuMEF_update_display>
	}
	menuMEF_execute(currentState); // iniciar/continuar rutina si corresponde
 8000e98:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <menuMEF_set_state+0x7c>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 f85b 	bl	8000f58 <menuMEF_execute>
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40010800 	.word	0x40010800
 8000eb0:	20000208 	.word	0x20000208

08000eb4 <menuMEF_update_display>:


// Actualiza el LCD con el estado actual de la MEF
// Parametros: <command> tipo de dato action_t NEXT,NONE o EXECUTE en funcion del largo del pulso
// Retorno: ninguno
void menuMEF_update_display( action_t command){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08a      	sub	sp, #40	; 0x28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
	char buffer[32];
	// Escribir al LCD
	if((command == NEXT) || (command == BACK)){
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d002      	beq.n	8000eca <menuMEF_update_display+0x16>
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d11c      	bne.n	8000f04 <menuMEF_update_display+0x50>
		// enviar estado actual 'Opcion x' al LCD y a la terminal
		sprintf(buffer, "%s\r\n", optionText[currentState]);
 8000eca:	4b20      	ldr	r3, [pc, #128]	; (8000f4c <menuMEF_update_display+0x98>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	011b      	lsls	r3, r3, #4
 8000ed0:	4a1f      	ldr	r2, [pc, #124]	; (8000f50 <menuMEF_update_display+0x9c>)
 8000ed2:	441a      	add	r2, r3
 8000ed4:	f107 0308 	add.w	r3, r7, #8
 8000ed8:	491e      	ldr	r1, [pc, #120]	; (8000f54 <menuMEF_update_display+0xa0>)
 8000eda:	4618      	mov	r0, r3
 8000edc:	f003 f838 	bl	8003f50 <siprintf>
		uartSendString(buffer);
 8000ee0:	f107 0308 	add.w	r3, r7, #8
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f000 fae5 	bl	80014b4 <uartSendString>
		lcd_set_position(2, 1);
 8000eea:	2101      	movs	r1, #1
 8000eec:	2002      	movs	r0, #2
 8000eee:	f7ff fe29 	bl	8000b44 <lcd_set_position>
		lcd_print_text(optionText[currentState], sizeof(optionText)/sizeof(optionText[0]));
 8000ef2:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <menuMEF_update_display+0x98>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	4a15      	ldr	r2, [pc, #84]	; (8000f50 <menuMEF_update_display+0x9c>)
 8000efa:	4413      	add	r3, r2
 8000efc:	210d      	movs	r1, #13
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fe56 	bl	8000bb0 <lcd_print_text>
	}
	if(command == EXECUTE){
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d11c      	bne.n	8000f44 <menuMEF_update_display+0x90>
		// enviar estado actual 'Ejecutando x' al LCD y a la terminal
		sprintf(buffer, "%s\r\n", optionText[currentState]);
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <menuMEF_update_display+0x98>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	011b      	lsls	r3, r3, #4
 8000f10:	4a0f      	ldr	r2, [pc, #60]	; (8000f50 <menuMEF_update_display+0x9c>)
 8000f12:	441a      	add	r2, r3
 8000f14:	f107 0308 	add.w	r3, r7, #8
 8000f18:	490e      	ldr	r1, [pc, #56]	; (8000f54 <menuMEF_update_display+0xa0>)
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f003 f818 	bl	8003f50 <siprintf>
		uartSendString(buffer);
 8000f20:	f107 0308 	add.w	r3, r7, #8
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 fac5 	bl	80014b4 <uartSendString>
		lcd_set_position(2, 1);
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	2002      	movs	r0, #2
 8000f2e:	f7ff fe09 	bl	8000b44 <lcd_set_position>
		//lcd_print_text(optionText[currentState+OPTION_OFFSET], sizeof(optionText)/sizeof(optionText[0]));
		lcd_print_text(optionText[currentState], sizeof(optionText)/sizeof(optionText[0]));
 8000f32:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <menuMEF_update_display+0x98>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	4a05      	ldr	r2, [pc, #20]	; (8000f50 <menuMEF_update_display+0x9c>)
 8000f3a:	4413      	add	r3, r2
 8000f3c:	210d      	movs	r1, #13
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fe36 	bl	8000bb0 <lcd_print_text>
	}
}
 8000f44:	bf00      	nop
 8000f46:	3728      	adds	r7, #40	; 0x28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000208 	.word	0x20000208
 8000f50:	2000000c 	.word	0x2000000c
 8000f54:	08004904 	.word	0x08004904

08000f58 <menuMEF_execute>:

// Es llamado de menuMEF_set_state() y ejecuta el estado actual de la MEF
// Si no se encuentra en un estado de ejecucion, simplemente ejcuta default (ninguna accion)
// Parametros: ninguno
// Retorno: ninguno
void menuMEF_execute(){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	// ejecutar la opcion seleccionada
	switch (currentState){
 8000f5c:	4b1e      	ldr	r3, [pc, #120]	; (8000fd8 <menuMEF_execute+0x80>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	3b06      	subs	r3, #6
 8000f62:	2b05      	cmp	r3, #5
 8000f64:	d834      	bhi.n	8000fd0 <menuMEF_execute+0x78>
 8000f66:	a201      	add	r2, pc, #4	; (adr r2, 8000f6c <menuMEF_execute+0x14>)
 8000f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6c:	08000f85 	.word	0x08000f85
 8000f70:	08000f8f 	.word	0x08000f8f
 8000f74:	08000f99 	.word	0x08000f99
 8000f78:	08000fad 	.word	0x08000fad
 8000f7c:	08000fbf 	.word	0x08000fbf
 8000f80:	08000fd1 	.word	0x08000fd1
	case EXECUTE_1:
		// ejecutar 1
		led_on(LED_PORT, LED_PIN);
 8000f84:	2120      	movs	r1, #32
 8000f86:	4815      	ldr	r0, [pc, #84]	; (8000fdc <menuMEF_execute+0x84>)
 8000f88:	f000 f860 	bl	800104c <led_on>
		break;
 8000f8c:	e021      	b.n	8000fd2 <menuMEF_execute+0x7a>
	case EXECUTE_2:
		// ejecutar 2
		led_off(LED_PORT, LED_PIN);
 8000f8e:	2120      	movs	r1, #32
 8000f90:	4812      	ldr	r0, [pc, #72]	; (8000fdc <menuMEF_execute+0x84>)
 8000f92:	f000 f875 	bl	8001080 <led_off>
		break;
 8000f96:	e01c      	b.n	8000fd2 <menuMEF_execute+0x7a>
	case EXECUTE_3:
		// ejecutar 3
		blink_led(LED_PORT, LED_PIN, blinkPeriod, blinkRepeat);
 8000f98:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <menuMEF_execute+0x88>)
 8000f9a:	881a      	ldrh	r2, [r3, #0]
 8000f9c:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <menuMEF_execute+0x8c>)
 8000f9e:	881b      	ldrh	r3, [r3, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2120      	movs	r1, #32
 8000fa4:	480d      	ldr	r0, [pc, #52]	; (8000fdc <menuMEF_execute+0x84>)
 8000fa6:	f000 f885 	bl	80010b4 <blink_led>
		break;
 8000faa:	e012      	b.n	8000fd2 <menuMEF_execute+0x7a>
	case EXECUTE_4:
		// ejecutar 4 motor CW
		motor_run(MOTOR_RUN_CW, motorFrequency, motorTimer);
 8000fac:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <menuMEF_execute+0x90>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	4a0e      	ldr	r2, [pc, #56]	; (8000fec <menuMEF_execute+0x94>)
 8000fb2:	8812      	ldrh	r2, [r2, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f000 f8f4 	bl	80011a4 <motor_run>
		break;
 8000fbc:	e009      	b.n	8000fd2 <menuMEF_execute+0x7a>
	case EXECUTE_5:
		// ejecutar 5 motor CCW
		motor_run(MOTOR_RUN_CCW, motorFrequency, motorTimer);
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	; (8000fe8 <menuMEF_execute+0x90>)
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	4a0a      	ldr	r2, [pc, #40]	; (8000fec <menuMEF_execute+0x94>)
 8000fc4:	8812      	ldrh	r2, [r2, #0]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	2002      	movs	r0, #2
 8000fca:	f000 f8eb 	bl	80011a4 <motor_run>
		break;
 8000fce:	e000      	b.n	8000fd2 <menuMEF_execute+0x7a>
		// ejecutar 6
		// free
		break;
	default:
		// no ejecutar nada
		break;
 8000fd0:	bf00      	nop
	}
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000208 	.word	0x20000208
 8000fdc:	40010800 	.word	0x40010800
 8000fe0:	20000004 	.word	0x20000004
 8000fe4:	20000006 	.word	0x20000006
 8000fe8:	2000000a 	.word	0x2000000a
 8000fec:	20000008 	.word	0x20000008

08000ff0 <menuMEF_reset_state>:

// Resetea el estado de la MEF al terminar la ejecucion de una rutina
// Actualiza el LCD y la terminal serie
// Parametros: ninguno
// Retorno: ninguno
void menuMEF_reset_state(){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	if((currentState >= EXECUTE_1) & (currentState <= EXECUTE_6) & (executingRoutine == false)){
 8000ff4:	4b13      	ldr	r3, [pc, #76]	; (8001044 <menuMEF_reset_state+0x54>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b05      	cmp	r3, #5
 8000ffa:	bf8c      	ite	hi
 8000ffc:	2301      	movhi	r3, #1
 8000ffe:	2300      	movls	r3, #0
 8001000:	b2da      	uxtb	r2, r3
 8001002:	4b10      	ldr	r3, [pc, #64]	; (8001044 <menuMEF_reset_state+0x54>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b0b      	cmp	r3, #11
 8001008:	bf94      	ite	ls
 800100a:	2301      	movls	r3, #1
 800100c:	2300      	movhi	r3, #0
 800100e:	b2db      	uxtb	r3, r3
 8001010:	4013      	ands	r3, r2
 8001012:	b2db      	uxtb	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <menuMEF_reset_state+0x58>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	f083 0301 	eor.w	r3, r3, #1
 800101e:	b2db      	uxtb	r3, r3
 8001020:	4013      	ands	r3, r2
 8001022:	2b00      	cmp	r3, #0
 8001024:	d005      	beq.n	8001032 <menuMEF_reset_state+0x42>
		currentState = currentState - OPTION_OFFSET;
 8001026:	4b07      	ldr	r3, [pc, #28]	; (8001044 <menuMEF_reset_state+0x54>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	3b06      	subs	r3, #6
 800102c:	b2da      	uxtb	r2, r3
 800102e:	4b05      	ldr	r3, [pc, #20]	; (8001044 <menuMEF_reset_state+0x54>)
 8001030:	701a      	strb	r2, [r3, #0]
	}
	executingRoutine = false;
 8001032:	4b05      	ldr	r3, [pc, #20]	; (8001048 <menuMEF_reset_state+0x58>)
 8001034:	2200      	movs	r2, #0
 8001036:	701a      	strb	r2, [r3, #0]
	menuMEF_update_display(BACK);
 8001038:	2002      	movs	r0, #2
 800103a:	f7ff ff3b 	bl	8000eb4 <menuMEF_update_display>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000208 	.word	0x20000208
 8001048:	2000021c 	.word	0x2000021c

0800104c <led_on>:


// Enciende el LED indicado en port/pin
// Parametros: <port> puerto GPIO, <pin> pin del puerto GPIO
// Retorno: ninguno
void led_on(GPIO_TypeDef * port, uint16_t pin ){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	807b      	strh	r3, [r7, #2]
	executingRoutine = true;
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <led_on+0x30>)
 800105a:	2201      	movs	r2, #1
 800105c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(port, pin, SET);
 800105e:	887b      	ldrh	r3, [r7, #2]
 8001060:	2201      	movs	r2, #1
 8001062:	4619      	mov	r1, r3
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f000 fdb2 	bl	8001bce <HAL_GPIO_WritePin>
	executingRoutine = false;
 800106a:	4b04      	ldr	r3, [pc, #16]	; (800107c <led_on+0x30>)
 800106c:	2200      	movs	r2, #0
 800106e:	701a      	strb	r2, [r3, #0]
	menuMEF_reset_state();
 8001070:	f7ff ffbe 	bl	8000ff0 <menuMEF_reset_state>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	2000021c 	.word	0x2000021c

08001080 <led_off>:


// Apaga el LED indicado en port/pin
// Parametros: <port> puerto GPIO, <pin> pin del puerto GPIO
// Retorno: ninguno
void led_off(GPIO_TypeDef * port, uint16_t pin ){
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	807b      	strh	r3, [r7, #2]
	executingRoutine = true;
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <led_off+0x30>)
 800108e:	2201      	movs	r2, #1
 8001090:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(port, pin, RESET);
 8001092:	887b      	ldrh	r3, [r7, #2]
 8001094:	2200      	movs	r2, #0
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 fd98 	bl	8001bce <HAL_GPIO_WritePin>
	executingRoutine = false;
 800109e:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <led_off+0x30>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
	menuMEF_reset_state();
 80010a4:	f7ff ffa4 	bl	8000ff0 <menuMEF_reset_state>
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	2000021c 	.word	0x2000021c

080010b4 <blink_led>:

// Rutina de parpadeo del led definido en port/pin con el periodo <period> y una cantidad de veces <repeat>
// Parametros: <port> puerto GPIO, <pin> pin del puerto GPIO
// <period> tiempo en ms del medio ciclo del parpadeo, <repeat> cantidad de repeticiones de parpadeo
// Retorno: ninguno
void blink_led(GPIO_TypeDef * port, uint16_t pin, uint16_t period, uint8_t repeat){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	4608      	mov	r0, r1
 80010be:	4611      	mov	r1, r2
 80010c0:	461a      	mov	r2, r3
 80010c2:	4603      	mov	r3, r0
 80010c4:	817b      	strh	r3, [r7, #10]
 80010c6:	460b      	mov	r3, r1
 80010c8:	813b      	strh	r3, [r7, #8]
 80010ca:	4613      	mov	r3, r2
 80010cc:	71fb      	strb	r3, [r7, #7]

	if((count == 0) & (executingRoutine == false)){
 80010ce:	4b24      	ldr	r3, [pc, #144]	; (8001160 <blink_led+0xac>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	bf0c      	ite	eq
 80010d6:	2301      	moveq	r3, #1
 80010d8:	2300      	movne	r3, #0
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	461a      	mov	r2, r3
 80010de:	4b21      	ldr	r3, [pc, #132]	; (8001164 <blink_led+0xb0>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	f083 0301 	eor.w	r3, r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	4013      	ands	r3, r2
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d00d      	beq.n	800110a <blink_led+0x56>
		executingRoutine = true;
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <blink_led+0xb0>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(port, pin, SET);
 80010f4:	897b      	ldrh	r3, [r7, #10]
 80010f6:	2201      	movs	r2, #1
 80010f8:	4619      	mov	r1, r3
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	f000 fd67 	bl	8001bce <HAL_GPIO_WritePin>
		delayInit(&delayBlinkHandle, period );
 8001100:	893b      	ldrh	r3, [r7, #8]
 8001102:	4619      	mov	r1, r3
 8001104:	4818      	ldr	r0, [pc, #96]	; (8001168 <blink_led+0xb4>)
 8001106:	f7ff fb4f 	bl	80007a8 <delayInit>
	}
	// repetir
	if(delayRead(&delayBlinkHandle) == true){
 800110a:	4817      	ldr	r0, [pc, #92]	; (8001168 <blink_led+0xb4>)
 800110c:	f7ff fb69 	bl	80007e2 <delayRead>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d00a      	beq.n	800112c <blink_led+0x78>
		HAL_GPIO_TogglePin(port, pin);
 8001116:	897b      	ldrh	r3, [r7, #10]
 8001118:	4619      	mov	r1, r3
 800111a:	68f8      	ldr	r0, [r7, #12]
 800111c:	f000 fd6f 	bl	8001bfe <HAL_GPIO_TogglePin>
		count++;
 8001120:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <blink_led+0xac>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b0d      	ldr	r3, [pc, #52]	; (8001160 <blink_led+0xac>)
 800112a:	701a      	strb	r2, [r3, #0]
	}
	// blink stop
	if(count >= repeat*2){
 800112c:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <blink_led+0xac>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	461a      	mov	r2, r3
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	429a      	cmp	r2, r3
 8001138:	db0d      	blt.n	8001156 <blink_led+0xa2>
		HAL_GPIO_WritePin(port, pin, RESET);
 800113a:	897b      	ldrh	r3, [r7, #10]
 800113c:	2200      	movs	r2, #0
 800113e:	4619      	mov	r1, r3
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f000 fd44 	bl	8001bce <HAL_GPIO_WritePin>
		count = 0;
 8001146:	4b06      	ldr	r3, [pc, #24]	; (8001160 <blink_led+0xac>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
		executingRoutine = false;
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <blink_led+0xb0>)
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
		menuMEF_reset_state();
 8001152:	f7ff ff4d 	bl	8000ff0 <menuMEF_reset_state>
	}
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	2000021d 	.word	0x2000021d
 8001164:	2000021c 	.word	0x2000021c
 8001168:	20000220 	.word	0x20000220

0800116c <blink_stop>:


// Detencion del parpadeo (apagado LED) y reseteo de variable de contador de repeticiones
// Parametros: <port> puerto GPIO, <pin> pin del puerto GPIO
void blink_stop(GPIO_TypeDef * port, uint16_t pin){
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	460b      	mov	r3, r1
 8001176:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(port, pin, RESET);
 8001178:	887b      	ldrh	r3, [r7, #2]
 800117a:	2200      	movs	r2, #0
 800117c:	4619      	mov	r1, r3
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f000 fd25 	bl	8001bce <HAL_GPIO_WritePin>
	count = 0;
 8001184:	4b05      	ldr	r3, [pc, #20]	; (800119c <blink_stop+0x30>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]
	executingRoutine = false;
 800118a:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <blink_stop+0x34>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
	menuMEF_reset_state();
 8001190:	f7ff ff2e 	bl	8000ff0 <menuMEF_reset_state>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	2000021d 	.word	0x2000021d
 80011a0:	2000021c 	.word	0x2000021c

080011a4 <motor_run>:
// Accionamiento del stepper motor (Haydon 36362-12 12V 4.6W) controlador por el DRV8825
// Parametros: <command> instruccion de comando del motor tipo motorState_t (parada, giro horario y anti horario)
// <freq> "frecuencia" de giro del motor > CUIDADO: no es frecuencia sino periodo, es decir, a mayor <freq> mas lento gira el motor
// Corresponde al 'Pulse' del contador de TIM2 (output compare) utilizado como senal de 'STEP' al controlador DRV8825.
// <time> duracion del accionamiento en ms
void motor_run(motorState_t command, uint16_t freq, uint16_t time ){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	71fb      	strb	r3, [r7, #7]
 80011ae:	460b      	mov	r3, r1
 80011b0:	80bb      	strh	r3, [r7, #4]
 80011b2:	4613      	mov	r3, r2
 80011b4:	807b      	strh	r3, [r7, #2]
	if(executingRoutine == false){
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <motor_run+0x5c>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	f083 0301 	eor.w	r3, r3, #1
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d010      	beq.n	80011e6 <motor_run+0x42>
		executingRoutine = true;
 80011c4:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <motor_run+0x5c>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	701a      	strb	r2, [r3, #0]
		motor_config(freq);
 80011ca:	88bb      	ldrh	r3, [r7, #4]
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fbb0 	bl	8000934 <motor_config>
		motor_send_command(command);
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fb3a 	bl	8000850 <motor_send_command>
		delayInit(&delayMotorHandle, time );
 80011dc:	887b      	ldrh	r3, [r7, #2]
 80011de:	4619      	mov	r1, r3
 80011e0:	4808      	ldr	r0, [pc, #32]	; (8001204 <motor_run+0x60>)
 80011e2:	f7ff fae1 	bl	80007a8 <delayInit>
	}

	if(delayRead(&delayMotorHandle) == true){
 80011e6:	4807      	ldr	r0, [pc, #28]	; (8001204 <motor_run+0x60>)
 80011e8:	f7ff fafb 	bl	80007e2 <delayRead>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <motor_run+0x52>
		motor_stop();
 80011f2:	f000 f809 	bl	8001208 <motor_stop>
	}
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2000021c 	.word	0x2000021c
 8001204:	2000022c 	.word	0x2000022c

08001208 <motor_stop>:


// Parada del motor y reseteo de la MEF
// Parametros: ninguno
// Retorno: ninguno
void motor_stop(){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	motor_send_command(MOTOR_STOP);
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff fb1f 	bl	8000850 <motor_send_command>
	executingRoutine = false;
 8001212:	4b03      	ldr	r3, [pc, #12]	; (8001220 <motor_stop+0x18>)
 8001214:	2200      	movs	r2, #0
 8001216:	701a      	strb	r2, [r3, #0]
	menuMEF_reset_state();
 8001218:	f7ff feea 	bl	8000ff0 <menuMEF_reset_state>
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2000021c 	.word	0x2000021c

08001224 <menuMEF_user_input>:

// Ingreso de parametros de parpadeo y accionamiento de motor por parte del usuario
// Los parametros a ingresar son blinkPeriod, blinkRepeat, motorTimer, y motorFrequency
// Parametros: ninguno
// Reteorno: ninguno
void menuMEF_user_input(){
 8001224:	b580      	push	{r7, lr}
 8001226:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 800122a:	af02      	add	r7, sp, #8
	// Ingreso valores LED
	uint8_t introLED[] = "######################### COMIENZO DEL PROGRAMA #########################\r\n"
 800122c:	4a5b      	ldr	r2, [pc, #364]	; (800139c <menuMEF_user_input+0x178>)
 800122e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001232:	4611      	mov	r1, r2
 8001234:	22c5      	movs	r2, #197	; 0xc5
 8001236:	4618      	mov	r0, r3
 8001238:	f002 fede 	bl	8003ff8 <memcpy>
			      "# Ingrese a continuacion los parametros del parpadeo del led en ms\r\n"
				  "# Presione ENTER para utilizar [valor] por defecto:\r\n";
	uint8_t periodPrompt[64];
	uint8_t repeatPrompt[64];
	sprintf(periodPrompt,"# [%d-%d] Periodo [%d]: ", BLINK_PERIOD_MIN, BLINK_PERIOD_MAX, blinkPeriod);
 800123c:	4b58      	ldr	r3, [pc, #352]	; (80013a0 <menuMEF_user_input+0x17c>)
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	f507 70e0 	add.w	r0, r7, #448	; 0x1c0
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800124a:	2264      	movs	r2, #100	; 0x64
 800124c:	4955      	ldr	r1, [pc, #340]	; (80013a4 <menuMEF_user_input+0x180>)
 800124e:	f002 fe7f 	bl	8003f50 <siprintf>
	sprintf(repeatPrompt,"# [%d-%d] Repeticiones [%d]: ", BLINK_REPEAT_MIN, BLINK_REPEAT_MAX, blinkRepeat);
 8001252:	4b55      	ldr	r3, [pc, #340]	; (80013a8 <menuMEF_user_input+0x184>)
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	f507 70c0 	add.w	r0, r7, #384	; 0x180
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	2314      	movs	r3, #20
 800125e:	2201      	movs	r2, #1
 8001260:	4952      	ldr	r1, [pc, #328]	; (80013ac <menuMEF_user_input+0x188>)
 8001262:	f002 fe75 	bl	8003f50 <siprintf>

	uartSendString(introLED);
 8001266:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f922 	bl	80014b4 <uartSendString>

	uartSendString(periodPrompt);
 8001270:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001274:	4618      	mov	r0, r3
 8001276:	f000 f91d 	bl	80014b4 <uartSendString>
	blinkPeriod = get_value(BLINK_PERIOD_MIN, BLINK_PERIOD_MAX, BLINK_PERIOD_DEFAULT);
 800127a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800127e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001282:	2064      	movs	r0, #100	; 0x64
 8001284:	f000 f8a4 	bl	80013d0 <get_value>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	4b44      	ldr	r3, [pc, #272]	; (80013a0 <menuMEF_user_input+0x17c>)
 800128e:	801a      	strh	r2, [r3, #0]

	uartSendString(repeatPrompt);
 8001290:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001294:	4618      	mov	r0, r3
 8001296:	f000 f90d 	bl	80014b4 <uartSendString>
	blinkRepeat = get_value(BLINK_REPEAT_MIN, BLINK_REPEAT_MAX, BLINK_REPEAT_DEFAULT);
 800129a:	220a      	movs	r2, #10
 800129c:	2114      	movs	r1, #20
 800129e:	2001      	movs	r0, #1
 80012a0:	f000 f896 	bl	80013d0 <get_value>
 80012a4:	4603      	mov	r3, r0
 80012a6:	461a      	mov	r2, r3
 80012a8:	4b3f      	ldr	r3, [pc, #252]	; (80013a8 <menuMEF_user_input+0x184>)
 80012aa:	801a      	strh	r2, [r3, #0]

	// Ingreso valores MOTOR
	uint8_t introMotor[] = "#\r\n# Ingrese a continuacion los parametros del motor ms\r\n"
 80012ac:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80012b0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80012b4:	4a3e      	ldr	r2, [pc, #248]	; (80013b0 <menuMEF_user_input+0x18c>)
 80012b6:	4618      	mov	r0, r3
 80012b8:	4611      	mov	r1, r2
 80012ba:	236f      	movs	r3, #111	; 0x6f
 80012bc:	461a      	mov	r2, r3
 80012be:	f002 fe9b 	bl	8003ff8 <memcpy>
						 "# Presione ENTER para utilizar [valor] por defecto:\r\n";
	uint8_t timerPrompt[64];
	uint8_t frequencyPrompt[64];
	sprintf(timerPrompt,"# [%d-%d] Temporizado [%d]: ", MOTOR_TIMER_MIN, MOTOR_TIMER_MAX, motorTimer);
 80012c2:	4b3c      	ldr	r3, [pc, #240]	; (80013b4 <menuMEF_user_input+0x190>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	f644 6320 	movw	r3, #20000	; 0x4e20
 80012d0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80012d4:	4938      	ldr	r1, [pc, #224]	; (80013b8 <menuMEF_user_input+0x194>)
 80012d6:	f002 fe3b 	bl	8003f50 <siprintf>
	sprintf(frequencyPrompt,"# [%d-%d] Frecuencia [%d]: ", MOTOR_FREQ_MIN, MOTOR_FREQ_MAX, motorFrequency);
 80012da:	4b38      	ldr	r3, [pc, #224]	; (80013bc <menuMEF_user_input+0x198>)
 80012dc:	881b      	ldrh	r3, [r3, #0]
 80012de:	f107 0090 	add.w	r0, r7, #144	; 0x90
 80012e2:	9300      	str	r3, [sp, #0]
 80012e4:	2396      	movs	r3, #150	; 0x96
 80012e6:	2201      	movs	r2, #1
 80012e8:	4935      	ldr	r1, [pc, #212]	; (80013c0 <menuMEF_user_input+0x19c>)
 80012ea:	f002 fe31 	bl	8003f50 <siprintf>

	uartSendString(introMotor);
 80012ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f8de 	bl	80014b4 <uartSendString>

	uartSendString(timerPrompt);
 80012f8:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 f8d9 	bl	80014b4 <uartSendString>
	motorTimer = get_value(MOTOR_TIMER_MIN, MOTOR_TIMER_MAX, MOTOR_TIMER_DEFAULT);
 8001302:	f242 7210 	movw	r2, #10000	; 0x2710
 8001306:	f644 6120 	movw	r1, #20000	; 0x4e20
 800130a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800130e:	f000 f85f 	bl	80013d0 <get_value>
 8001312:	4603      	mov	r3, r0
 8001314:	461a      	mov	r2, r3
 8001316:	4b27      	ldr	r3, [pc, #156]	; (80013b4 <menuMEF_user_input+0x190>)
 8001318:	801a      	strh	r2, [r3, #0]

	uartSendString(frequencyPrompt);
 800131a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800131e:	4618      	mov	r0, r3
 8001320:	f000 f8c8 	bl	80014b4 <uartSendString>
	motorFrequency = get_value(MOTOR_FREQ_MIN, MOTOR_FREQ_MAX, MOTOR_FREQ_DEFAULT);
 8001324:	2214      	movs	r2, #20
 8001326:	2196      	movs	r1, #150	; 0x96
 8001328:	2001      	movs	r0, #1
 800132a:	f000 f851 	bl	80013d0 <get_value>
 800132e:	4603      	mov	r3, r0
 8001330:	461a      	mov	r2, r3
 8001332:	4b22      	ldr	r3, [pc, #136]	; (80013bc <menuMEF_user_input+0x198>)
 8001334:	801a      	strh	r2, [r3, #0]

	uint8_t parameters[64];
	sprintf(parameters,"# Parametros blinky: PERRIODO [%d], REPETIICIONES [%d]\r\n", blinkPeriod, blinkRepeat );
 8001336:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <menuMEF_user_input+0x17c>)
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	461a      	mov	r2, r3
 800133c:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <menuMEF_user_input+0x184>)
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001344:	491f      	ldr	r1, [pc, #124]	; (80013c4 <menuMEF_user_input+0x1a0>)
 8001346:	f002 fe03 	bl	8003f50 <siprintf>
	uartSendString(parameters);
 800134a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800134e:	4618      	mov	r0, r3
 8001350:	f000 f8b0 	bl	80014b4 <uartSendString>
	sprintf(parameters,"# Parametros motor: TEMPORIZADO [%d], FRECUENCIA [%d]\r\n", motorTimer, motorFrequency );
 8001354:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <menuMEF_user_input+0x190>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	461a      	mov	r2, r3
 800135a:	4b18      	ldr	r3, [pc, #96]	; (80013bc <menuMEF_user_input+0x198>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001362:	4919      	ldr	r1, [pc, #100]	; (80013c8 <menuMEF_user_input+0x1a4>)
 8001364:	f002 fdf4 	bl	8003f50 <siprintf>
	uartSendString(parameters);
 8001368:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800136c:	4618      	mov	r0, r3
 800136e:	f000 f8a1 	bl	80014b4 <uartSendString>

	uint8_t end[] = "#########################################################################\r\n";
 8001372:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001376:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 800137a:	4a14      	ldr	r2, [pc, #80]	; (80013cc <menuMEF_user_input+0x1a8>)
 800137c:	4618      	mov	r0, r3
 800137e:	4611      	mov	r1, r2
 8001380:	234c      	movs	r3, #76	; 0x4c
 8001382:	461a      	mov	r2, r3
 8001384:	f002 fe38 	bl	8003ff8 <memcpy>
	uartSendString(end);
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f892 	bl	80014b4 <uartSendString>
}
 8001390:	bf00      	nop
 8001392:	f507 7732 	add.w	r7, r7, #712	; 0x2c8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	08004a24 	.word	0x08004a24
 80013a0:	20000004 	.word	0x20000004
 80013a4:	08004938 	.word	0x08004938
 80013a8:	20000006 	.word	0x20000006
 80013ac:	08004954 	.word	0x08004954
 80013b0:	08004aec 	.word	0x08004aec
 80013b4:	20000008 	.word	0x20000008
 80013b8:	08004974 	.word	0x08004974
 80013bc:	2000000a 	.word	0x2000000a
 80013c0:	08004994 	.word	0x08004994
 80013c4:	080049b0 	.word	0x080049b0
 80013c8:	080049ec 	.word	0x080049ec
 80013cc:	08004b5c 	.word	0x08004b5c

080013d0 <get_value>:

// Rutina de ingreso de datos por la UART con limites min/max y reingreso en caso de valores fuera de rango
// Parametros: <min> valor minimo permitido a ingresar
// <max> valor maximo permitido a ingresar, <defaultValue> valor por defecto a utilizar si se presiona ENTER
// Retorno: retorna el numero entero uint16_6 ingresado
uint16_t get_value(uint16_t min, uint16_t max, uint16_t defaultValue){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
 80013da:	460b      	mov	r3, r1
 80013dc:	80bb      	strh	r3, [r7, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	807b      	strh	r3, [r7, #2]
	uint8_t inputBuffer[10];
	uint16_t value;

	while(1){
		uartReceiveString(inputBuffer, sizeof(inputBuffer)/sizeof(inputBuffer[0]));
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	210a      	movs	r1, #10
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 f885 	bl	80014f8 <uartReceiveString>
		if(inputBuffer[0] == '\0'){
 80013ee:	7b3b      	ldrb	r3, [r7, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d105      	bne.n	8001400 <get_value+0x30>
			value = defaultValue;
 80013f4:	887b      	ldrh	r3, [r7, #2]
 80013f6:	82fb      	strh	r3, [r7, #22]
			uartSendString("\r\n");
 80013f8:	4814      	ldr	r0, [pc, #80]	; (800144c <get_value+0x7c>)
 80013fa:	f000 f85b 	bl	80014b4 <uartSendString>
			break;
 80013fe:	e020      	b.n	8001442 <get_value+0x72>
		}
		//uartSendString(periodBuffer);
		uartSendString("\r\n");
 8001400:	4812      	ldr	r0, [pc, #72]	; (800144c <get_value+0x7c>)
 8001402:	f000 f857 	bl	80014b4 <uartSendString>
		value = (uint16_t) atoi(inputBuffer);
 8001406:	f107 030c 	add.w	r3, r7, #12
 800140a:	4618      	mov	r0, r3
 800140c:	f002 fd14 	bl	8003e38 <atoi>
 8001410:	4603      	mov	r3, r0
 8001412:	82fb      	strh	r3, [r7, #22]
		if( (value <= max) & (value >= min) ){
 8001414:	8afa      	ldrh	r2, [r7, #22]
 8001416:	88bb      	ldrh	r3, [r7, #4]
 8001418:	429a      	cmp	r2, r3
 800141a:	bf94      	ite	ls
 800141c:	2301      	movls	r3, #1
 800141e:	2300      	movhi	r3, #0
 8001420:	b2da      	uxtb	r2, r3
 8001422:	8af9      	ldrh	r1, [r7, #22]
 8001424:	88fb      	ldrh	r3, [r7, #6]
 8001426:	4299      	cmp	r1, r3
 8001428:	bf2c      	ite	cs
 800142a:	2301      	movcs	r3, #1
 800142c:	2300      	movcc	r3, #0
 800142e:	b2db      	uxtb	r3, r3
 8001430:	4013      	ands	r3, r2
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b00      	cmp	r3, #0
 8001436:	d103      	bne.n	8001440 <get_value+0x70>
			break;
		} else{
			uartSendString("\r\n# Valor fuera de rango!\r\nIngresar nuevamente: ");
 8001438:	4805      	ldr	r0, [pc, #20]	; (8001450 <get_value+0x80>)
 800143a:	f000 f83b 	bl	80014b4 <uartSendString>
	while(1){
 800143e:	e7d0      	b.n	80013e2 <get_value+0x12>
			break;
 8001440:	bf00      	nop
		}
	}
	return value;
 8001442:	8afb      	ldrh	r3, [r7, #22]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	08004ba8 	.word	0x08004ba8
 8001450:	08004bac 	.word	0x08004bac

08001454 <uartInit>:

/* > Descripcion: Inicializa la uart con la configuracion preestablecida y envia dicha config a la terminal
 * > Parametro: ninguno
 * > Retorno: retorna un boolt_t true en caso exito o false caso contrario
 */
bool_t uartInit(){
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
	// uartHandle >> estructura de dato UART_HandleTypeDef declarada en API_uart.h
	bool_t returnFlag = false;
 800145a:	2300      	movs	r3, #0
 800145c:	71fb      	strb	r3, [r7, #7]

	uartHandle.Instance = USE_USART; // instancia de la uart >> usb conectado a usart2
 800145e:	4b13      	ldr	r3, [pc, #76]	; (80014ac <uartInit+0x58>)
 8001460:	4a13      	ldr	r2, [pc, #76]	; (80014b0 <uartInit+0x5c>)
 8001462:	601a      	str	r2, [r3, #0]
	uartHandle.Init.BaudRate = 9600; // baudrate tipico
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <uartInit+0x58>)
 8001466:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800146a:	605a      	str	r2, [r3, #4]
	uartHandle.Init.WordLength = UART_WORDLENGTH_8B; // tamano de los datos >> 8 bits
 800146c:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <uartInit+0x58>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
	uartHandle.Init.StopBits = UART_STOPBITS_1; // cantidad de stop bits >> 1 solo
 8001472:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <uartInit+0x58>)
 8001474:	2200      	movs	r2, #0
 8001476:	60da      	str	r2, [r3, #12]
	uartHandle.Init.Parity = UART_PARITY_NONE; // tipo de paridad >> ninguno
 8001478:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <uartInit+0x58>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
	uartHandle.Init.Mode = UART_MODE_TX_RX; // modo recepcion/recepcion habilitado
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <uartInit+0x58>)
 8001480:	220c      	movs	r2, #12
 8001482:	615a      	str	r2, [r3, #20]
	uartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE; // sin control de flujo por hardware
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <uartInit+0x58>)
 8001486:	2200      	movs	r2, #0
 8001488:	619a      	str	r2, [r3, #24]
	uartHandle.Init.OverSampling = UART_OVERSAMPLING_16; // cantidad de muestras por tiempo de bit
 800148a:	4b08      	ldr	r3, [pc, #32]	; (80014ac <uartInit+0x58>)
 800148c:	2200      	movs	r2, #0
 800148e:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(&uartHandle) == HAL_OK){ // retornar true si es exitosa la configuracion
 8001490:	4806      	ldr	r0, [pc, #24]	; (80014ac <uartInit+0x58>)
 8001492:	f002 fa6f 	bl	8003974 <HAL_UART_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d101      	bne.n	80014a0 <uartInit+0x4c>
		//print_uart_config(uartHandle); // imprimir configuracion si la config fue exitosa
		returnFlag = true;
 800149c:	2301      	movs	r3, #1
 800149e:	71fb      	strb	r3, [r7, #7]
	}

	return returnFlag;
 80014a0:	79fb      	ldrb	r3, [r7, #7]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000238 	.word	0x20000238
 80014b0:	40004400 	.word	0x40004400

080014b4 <uartSendString>:
/* > Descripcion: envia un string (buffer <pstring>) por la uart, finalizando en el caracter NULL
 * > Parametro: <pstring> puntero del tipo uint8_t
 * 				El buffer de envio tendra una cantidad maxima de caracteres definida en <SEND_BUFFER_MAX_SIZE>
 * > Retorno: ninguno
 */
void uartSendString(uint8_t * pstring){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	// pstring se envia sin tamano debe recorrerse incrementando la direccion por aritmetica de pointers
	uint16_t index = 0; // indice para recorrer array pstring, admite hasta 2^16 caracteres
 80014bc:	2300      	movs	r3, #0
 80014be:	81fb      	strh	r3, [r7, #14]
	while(1){
		if( (*(pstring+index) == '\0') || (index > SEND_BUFFER_MAX_SIZE) ) break; // al encontrarse el NULL salir de funcion
 80014c0:	89fb      	ldrh	r3, [r7, #14]
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	4413      	add	r3, r2
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d00e      	beq.n	80014ea <uartSendString+0x36>
 80014cc:	89fb      	ldrh	r3, [r7, #14]
 80014ce:	2bff      	cmp	r3, #255	; 0xff
 80014d0:	d80b      	bhi.n	80014ea <uartSendString+0x36>
		HAL_UART_Transmit(&uartHandle, (pstring+index), 1, 100); // enviar caracter x caracter
 80014d2:	89fb      	ldrh	r3, [r7, #14]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	18d1      	adds	r1, r2, r3
 80014d8:	2364      	movs	r3, #100	; 0x64
 80014da:	2201      	movs	r2, #1
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <uartSendString+0x40>)
 80014de:	f002 fa99 	bl	8003a14 <HAL_UART_Transmit>
		index++;
 80014e2:	89fb      	ldrh	r3, [r7, #14]
 80014e4:	3301      	adds	r3, #1
 80014e6:	81fb      	strh	r3, [r7, #14]
		if( (*(pstring+index) == '\0') || (index > SEND_BUFFER_MAX_SIZE) ) break; // al encontrarse el NULL salir de funcion
 80014e8:	e7ea      	b.n	80014c0 <uartSendString+0xc>
	}
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000238 	.word	0x20000238

080014f8 <uartReceiveString>:
 * 				  y detiene la coleccion de caracteres al encontrarse un '\r' (se ha presionado ENTER)
 * > Parametro: <pstring> puntero del tipo uint8_t / <size> tamano del buffer de recepcion
 * > 			El buffer de recepcion tendra una cantidad maxima de caracteres definida en <RECEIVE_BUFFER_MAX_SIZE>
 * > Retorno: ninguno
 */
void uartReceiveString(uint8_t * pstring, uint16_t size){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
	if(size > RECEIVE_BUFFER_MAX_SIZE) size = RECEIVE_BUFFER_MAX_SIZE;
 8001504:	887b      	ldrh	r3, [r7, #2]
 8001506:	2bff      	cmp	r3, #255	; 0xff
 8001508:	d901      	bls.n	800150e <uartReceiveString+0x16>
 800150a:	23ff      	movs	r3, #255	; 0xff
 800150c:	807b      	strh	r3, [r7, #2]
	if(size < 1 ) size = 1;
 800150e:	887b      	ldrh	r3, [r7, #2]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d101      	bne.n	8001518 <uartReceiveString+0x20>
 8001514:	2301      	movs	r3, #1
 8001516:	807b      	strh	r3, [r7, #2]

	uint16_t index = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	81fb      	strh	r3, [r7, #14]
	while(1){
		HAL_UART_Receive(&uartHandle, (pstring+index), 1, HAL_MAX_DELAY); // recibir y esperar cada caracter hasta <size>
 800151c:	89fb      	ldrh	r3, [r7, #14]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	18d1      	adds	r1, r2, r3
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
 8001526:	2201      	movs	r2, #1
 8001528:	4810      	ldr	r0, [pc, #64]	; (800156c <uartReceiveString+0x74>)
 800152a:	f002 faf6 	bl	8003b1a <HAL_UART_Receive>
		if( (index == size) ||  ( (*(pstring+index)) == '\r') ) break; // finalizar while al alzancar la cant de caracteres indicada
 800152e:	89fa      	ldrh	r2, [r7, #14]
 8001530:	887b      	ldrh	r3, [r7, #2]
 8001532:	429a      	cmp	r2, r3
 8001534:	d011      	beq.n	800155a <uartReceiveString+0x62>
 8001536:	89fb      	ldrh	r3, [r7, #14]
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	4413      	add	r3, r2
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b0d      	cmp	r3, #13
 8001540:	d00b      	beq.n	800155a <uartReceiveString+0x62>
		HAL_UART_Transmit(&uartHandle, (pstring+index), 1, 10);
 8001542:	89fb      	ldrh	r3, [r7, #14]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	18d1      	adds	r1, r2, r3
 8001548:	230a      	movs	r3, #10
 800154a:	2201      	movs	r2, #1
 800154c:	4807      	ldr	r0, [pc, #28]	; (800156c <uartReceiveString+0x74>)
 800154e:	f002 fa61 	bl	8003a14 <HAL_UART_Transmit>
		index++;
 8001552:	89fb      	ldrh	r3, [r7, #14]
 8001554:	3301      	adds	r3, #1
 8001556:	81fb      	strh	r3, [r7, #14]
		HAL_UART_Receive(&uartHandle, (pstring+index), 1, HAL_MAX_DELAY); // recibir y esperar cada caracter hasta <size>
 8001558:	e7e0      	b.n	800151c <uartReceiveString+0x24>
	}

	*(pstring+index) = '\0'; // agregar el NULL al final para conformar el string
 800155a:	89fb      	ldrh	r3, [r7, #14]
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	4413      	add	r3, r2
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
}
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000238 	.word	0x20000238

08001570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001574:	4b08      	ldr	r3, [pc, #32]	; (8001598 <HAL_Init+0x28>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a07      	ldr	r2, [pc, #28]	; (8001598 <HAL_Init+0x28>)
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001580:	2003      	movs	r0, #3
 8001582:	f000 f947 	bl	8001814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001586:	2000      	movs	r0, #0
 8001588:	f000 f808 	bl	800159c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800158c:	f7fe feb0 	bl	80002f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40022000 	.word	0x40022000

0800159c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_InitTick+0x54>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <HAL_InitTick+0x58>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 f95f 	bl	800187e <HAL_SYSTICK_Config>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e00e      	b.n	80015e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b0f      	cmp	r3, #15
 80015ce:	d80a      	bhi.n	80015e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d0:	2200      	movs	r2, #0
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	f04f 30ff 	mov.w	r0, #4294967295
 80015d8:	f000 f927 	bl	800182a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015dc:	4a06      	ldr	r2, [pc, #24]	; (80015f8 <HAL_InitTick+0x5c>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
 80015e4:	e000      	b.n	80015e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000000 	.word	0x20000000
 80015f4:	200000e0 	.word	0x200000e0
 80015f8:	200000dc 	.word	0x200000dc

080015fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001600:	4b05      	ldr	r3, [pc, #20]	; (8001618 <HAL_IncTick+0x1c>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	461a      	mov	r2, r3
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <HAL_IncTick+0x20>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4413      	add	r3, r2
 800160c:	4a03      	ldr	r2, [pc, #12]	; (800161c <HAL_IncTick+0x20>)
 800160e:	6013      	str	r3, [r2, #0]
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr
 8001618:	200000e0 	.word	0x200000e0
 800161c:	20000280 	.word	0x20000280

08001620 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  return uwTick;
 8001624:	4b02      	ldr	r3, [pc, #8]	; (8001630 <HAL_GetTick+0x10>)
 8001626:	681b      	ldr	r3, [r3, #0]
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	20000280 	.word	0x20000280

08001634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800163c:	f7ff fff0 	bl	8001620 <HAL_GetTick>
 8001640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800164c:	d005      	beq.n	800165a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800164e:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <HAL_Delay+0x44>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	461a      	mov	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4413      	add	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800165a:	bf00      	nop
 800165c:	f7ff ffe0 	bl	8001620 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	429a      	cmp	r2, r3
 800166a:	d8f7      	bhi.n	800165c <HAL_Delay+0x28>
  {
  }
}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	200000e0 	.word	0x200000e0

0800167c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001698:	4013      	ands	r3, r2
 800169a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ae:	4a04      	ldr	r2, [pc, #16]	; (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	60d3      	str	r3, [r2, #12]
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c8:	4b04      	ldr	r3, [pc, #16]	; (80016dc <__NVIC_GetPriorityGrouping+0x18>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	0a1b      	lsrs	r3, r3, #8
 80016ce:	f003 0307 	and.w	r3, r3, #7
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	db0b      	blt.n	800170a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	f003 021f 	and.w	r2, r3, #31
 80016f8:	4906      	ldr	r1, [pc, #24]	; (8001714 <__NVIC_EnableIRQ+0x34>)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	2001      	movs	r0, #1
 8001702:	fa00 f202 	lsl.w	r2, r0, r2
 8001706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	e000e100 	.word	0xe000e100

08001718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	2b00      	cmp	r3, #0
 800172a:	db0a      	blt.n	8001742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	b2da      	uxtb	r2, r3
 8001730:	490c      	ldr	r1, [pc, #48]	; (8001764 <__NVIC_SetPriority+0x4c>)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	0112      	lsls	r2, r2, #4
 8001738:	b2d2      	uxtb	r2, r2
 800173a:	440b      	add	r3, r1
 800173c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001740:	e00a      	b.n	8001758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4908      	ldr	r1, [pc, #32]	; (8001768 <__NVIC_SetPriority+0x50>)
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	3b04      	subs	r3, #4
 8001750:	0112      	lsls	r2, r2, #4
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	440b      	add	r3, r1
 8001756:	761a      	strb	r2, [r3, #24]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	e000e100 	.word	0xe000e100
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800176c:	b480      	push	{r7}
 800176e:	b089      	sub	sp, #36	; 0x24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f1c3 0307 	rsb	r3, r3, #7
 8001786:	2b04      	cmp	r3, #4
 8001788:	bf28      	it	cs
 800178a:	2304      	movcs	r3, #4
 800178c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	3304      	adds	r3, #4
 8001792:	2b06      	cmp	r3, #6
 8001794:	d902      	bls.n	800179c <NVIC_EncodePriority+0x30>
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3b03      	subs	r3, #3
 800179a:	e000      	b.n	800179e <NVIC_EncodePriority+0x32>
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	f04f 32ff 	mov.w	r2, #4294967295
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43da      	mvns	r2, r3
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	401a      	ands	r2, r3
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b4:	f04f 31ff 	mov.w	r1, #4294967295
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	fa01 f303 	lsl.w	r3, r1, r3
 80017be:	43d9      	mvns	r1, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	4313      	orrs	r3, r2
         );
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3724      	adds	r7, #36	; 0x24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3b01      	subs	r3, #1
 80017dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017e0:	d301      	bcc.n	80017e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017e2:	2301      	movs	r3, #1
 80017e4:	e00f      	b.n	8001806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017e6:	4a0a      	ldr	r2, [pc, #40]	; (8001810 <SysTick_Config+0x40>)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ee:	210f      	movs	r1, #15
 80017f0:	f04f 30ff 	mov.w	r0, #4294967295
 80017f4:	f7ff ff90 	bl	8001718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017f8:	4b05      	ldr	r3, [pc, #20]	; (8001810 <SysTick_Config+0x40>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017fe:	4b04      	ldr	r3, [pc, #16]	; (8001810 <SysTick_Config+0x40>)
 8001800:	2207      	movs	r2, #7
 8001802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	e000e010 	.word	0xe000e010

08001814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff ff2d 	bl	800167c <__NVIC_SetPriorityGrouping>
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800182a:	b580      	push	{r7, lr}
 800182c:	b086      	sub	sp, #24
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
 8001836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800183c:	f7ff ff42 	bl	80016c4 <__NVIC_GetPriorityGrouping>
 8001840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	6978      	ldr	r0, [r7, #20]
 8001848:	f7ff ff90 	bl	800176c <NVIC_EncodePriority>
 800184c:	4602      	mov	r2, r0
 800184e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001852:	4611      	mov	r1, r2
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff5f 	bl	8001718 <__NVIC_SetPriority>
}
 800185a:	bf00      	nop
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
 8001868:	4603      	mov	r3, r0
 800186a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff35 	bl	80016e0 <__NVIC_EnableIRQ>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff ffa2 	bl	80017d0 <SysTick_Config>
 800188c:	4603      	mov	r3, r0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001898:	b480      	push	{r7}
 800189a:	b08b      	sub	sp, #44	; 0x2c
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018a6:	2300      	movs	r3, #0
 80018a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018aa:	e169      	b.n	8001b80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018ac:	2201      	movs	r2, #1
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	69fa      	ldr	r2, [r7, #28]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	f040 8158 	bne.w	8001b7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	4a9a      	ldr	r2, [pc, #616]	; (8001b38 <HAL_GPIO_Init+0x2a0>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d05e      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018d4:	4a98      	ldr	r2, [pc, #608]	; (8001b38 <HAL_GPIO_Init+0x2a0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d875      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018da:	4a98      	ldr	r2, [pc, #608]	; (8001b3c <HAL_GPIO_Init+0x2a4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d058      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018e0:	4a96      	ldr	r2, [pc, #600]	; (8001b3c <HAL_GPIO_Init+0x2a4>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d86f      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018e6:	4a96      	ldr	r2, [pc, #600]	; (8001b40 <HAL_GPIO_Init+0x2a8>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d052      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018ec:	4a94      	ldr	r2, [pc, #592]	; (8001b40 <HAL_GPIO_Init+0x2a8>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d869      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018f2:	4a94      	ldr	r2, [pc, #592]	; (8001b44 <HAL_GPIO_Init+0x2ac>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d04c      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018f8:	4a92      	ldr	r2, [pc, #584]	; (8001b44 <HAL_GPIO_Init+0x2ac>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d863      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018fe:	4a92      	ldr	r2, [pc, #584]	; (8001b48 <HAL_GPIO_Init+0x2b0>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d046      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 8001904:	4a90      	ldr	r2, [pc, #576]	; (8001b48 <HAL_GPIO_Init+0x2b0>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d85d      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 800190a:	2b12      	cmp	r3, #18
 800190c:	d82a      	bhi.n	8001964 <HAL_GPIO_Init+0xcc>
 800190e:	2b12      	cmp	r3, #18
 8001910:	d859      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 8001912:	a201      	add	r2, pc, #4	; (adr r2, 8001918 <HAL_GPIO_Init+0x80>)
 8001914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001918:	08001993 	.word	0x08001993
 800191c:	0800196d 	.word	0x0800196d
 8001920:	0800197f 	.word	0x0800197f
 8001924:	080019c1 	.word	0x080019c1
 8001928:	080019c7 	.word	0x080019c7
 800192c:	080019c7 	.word	0x080019c7
 8001930:	080019c7 	.word	0x080019c7
 8001934:	080019c7 	.word	0x080019c7
 8001938:	080019c7 	.word	0x080019c7
 800193c:	080019c7 	.word	0x080019c7
 8001940:	080019c7 	.word	0x080019c7
 8001944:	080019c7 	.word	0x080019c7
 8001948:	080019c7 	.word	0x080019c7
 800194c:	080019c7 	.word	0x080019c7
 8001950:	080019c7 	.word	0x080019c7
 8001954:	080019c7 	.word	0x080019c7
 8001958:	080019c7 	.word	0x080019c7
 800195c:	08001975 	.word	0x08001975
 8001960:	08001989 	.word	0x08001989
 8001964:	4a79      	ldr	r2, [pc, #484]	; (8001b4c <HAL_GPIO_Init+0x2b4>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d013      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800196a:	e02c      	b.n	80019c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	623b      	str	r3, [r7, #32]
          break;
 8001972:	e029      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	3304      	adds	r3, #4
 800197a:	623b      	str	r3, [r7, #32]
          break;
 800197c:	e024      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	3308      	adds	r3, #8
 8001984:	623b      	str	r3, [r7, #32]
          break;
 8001986:	e01f      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	330c      	adds	r3, #12
 800198e:	623b      	str	r3, [r7, #32]
          break;
 8001990:	e01a      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d102      	bne.n	80019a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800199a:	2304      	movs	r3, #4
 800199c:	623b      	str	r3, [r7, #32]
          break;
 800199e:	e013      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d105      	bne.n	80019b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019a8:	2308      	movs	r3, #8
 80019aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	611a      	str	r2, [r3, #16]
          break;
 80019b2:	e009      	b.n	80019c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019b4:	2308      	movs	r3, #8
 80019b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69fa      	ldr	r2, [r7, #28]
 80019bc:	615a      	str	r2, [r3, #20]
          break;
 80019be:	e003      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
          break;
 80019c4:	e000      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          break;
 80019c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	2bff      	cmp	r3, #255	; 0xff
 80019cc:	d801      	bhi.n	80019d2 <HAL_GPIO_Init+0x13a>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	e001      	b.n	80019d6 <HAL_GPIO_Init+0x13e>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	3304      	adds	r3, #4
 80019d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	2bff      	cmp	r3, #255	; 0xff
 80019dc:	d802      	bhi.n	80019e4 <HAL_GPIO_Init+0x14c>
 80019de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	e002      	b.n	80019ea <HAL_GPIO_Init+0x152>
 80019e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e6:	3b08      	subs	r3, #8
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	210f      	movs	r1, #15
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	401a      	ands	r2, r3
 80019fc:	6a39      	ldr	r1, [r7, #32]
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	fa01 f303 	lsl.w	r3, r1, r3
 8001a04:	431a      	orrs	r2, r3
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 80b1 	beq.w	8001b7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a18:	4b4d      	ldr	r3, [pc, #308]	; (8001b50 <HAL_GPIO_Init+0x2b8>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	4a4c      	ldr	r2, [pc, #304]	; (8001b50 <HAL_GPIO_Init+0x2b8>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6193      	str	r3, [r2, #24]
 8001a24:	4b4a      	ldr	r3, [pc, #296]	; (8001b50 <HAL_GPIO_Init+0x2b8>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a30:	4a48      	ldr	r2, [pc, #288]	; (8001b54 <HAL_GPIO_Init+0x2bc>)
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	089b      	lsrs	r3, r3, #2
 8001a36:	3302      	adds	r3, #2
 8001a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	220f      	movs	r2, #15
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	4013      	ands	r3, r2
 8001a52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a40      	ldr	r2, [pc, #256]	; (8001b58 <HAL_GPIO_Init+0x2c0>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d013      	beq.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a3f      	ldr	r2, [pc, #252]	; (8001b5c <HAL_GPIO_Init+0x2c4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d00d      	beq.n	8001a80 <HAL_GPIO_Init+0x1e8>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a3e      	ldr	r2, [pc, #248]	; (8001b60 <HAL_GPIO_Init+0x2c8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d007      	beq.n	8001a7c <HAL_GPIO_Init+0x1e4>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a3d      	ldr	r2, [pc, #244]	; (8001b64 <HAL_GPIO_Init+0x2cc>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d101      	bne.n	8001a78 <HAL_GPIO_Init+0x1e0>
 8001a74:	2303      	movs	r3, #3
 8001a76:	e006      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a78:	2304      	movs	r3, #4
 8001a7a:	e004      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	e002      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a84:	2300      	movs	r3, #0
 8001a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a88:	f002 0203 	and.w	r2, r2, #3
 8001a8c:	0092      	lsls	r2, r2, #2
 8001a8e:	4093      	lsls	r3, r2
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a96:	492f      	ldr	r1, [pc, #188]	; (8001b54 <HAL_GPIO_Init+0x2bc>)
 8001a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9a:	089b      	lsrs	r3, r3, #2
 8001a9c:	3302      	adds	r3, #2
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d006      	beq.n	8001abe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	492c      	ldr	r1, [pc, #176]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	608b      	str	r3, [r1, #8]
 8001abc:	e006      	b.n	8001acc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001abe:	4b2a      	ldr	r3, [pc, #168]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ac0:	689a      	ldr	r2, [r3, #8]
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	4928      	ldr	r1, [pc, #160]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d006      	beq.n	8001ae6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ad8:	4b23      	ldr	r3, [pc, #140]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	4922      	ldr	r1, [pc, #136]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	60cb      	str	r3, [r1, #12]
 8001ae4:	e006      	b.n	8001af4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ae6:	4b20      	ldr	r3, [pc, #128]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	491e      	ldr	r1, [pc, #120]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d006      	beq.n	8001b0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b00:	4b19      	ldr	r3, [pc, #100]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	4918      	ldr	r1, [pc, #96]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	604b      	str	r3, [r1, #4]
 8001b0c:	e006      	b.n	8001b1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b0e:	4b16      	ldr	r3, [pc, #88]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b10:	685a      	ldr	r2, [r3, #4]
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	4914      	ldr	r1, [pc, #80]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b18:	4013      	ands	r3, r2
 8001b1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d021      	beq.n	8001b6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b28:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	490e      	ldr	r1, [pc, #56]	; (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	600b      	str	r3, [r1, #0]
 8001b34:	e021      	b.n	8001b7a <HAL_GPIO_Init+0x2e2>
 8001b36:	bf00      	nop
 8001b38:	10320000 	.word	0x10320000
 8001b3c:	10310000 	.word	0x10310000
 8001b40:	10220000 	.word	0x10220000
 8001b44:	10210000 	.word	0x10210000
 8001b48:	10120000 	.word	0x10120000
 8001b4c:	10110000 	.word	0x10110000
 8001b50:	40021000 	.word	0x40021000
 8001b54:	40010000 	.word	0x40010000
 8001b58:	40010800 	.word	0x40010800
 8001b5c:	40010c00 	.word	0x40010c00
 8001b60:	40011000 	.word	0x40011000
 8001b64:	40011400 	.word	0x40011400
 8001b68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <HAL_GPIO_Init+0x304>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	43db      	mvns	r3, r3
 8001b74:	4909      	ldr	r1, [pc, #36]	; (8001b9c <HAL_GPIO_Init+0x304>)
 8001b76:	4013      	ands	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b86:	fa22 f303 	lsr.w	r3, r2, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f47f ae8e 	bne.w	80018ac <HAL_GPIO_Init+0x14>
  }
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	372c      	adds	r7, #44	; 0x2c
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	40010400 	.word	0x40010400

08001ba0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	887b      	ldrh	r3, [r7, #2]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d002      	beq.n	8001bbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	73fb      	strb	r3, [r7, #15]
 8001bbc:	e001      	b.n	8001bc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr

08001bce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	807b      	strh	r3, [r7, #2]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bde:	787b      	ldrb	r3, [r7, #1]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d003      	beq.n	8001bec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001be4:	887a      	ldrh	r2, [r7, #2]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bea:	e003      	b.n	8001bf4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bec:	887b      	ldrh	r3, [r7, #2]
 8001bee:	041a      	lsls	r2, r3, #16
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	611a      	str	r2, [r3, #16]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc80      	pop	{r7}
 8001bfc:	4770      	bx	lr

08001bfe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b085      	sub	sp, #20
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
 8001c06:	460b      	mov	r3, r1
 8001c08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c10:	887a      	ldrh	r2, [r7, #2]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4013      	ands	r3, r2
 8001c16:	041a      	lsls	r2, r3, #16
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	43d9      	mvns	r1, r3
 8001c1c:	887b      	ldrh	r3, [r7, #2]
 8001c1e:	400b      	ands	r3, r1
 8001c20:	431a      	orrs	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	611a      	str	r2, [r3, #16]
}
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c3a:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c3c:	695a      	ldr	r2, [r3, #20]
 8001c3e:	88fb      	ldrh	r3, [r7, #6]
 8001c40:	4013      	ands	r3, r2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d006      	beq.n	8001c54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c46:	4a05      	ldr	r2, [pc, #20]	; (8001c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c48:	88fb      	ldrh	r3, [r7, #6]
 8001c4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f806 	bl	8001c60 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c54:	bf00      	nop
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40010400 	.word	0x40010400

08001c60 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr

08001c74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e12b      	b.n	8001ede <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d106      	bne.n	8001ca0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7fe fb5a 	bl	8000354 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2224      	movs	r2, #36	; 0x24
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 0201 	bic.w	r2, r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cd6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001cd8:	f001 f832 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 8001cdc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	4a81      	ldr	r2, [pc, #516]	; (8001ee8 <HAL_I2C_Init+0x274>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d807      	bhi.n	8001cf8 <HAL_I2C_Init+0x84>
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	4a80      	ldr	r2, [pc, #512]	; (8001eec <HAL_I2C_Init+0x278>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	bf94      	ite	ls
 8001cf0:	2301      	movls	r3, #1
 8001cf2:	2300      	movhi	r3, #0
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	e006      	b.n	8001d06 <HAL_I2C_Init+0x92>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4a7d      	ldr	r2, [pc, #500]	; (8001ef0 <HAL_I2C_Init+0x27c>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	bf94      	ite	ls
 8001d00:	2301      	movls	r3, #1
 8001d02:	2300      	movhi	r3, #0
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e0e7      	b.n	8001ede <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4a78      	ldr	r2, [pc, #480]	; (8001ef4 <HAL_I2C_Init+0x280>)
 8001d12:	fba2 2303 	umull	r2, r3, r2, r3
 8001d16:	0c9b      	lsrs	r3, r3, #18
 8001d18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68ba      	ldr	r2, [r7, #8]
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	6a1b      	ldr	r3, [r3, #32]
 8001d34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	4a6a      	ldr	r2, [pc, #424]	; (8001ee8 <HAL_I2C_Init+0x274>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d802      	bhi.n	8001d48 <HAL_I2C_Init+0xd4>
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	3301      	adds	r3, #1
 8001d46:	e009      	b.n	8001d5c <HAL_I2C_Init+0xe8>
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d4e:	fb02 f303 	mul.w	r3, r2, r3
 8001d52:	4a69      	ldr	r2, [pc, #420]	; (8001ef8 <HAL_I2C_Init+0x284>)
 8001d54:	fba2 2303 	umull	r2, r3, r2, r3
 8001d58:	099b      	lsrs	r3, r3, #6
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	430b      	orrs	r3, r1
 8001d62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	69db      	ldr	r3, [r3, #28]
 8001d6a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d6e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	495c      	ldr	r1, [pc, #368]	; (8001ee8 <HAL_I2C_Init+0x274>)
 8001d78:	428b      	cmp	r3, r1
 8001d7a:	d819      	bhi.n	8001db0 <HAL_I2C_Init+0x13c>
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	1e59      	subs	r1, r3, #1
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d8a:	1c59      	adds	r1, r3, #1
 8001d8c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001d90:	400b      	ands	r3, r1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00a      	beq.n	8001dac <HAL_I2C_Init+0x138>
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	1e59      	subs	r1, r3, #1
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001da4:	3301      	adds	r3, #1
 8001da6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001daa:	e051      	b.n	8001e50 <HAL_I2C_Init+0x1dc>
 8001dac:	2304      	movs	r3, #4
 8001dae:	e04f      	b.n	8001e50 <HAL_I2C_Init+0x1dc>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d111      	bne.n	8001ddc <HAL_I2C_Init+0x168>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	1e58      	subs	r0, r3, #1
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6859      	ldr	r1, [r3, #4]
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	440b      	add	r3, r1
 8001dc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dca:	3301      	adds	r3, #1
 8001dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	bf0c      	ite	eq
 8001dd4:	2301      	moveq	r3, #1
 8001dd6:	2300      	movne	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	e012      	b.n	8001e02 <HAL_I2C_Init+0x18e>
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	1e58      	subs	r0, r3, #1
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6859      	ldr	r1, [r3, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	440b      	add	r3, r1
 8001dea:	0099      	lsls	r1, r3, #2
 8001dec:	440b      	add	r3, r1
 8001dee:	fbb0 f3f3 	udiv	r3, r0, r3
 8001df2:	3301      	adds	r3, #1
 8001df4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	bf0c      	ite	eq
 8001dfc:	2301      	moveq	r3, #1
 8001dfe:	2300      	movne	r3, #0
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_I2C_Init+0x196>
 8001e06:	2301      	movs	r3, #1
 8001e08:	e022      	b.n	8001e50 <HAL_I2C_Init+0x1dc>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10e      	bne.n	8001e30 <HAL_I2C_Init+0x1bc>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	1e58      	subs	r0, r3, #1
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6859      	ldr	r1, [r3, #4]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	440b      	add	r3, r1
 8001e20:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e24:	3301      	adds	r3, #1
 8001e26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e2e:	e00f      	b.n	8001e50 <HAL_I2C_Init+0x1dc>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	1e58      	subs	r0, r3, #1
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6859      	ldr	r1, [r3, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	0099      	lsls	r1, r3, #2
 8001e40:	440b      	add	r3, r1
 8001e42:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	6809      	ldr	r1, [r1, #0]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69da      	ldr	r2, [r3, #28]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	430a      	orrs	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001e7e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6911      	ldr	r1, [r2, #16]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	68d2      	ldr	r2, [r2, #12]
 8001e8a:	4311      	orrs	r1, r2
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	6812      	ldr	r2, [r2, #0]
 8001e90:	430b      	orrs	r3, r1
 8001e92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695a      	ldr	r2, [r3, #20]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0201 	orr.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2220      	movs	r2, #32
 8001eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	000186a0 	.word	0x000186a0
 8001eec:	001e847f 	.word	0x001e847f
 8001ef0:	003d08ff 	.word	0x003d08ff
 8001ef4:	431bde83 	.word	0x431bde83
 8001ef8:	10624dd3 	.word	0x10624dd3

08001efc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	607a      	str	r2, [r7, #4]
 8001f06:	461a      	mov	r2, r3
 8001f08:	460b      	mov	r3, r1
 8001f0a:	817b      	strh	r3, [r7, #10]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f10:	f7ff fb86 	bl	8001620 <HAL_GetTick>
 8001f14:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b20      	cmp	r3, #32
 8001f20:	f040 80e0 	bne.w	80020e4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	2319      	movs	r3, #25
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	4970      	ldr	r1, [pc, #448]	; (80020f0 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f2e:	68f8      	ldr	r0, [r7, #12]
 8001f30:	f000 f964 	bl	80021fc <I2C_WaitOnFlagUntilTimeout>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	e0d3      	b.n	80020e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d101      	bne.n	8001f4c <HAL_I2C_Master_Transmit+0x50>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	e0cc      	b.n	80020e6 <HAL_I2C_Master_Transmit+0x1ea>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d007      	beq.n	8001f72 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f042 0201 	orr.w	r2, r2, #1
 8001f70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f80:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2221      	movs	r2, #33	; 0x21
 8001f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2210      	movs	r2, #16
 8001f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	893a      	ldrh	r2, [r7, #8]
 8001fa2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	4a50      	ldr	r2, [pc, #320]	; (80020f4 <HAL_I2C_Master_Transmit+0x1f8>)
 8001fb2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fb4:	8979      	ldrh	r1, [r7, #10]
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	6a3a      	ldr	r2, [r7, #32]
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f000 f89c 	bl	80020f8 <I2C_MasterRequestWrite>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e08d      	b.n	80020e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fca:	2300      	movs	r3, #0
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001fe0:	e066      	b.n	80020b0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	6a39      	ldr	r1, [r7, #32]
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f000 fa22 	bl	8002430 <I2C_WaitOnTXEFlagUntilTimeout>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00d      	beq.n	800200e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	d107      	bne.n	800200a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002008:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e06b      	b.n	80020e6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002012:	781a      	ldrb	r2, [r3, #0]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201e:	1c5a      	adds	r2, r3, #1
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002028:	b29b      	uxth	r3, r3
 800202a:	3b01      	subs	r3, #1
 800202c:	b29a      	uxth	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002036:	3b01      	subs	r3, #1
 8002038:	b29a      	uxth	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	695b      	ldr	r3, [r3, #20]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b04      	cmp	r3, #4
 800204a:	d11b      	bne.n	8002084 <HAL_I2C_Master_Transmit+0x188>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002050:	2b00      	cmp	r3, #0
 8002052:	d017      	beq.n	8002084 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002058:	781a      	ldrb	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002064:	1c5a      	adds	r2, r3, #1
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800206e:	b29b      	uxth	r3, r3
 8002070:	3b01      	subs	r3, #1
 8002072:	b29a      	uxth	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800207c:	3b01      	subs	r3, #1
 800207e:	b29a      	uxth	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	6a39      	ldr	r1, [r7, #32]
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f000 fa19 	bl	80024c0 <I2C_WaitOnBTFFlagUntilTimeout>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00d      	beq.n	80020b0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002098:	2b04      	cmp	r3, #4
 800209a:	d107      	bne.n	80020ac <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020aa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e01a      	b.n	80020e6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d194      	bne.n	8001fe2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2220      	movs	r2, #32
 80020cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2200      	movs	r2, #0
 80020dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80020e0:	2300      	movs	r3, #0
 80020e2:	e000      	b.n	80020e6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80020e4:	2302      	movs	r3, #2
  }
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	00100002 	.word	0x00100002
 80020f4:	ffff0000 	.word	0xffff0000

080020f8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b088      	sub	sp, #32
 80020fc:	af02      	add	r7, sp, #8
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	607a      	str	r2, [r7, #4]
 8002102:	603b      	str	r3, [r7, #0]
 8002104:	460b      	mov	r3, r1
 8002106:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	2b08      	cmp	r3, #8
 8002112:	d006      	beq.n	8002122 <I2C_MasterRequestWrite+0x2a>
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d003      	beq.n	8002122 <I2C_MasterRequestWrite+0x2a>
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002120:	d108      	bne.n	8002134 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	e00b      	b.n	800214c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002138:	2b12      	cmp	r3, #18
 800213a:	d107      	bne.n	800214c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800214a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f000 f84f 	bl	80021fc <I2C_WaitOnFlagUntilTimeout>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00d      	beq.n	8002180 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002172:	d103      	bne.n	800217c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f44f 7200 	mov.w	r2, #512	; 0x200
 800217a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e035      	b.n	80021ec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002188:	d108      	bne.n	800219c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800218a:	897b      	ldrh	r3, [r7, #10]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	461a      	mov	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002198:	611a      	str	r2, [r3, #16]
 800219a:	e01b      	b.n	80021d4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800219c:	897b      	ldrh	r3, [r7, #10]
 800219e:	11db      	asrs	r3, r3, #7
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	f003 0306 	and.w	r3, r3, #6
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f063 030f 	orn	r3, r3, #15
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	490e      	ldr	r1, [pc, #56]	; (80021f4 <I2C_MasterRequestWrite+0xfc>)
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 f898 	bl	80022f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e010      	b.n	80021ec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021ca:	897b      	ldrh	r3, [r7, #10]
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	4907      	ldr	r1, [pc, #28]	; (80021f8 <I2C_MasterRequestWrite+0x100>)
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f000 f888 	bl	80022f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e000      	b.n	80021ec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	00010008 	.word	0x00010008
 80021f8:	00010002 	.word	0x00010002

080021fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	603b      	str	r3, [r7, #0]
 8002208:	4613      	mov	r3, r2
 800220a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800220c:	e048      	b.n	80022a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002214:	d044      	beq.n	80022a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002216:	f7ff fa03 	bl	8001620 <HAL_GetTick>
 800221a:	4602      	mov	r2, r0
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	683a      	ldr	r2, [r7, #0]
 8002222:	429a      	cmp	r2, r3
 8002224:	d302      	bcc.n	800222c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d139      	bne.n	80022a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	0c1b      	lsrs	r3, r3, #16
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b01      	cmp	r3, #1
 8002234:	d10d      	bne.n	8002252 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	43da      	mvns	r2, r3
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	4013      	ands	r3, r2
 8002242:	b29b      	uxth	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	bf0c      	ite	eq
 8002248:	2301      	moveq	r3, #1
 800224a:	2300      	movne	r3, #0
 800224c:	b2db      	uxtb	r3, r3
 800224e:	461a      	mov	r2, r3
 8002250:	e00c      	b.n	800226c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	43da      	mvns	r2, r3
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	4013      	ands	r3, r2
 800225e:	b29b      	uxth	r3, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	bf0c      	ite	eq
 8002264:	2301      	moveq	r3, #1
 8002266:	2300      	movne	r3, #0
 8002268:	b2db      	uxtb	r3, r3
 800226a:	461a      	mov	r2, r3
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	429a      	cmp	r2, r3
 8002270:	d116      	bne.n	80022a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2220      	movs	r2, #32
 800227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228c:	f043 0220 	orr.w	r2, r3, #32
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e023      	b.n	80022e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	0c1b      	lsrs	r3, r3, #16
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d10d      	bne.n	80022c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	695b      	ldr	r3, [r3, #20]
 80022b0:	43da      	mvns	r2, r3
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	4013      	ands	r3, r2
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	bf0c      	ite	eq
 80022bc:	2301      	moveq	r3, #1
 80022be:	2300      	movne	r3, #0
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	e00c      	b.n	80022e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	43da      	mvns	r2, r3
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	4013      	ands	r3, r2
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	bf0c      	ite	eq
 80022d8:	2301      	moveq	r3, #1
 80022da:	2300      	movne	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	461a      	mov	r2, r3
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d093      	beq.n	800220e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
 80022fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022fe:	e071      	b.n	80023e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800230a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800230e:	d123      	bne.n	8002358 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800231e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002328:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2200      	movs	r2, #0
 800232e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2220      	movs	r2, #32
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002344:	f043 0204 	orr.w	r2, r3, #4
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e067      	b.n	8002428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235e:	d041      	beq.n	80023e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002360:	f7ff f95e 	bl	8001620 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	429a      	cmp	r2, r3
 800236e:	d302      	bcc.n	8002376 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d136      	bne.n	80023e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	0c1b      	lsrs	r3, r3, #16
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b01      	cmp	r3, #1
 800237e:	d10c      	bne.n	800239a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	43da      	mvns	r2, r3
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	4013      	ands	r3, r2
 800238c:	b29b      	uxth	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	bf14      	ite	ne
 8002392:	2301      	movne	r3, #1
 8002394:	2300      	moveq	r3, #0
 8002396:	b2db      	uxtb	r3, r3
 8002398:	e00b      	b.n	80023b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	43da      	mvns	r2, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	4013      	ands	r3, r2
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	bf14      	ite	ne
 80023ac:	2301      	movne	r3, #1
 80023ae:	2300      	moveq	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d016      	beq.n	80023e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2200      	movs	r2, #0
 80023ba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2220      	movs	r2, #32
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d0:	f043 0220 	orr.w	r2, r3, #32
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e021      	b.n	8002428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	0c1b      	lsrs	r3, r3, #16
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d10c      	bne.n	8002408 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	43da      	mvns	r2, r3
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	4013      	ands	r3, r2
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	bf14      	ite	ne
 8002400:	2301      	movne	r3, #1
 8002402:	2300      	moveq	r3, #0
 8002404:	b2db      	uxtb	r3, r3
 8002406:	e00b      	b.n	8002420 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	43da      	mvns	r2, r3
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	4013      	ands	r3, r2
 8002414:	b29b      	uxth	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	bf14      	ite	ne
 800241a:	2301      	movne	r3, #1
 800241c:	2300      	moveq	r3, #0
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	f47f af6d 	bne.w	8002300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800243c:	e034      	b.n	80024a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f000 f886 	bl	8002550 <I2C_IsAcknowledgeFailed>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e034      	b.n	80024b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002454:	d028      	beq.n	80024a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002456:	f7ff f8e3 	bl	8001620 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	429a      	cmp	r2, r3
 8002464:	d302      	bcc.n	800246c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d11d      	bne.n	80024a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002476:	2b80      	cmp	r3, #128	; 0x80
 8002478:	d016      	beq.n	80024a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2220      	movs	r2, #32
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002494:	f043 0220 	orr.w	r2, r3, #32
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e007      	b.n	80024b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b2:	2b80      	cmp	r3, #128	; 0x80
 80024b4:	d1c3      	bne.n	800243e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024cc:	e034      	b.n	8002538 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	f000 f83e 	bl	8002550 <I2C_IsAcknowledgeFailed>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e034      	b.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e4:	d028      	beq.n	8002538 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024e6:	f7ff f89b 	bl	8001620 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d302      	bcc.n	80024fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d11d      	bne.n	8002538 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	f003 0304 	and.w	r3, r3, #4
 8002506:	2b04      	cmp	r3, #4
 8002508:	d016      	beq.n	8002538 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2200      	movs	r2, #0
 800250e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2220      	movs	r2, #32
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	f043 0220 	orr.w	r2, r3, #32
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e007      	b.n	8002548 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	f003 0304 	and.w	r3, r3, #4
 8002542:	2b04      	cmp	r3, #4
 8002544:	d1c3      	bne.n	80024ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002566:	d11b      	bne.n	80025a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002570:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2220      	movs	r2, #32
 800257c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	f043 0204 	orr.w	r2, r3, #4
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e000      	b.n	80025a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e272      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 8087 	beq.w	80026da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025cc:	4b92      	ldr	r3, [pc, #584]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d00c      	beq.n	80025f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025d8:	4b8f      	ldr	r3, [pc, #572]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d112      	bne.n	800260a <HAL_RCC_OscConfig+0x5e>
 80025e4:	4b8c      	ldr	r3, [pc, #560]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f0:	d10b      	bne.n	800260a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f2:	4b89      	ldr	r3, [pc, #548]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d06c      	beq.n	80026d8 <HAL_RCC_OscConfig+0x12c>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d168      	bne.n	80026d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e24c      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002612:	d106      	bne.n	8002622 <HAL_RCC_OscConfig+0x76>
 8002614:	4b80      	ldr	r3, [pc, #512]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a7f      	ldr	r2, [pc, #508]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800261a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	e02e      	b.n	8002680 <HAL_RCC_OscConfig+0xd4>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10c      	bne.n	8002644 <HAL_RCC_OscConfig+0x98>
 800262a:	4b7b      	ldr	r3, [pc, #492]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a7a      	ldr	r2, [pc, #488]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002630:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002634:	6013      	str	r3, [r2, #0]
 8002636:	4b78      	ldr	r3, [pc, #480]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a77      	ldr	r2, [pc, #476]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800263c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	e01d      	b.n	8002680 <HAL_RCC_OscConfig+0xd4>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800264c:	d10c      	bne.n	8002668 <HAL_RCC_OscConfig+0xbc>
 800264e:	4b72      	ldr	r3, [pc, #456]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a71      	ldr	r2, [pc, #452]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002654:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	4b6f      	ldr	r3, [pc, #444]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a6e      	ldr	r2, [pc, #440]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002664:	6013      	str	r3, [r2, #0]
 8002666:	e00b      	b.n	8002680 <HAL_RCC_OscConfig+0xd4>
 8002668:	4b6b      	ldr	r3, [pc, #428]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a6a      	ldr	r2, [pc, #424]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800266e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002672:	6013      	str	r3, [r2, #0]
 8002674:	4b68      	ldr	r3, [pc, #416]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a67      	ldr	r2, [pc, #412]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800267a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800267e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d013      	beq.n	80026b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002688:	f7fe ffca 	bl	8001620 <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002690:	f7fe ffc6 	bl	8001620 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b64      	cmp	r3, #100	; 0x64
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e200      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a2:	4b5d      	ldr	r3, [pc, #372]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0xe4>
 80026ae:	e014      	b.n	80026da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b0:	f7fe ffb6 	bl	8001620 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b8:	f7fe ffb2 	bl	8001620 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b64      	cmp	r3, #100	; 0x64
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e1ec      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ca:	4b53      	ldr	r3, [pc, #332]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x10c>
 80026d6:	e000      	b.n	80026da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d063      	beq.n	80027ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026e6:	4b4c      	ldr	r3, [pc, #304]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00b      	beq.n	800270a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026f2:	4b49      	ldr	r3, [pc, #292]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b08      	cmp	r3, #8
 80026fc:	d11c      	bne.n	8002738 <HAL_RCC_OscConfig+0x18c>
 80026fe:	4b46      	ldr	r3, [pc, #280]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d116      	bne.n	8002738 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270a:	4b43      	ldr	r3, [pc, #268]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d005      	beq.n	8002722 <HAL_RCC_OscConfig+0x176>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d001      	beq.n	8002722 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e1c0      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002722:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	4939      	ldr	r1, [pc, #228]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002732:	4313      	orrs	r3, r2
 8002734:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002736:	e03a      	b.n	80027ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d020      	beq.n	8002782 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002740:	4b36      	ldr	r3, [pc, #216]	; (800281c <HAL_RCC_OscConfig+0x270>)
 8002742:	2201      	movs	r2, #1
 8002744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002746:	f7fe ff6b 	bl	8001620 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800274e:	f7fe ff67 	bl	8001620 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e1a1      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002760:	4b2d      	ldr	r3, [pc, #180]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0f0      	beq.n	800274e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800276c:	4b2a      	ldr	r3, [pc, #168]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	4927      	ldr	r1, [pc, #156]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 800277c:	4313      	orrs	r3, r2
 800277e:	600b      	str	r3, [r1, #0]
 8002780:	e015      	b.n	80027ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002782:	4b26      	ldr	r3, [pc, #152]	; (800281c <HAL_RCC_OscConfig+0x270>)
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002788:	f7fe ff4a 	bl	8001620 <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002790:	f7fe ff46 	bl	8001620 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e180      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027a2:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1f0      	bne.n	8002790 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0308 	and.w	r3, r3, #8
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d03a      	beq.n	8002830 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d019      	beq.n	80027f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027c2:	4b17      	ldr	r3, [pc, #92]	; (8002820 <HAL_RCC_OscConfig+0x274>)
 80027c4:	2201      	movs	r2, #1
 80027c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c8:	f7fe ff2a 	bl	8001620 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d0:	f7fe ff26 	bl	8001620 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e160      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e2:	4b0d      	ldr	r3, [pc, #52]	; (8002818 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d0f0      	beq.n	80027d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027ee:	2001      	movs	r0, #1
 80027f0:	f000 face 	bl	8002d90 <RCC_Delay>
 80027f4:	e01c      	b.n	8002830 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027f6:	4b0a      	ldr	r3, [pc, #40]	; (8002820 <HAL_RCC_OscConfig+0x274>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027fc:	f7fe ff10 	bl	8001620 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002802:	e00f      	b.n	8002824 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002804:	f7fe ff0c 	bl	8001620 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d908      	bls.n	8002824 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e146      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	42420000 	.word	0x42420000
 8002820:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002824:	4b92      	ldr	r3, [pc, #584]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1e9      	bne.n	8002804 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	f000 80a6 	beq.w	800298a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002842:	4b8b      	ldr	r3, [pc, #556]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10d      	bne.n	800286a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284e:	4b88      	ldr	r3, [pc, #544]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	4a87      	ldr	r2, [pc, #540]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002858:	61d3      	str	r3, [r2, #28]
 800285a:	4b85      	ldr	r3, [pc, #532]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002866:	2301      	movs	r3, #1
 8002868:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286a:	4b82      	ldr	r3, [pc, #520]	; (8002a74 <HAL_RCC_OscConfig+0x4c8>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002872:	2b00      	cmp	r3, #0
 8002874:	d118      	bne.n	80028a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002876:	4b7f      	ldr	r3, [pc, #508]	; (8002a74 <HAL_RCC_OscConfig+0x4c8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a7e      	ldr	r2, [pc, #504]	; (8002a74 <HAL_RCC_OscConfig+0x4c8>)
 800287c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002882:	f7fe fecd 	bl	8001620 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800288a:	f7fe fec9 	bl	8001620 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b64      	cmp	r3, #100	; 0x64
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e103      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289c:	4b75      	ldr	r3, [pc, #468]	; (8002a74 <HAL_RCC_OscConfig+0x4c8>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d106      	bne.n	80028be <HAL_RCC_OscConfig+0x312>
 80028b0:	4b6f      	ldr	r3, [pc, #444]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4a6e      	ldr	r2, [pc, #440]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6213      	str	r3, [r2, #32]
 80028bc:	e02d      	b.n	800291a <HAL_RCC_OscConfig+0x36e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0x334>
 80028c6:	4b6a      	ldr	r3, [pc, #424]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	4a69      	ldr	r2, [pc, #420]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028cc:	f023 0301 	bic.w	r3, r3, #1
 80028d0:	6213      	str	r3, [r2, #32]
 80028d2:	4b67      	ldr	r3, [pc, #412]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	4a66      	ldr	r2, [pc, #408]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028d8:	f023 0304 	bic.w	r3, r3, #4
 80028dc:	6213      	str	r3, [r2, #32]
 80028de:	e01c      	b.n	800291a <HAL_RCC_OscConfig+0x36e>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	2b05      	cmp	r3, #5
 80028e6:	d10c      	bne.n	8002902 <HAL_RCC_OscConfig+0x356>
 80028e8:	4b61      	ldr	r3, [pc, #388]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	4a60      	ldr	r2, [pc, #384]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028ee:	f043 0304 	orr.w	r3, r3, #4
 80028f2:	6213      	str	r3, [r2, #32]
 80028f4:	4b5e      	ldr	r3, [pc, #376]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	4a5d      	ldr	r2, [pc, #372]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80028fa:	f043 0301 	orr.w	r3, r3, #1
 80028fe:	6213      	str	r3, [r2, #32]
 8002900:	e00b      	b.n	800291a <HAL_RCC_OscConfig+0x36e>
 8002902:	4b5b      	ldr	r3, [pc, #364]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	4a5a      	ldr	r2, [pc, #360]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002908:	f023 0301 	bic.w	r3, r3, #1
 800290c:	6213      	str	r3, [r2, #32]
 800290e:	4b58      	ldr	r3, [pc, #352]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	4a57      	ldr	r2, [pc, #348]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002914:	f023 0304 	bic.w	r3, r3, #4
 8002918:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d015      	beq.n	800294e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002922:	f7fe fe7d 	bl	8001620 <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002928:	e00a      	b.n	8002940 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800292a:	f7fe fe79 	bl	8001620 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	f241 3288 	movw	r2, #5000	; 0x1388
 8002938:	4293      	cmp	r3, r2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e0b1      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002940:	4b4b      	ldr	r3, [pc, #300]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	f003 0302 	and.w	r3, r3, #2
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0ee      	beq.n	800292a <HAL_RCC_OscConfig+0x37e>
 800294c:	e014      	b.n	8002978 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800294e:	f7fe fe67 	bl	8001620 <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002954:	e00a      	b.n	800296c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002956:	f7fe fe63 	bl	8001620 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	f241 3288 	movw	r2, #5000	; 0x1388
 8002964:	4293      	cmp	r3, r2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e09b      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800296c:	4b40      	ldr	r3, [pc, #256]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	f003 0302 	and.w	r3, r3, #2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d1ee      	bne.n	8002956 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002978:	7dfb      	ldrb	r3, [r7, #23]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d105      	bne.n	800298a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800297e:	4b3c      	ldr	r3, [pc, #240]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	4a3b      	ldr	r2, [pc, #236]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002984:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002988:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 8087 	beq.w	8002aa2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002994:	4b36      	ldr	r3, [pc, #216]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 030c 	and.w	r3, r3, #12
 800299c:	2b08      	cmp	r3, #8
 800299e:	d061      	beq.n	8002a64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d146      	bne.n	8002a36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a8:	4b33      	ldr	r3, [pc, #204]	; (8002a78 <HAL_RCC_OscConfig+0x4cc>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ae:	f7fe fe37 	bl	8001620 <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b6:	f7fe fe33 	bl	8001620 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e06d      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029c8:	4b29      	ldr	r3, [pc, #164]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f0      	bne.n	80029b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029dc:	d108      	bne.n	80029f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029de:	4b24      	ldr	r3, [pc, #144]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	4921      	ldr	r1, [pc, #132]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029f0:	4b1f      	ldr	r3, [pc, #124]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a19      	ldr	r1, [r3, #32]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a00:	430b      	orrs	r3, r1
 8002a02:	491b      	ldr	r1, [pc, #108]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a08:	4b1b      	ldr	r3, [pc, #108]	; (8002a78 <HAL_RCC_OscConfig+0x4cc>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0e:	f7fe fe07 	bl	8001620 <HAL_GetTick>
 8002a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a14:	e008      	b.n	8002a28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a16:	f7fe fe03 	bl	8001620 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e03d      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a28:	4b11      	ldr	r3, [pc, #68]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0f0      	beq.n	8002a16 <HAL_RCC_OscConfig+0x46a>
 8002a34:	e035      	b.n	8002aa2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a36:	4b10      	ldr	r3, [pc, #64]	; (8002a78 <HAL_RCC_OscConfig+0x4cc>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3c:	f7fe fdf0 	bl	8001620 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a44:	f7fe fdec 	bl	8001620 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e026      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a56:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <HAL_RCC_OscConfig+0x4c4>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x498>
 8002a62:	e01e      	b.n	8002aa2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	69db      	ldr	r3, [r3, #28]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d107      	bne.n	8002a7c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e019      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40007000 	.word	0x40007000
 8002a78:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a7c:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <HAL_RCC_OscConfig+0x500>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d106      	bne.n	8002a9e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d001      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3718      	adds	r7, #24
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40021000 	.word	0x40021000

08002ab0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e0d0      	b.n	8002c66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ac4:	4b6a      	ldr	r3, [pc, #424]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d910      	bls.n	8002af4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ad2:	4b67      	ldr	r3, [pc, #412]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f023 0207 	bic.w	r2, r3, #7
 8002ada:	4965      	ldr	r1, [pc, #404]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae2:	4b63      	ldr	r3, [pc, #396]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d001      	beq.n	8002af4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e0b8      	b.n	8002c66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d020      	beq.n	8002b42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0304 	and.w	r3, r3, #4
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b0c:	4b59      	ldr	r3, [pc, #356]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	4a58      	ldr	r2, [pc, #352]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0308 	and.w	r3, r3, #8
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b24:	4b53      	ldr	r3, [pc, #332]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	4a52      	ldr	r2, [pc, #328]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b30:	4b50      	ldr	r3, [pc, #320]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	494d      	ldr	r1, [pc, #308]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d040      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d107      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b56:	4b47      	ldr	r3, [pc, #284]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d115      	bne.n	8002b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e07f      	b.n	8002c66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d107      	bne.n	8002b7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b6e:	4b41      	ldr	r3, [pc, #260]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d109      	bne.n	8002b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e073      	b.n	8002c66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b7e:	4b3d      	ldr	r3, [pc, #244]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e06b      	b.n	8002c66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b8e:	4b39      	ldr	r3, [pc, #228]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f023 0203 	bic.w	r2, r3, #3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	4936      	ldr	r1, [pc, #216]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ba0:	f7fe fd3e 	bl	8001620 <HAL_GetTick>
 8002ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba6:	e00a      	b.n	8002bbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba8:	f7fe fd3a 	bl	8001620 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e053      	b.n	8002c66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bbe:	4b2d      	ldr	r3, [pc, #180]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f003 020c 	and.w	r2, r3, #12
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d1eb      	bne.n	8002ba8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bd0:	4b27      	ldr	r3, [pc, #156]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0307 	and.w	r3, r3, #7
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d210      	bcs.n	8002c00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bde:	4b24      	ldr	r3, [pc, #144]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f023 0207 	bic.w	r2, r3, #7
 8002be6:	4922      	ldr	r1, [pc, #136]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bee:	4b20      	ldr	r3, [pc, #128]	; (8002c70 <HAL_RCC_ClockConfig+0x1c0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0307 	and.w	r3, r3, #7
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d001      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e032      	b.n	8002c66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d008      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c0c:	4b19      	ldr	r3, [pc, #100]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	4916      	ldr	r1, [pc, #88]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d009      	beq.n	8002c3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c2a:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	490e      	ldr	r1, [pc, #56]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c3e:	f000 f821 	bl	8002c84 <HAL_RCC_GetSysClockFreq>
 8002c42:	4602      	mov	r2, r0
 8002c44:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <HAL_RCC_ClockConfig+0x1c4>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	490a      	ldr	r1, [pc, #40]	; (8002c78 <HAL_RCC_ClockConfig+0x1c8>)
 8002c50:	5ccb      	ldrb	r3, [r1, r3]
 8002c52:	fa22 f303 	lsr.w	r3, r2, r3
 8002c56:	4a09      	ldr	r2, [pc, #36]	; (8002c7c <HAL_RCC_ClockConfig+0x1cc>)
 8002c58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c5a:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <HAL_RCC_ClockConfig+0x1d0>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7fe fc9c 	bl	800159c <HAL_InitTick>

  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40022000 	.word	0x40022000
 8002c74:	40021000 	.word	0x40021000
 8002c78:	08004be0 	.word	0x08004be0
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	200000dc 	.word	0x200000dc

08002c84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b087      	sub	sp, #28
 8002c88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60bb      	str	r3, [r7, #8]
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	2300      	movs	r3, #0
 8002c98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c9e:	4b1e      	ldr	r3, [pc, #120]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f003 030c 	and.w	r3, r3, #12
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d002      	beq.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x30>
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d003      	beq.n	8002cba <HAL_RCC_GetSysClockFreq+0x36>
 8002cb2:	e027      	b.n	8002d04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cb4:	4b19      	ldr	r3, [pc, #100]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x98>)
 8002cb6:	613b      	str	r3, [r7, #16]
      break;
 8002cb8:	e027      	b.n	8002d0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	0c9b      	lsrs	r3, r3, #18
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	4a17      	ldr	r2, [pc, #92]	; (8002d20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cc4:	5cd3      	ldrb	r3, [r2, r3]
 8002cc6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d010      	beq.n	8002cf4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cd2:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	0c5b      	lsrs	r3, r3, #17
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	4a11      	ldr	r2, [pc, #68]	; (8002d24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002cde:	5cd3      	ldrb	r3, [r2, r3]
 8002ce0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a0d      	ldr	r2, [pc, #52]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ce6:	fb03 f202 	mul.w	r2, r3, r2
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf0:	617b      	str	r3, [r7, #20]
 8002cf2:	e004      	b.n	8002cfe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a0c      	ldr	r2, [pc, #48]	; (8002d28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cf8:	fb02 f303 	mul.w	r3, r2, r3
 8002cfc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	613b      	str	r3, [r7, #16]
      break;
 8002d02:	e002      	b.n	8002d0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d06:	613b      	str	r3, [r7, #16]
      break;
 8002d08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d0a:	693b      	ldr	r3, [r7, #16]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	371c      	adds	r7, #28
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	007a1200 	.word	0x007a1200
 8002d20:	08004c18 	.word	0x08004c18
 8002d24:	08004c28 	.word	0x08004c28
 8002d28:	003d0900 	.word	0x003d0900

08002d2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d30:	4b02      	ldr	r3, [pc, #8]	; (8002d3c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d32:	681b      	ldr	r3, [r3, #0]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr
 8002d3c:	20000000 	.word	0x20000000

08002d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d44:	f7ff fff2 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	0a1b      	lsrs	r3, r3, #8
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	4903      	ldr	r1, [pc, #12]	; (8002d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d56:	5ccb      	ldrb	r3, [r1, r3]
 8002d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40021000 	.word	0x40021000
 8002d64:	08004bf0 	.word	0x08004bf0

08002d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d6c:	f7ff ffde 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d70:	4602      	mov	r2, r0
 8002d72:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	0adb      	lsrs	r3, r3, #11
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	4903      	ldr	r1, [pc, #12]	; (8002d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d7e:	5ccb      	ldrb	r3, [r1, r3]
 8002d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	08004bf0 	.word	0x08004bf0

08002d90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d98:	4b0a      	ldr	r3, [pc, #40]	; (8002dc4 <RCC_Delay+0x34>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a0a      	ldr	r2, [pc, #40]	; (8002dc8 <RCC_Delay+0x38>)
 8002d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002da2:	0a5b      	lsrs	r3, r3, #9
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	fb02 f303 	mul.w	r3, r2, r3
 8002daa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dac:	bf00      	nop
  }
  while (Delay --);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	1e5a      	subs	r2, r3, #1
 8002db2:	60fa      	str	r2, [r7, #12]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1f9      	bne.n	8002dac <RCC_Delay+0x1c>
}
 8002db8:	bf00      	nop
 8002dba:	bf00      	nop
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr
 8002dc4:	20000000 	.word	0x20000000
 8002dc8:	10624dd3 	.word	0x10624dd3

08002dcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e041      	b.n	8002e62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d106      	bne.n	8002df8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7fd fafe 	bl	80003f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3304      	adds	r3, #4
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	f000 fab0 	bl	8003370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e041      	b.n	8002f00 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d106      	bne.n	8002e96 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 f839 	bl	8002f08 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4610      	mov	r0, r2
 8002eaa:	f000 fa61 	bl	8003370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr
	...

08002f1c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d109      	bne.n	8002f40 <HAL_TIM_OC_Start+0x24>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	bf14      	ite	ne
 8002f38:	2301      	movne	r3, #1
 8002f3a:	2300      	moveq	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	e022      	b.n	8002f86 <HAL_TIM_OC_Start+0x6a>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	d109      	bne.n	8002f5a <HAL_TIM_OC_Start+0x3e>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	bf14      	ite	ne
 8002f52:	2301      	movne	r3, #1
 8002f54:	2300      	moveq	r3, #0
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	e015      	b.n	8002f86 <HAL_TIM_OC_Start+0x6a>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	2b08      	cmp	r3, #8
 8002f5e:	d109      	bne.n	8002f74 <HAL_TIM_OC_Start+0x58>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	bf14      	ite	ne
 8002f6c:	2301      	movne	r3, #1
 8002f6e:	2300      	moveq	r3, #0
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	e008      	b.n	8002f86 <HAL_TIM_OC_Start+0x6a>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	bf14      	ite	ne
 8002f80:	2301      	movne	r3, #1
 8002f82:	2300      	moveq	r3, #0
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e05e      	b.n	800304c <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d104      	bne.n	8002f9e <HAL_TIM_OC_Start+0x82>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f9c:	e013      	b.n	8002fc6 <HAL_TIM_OC_Start+0xaa>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b04      	cmp	r3, #4
 8002fa2:	d104      	bne.n	8002fae <HAL_TIM_OC_Start+0x92>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fac:	e00b      	b.n	8002fc6 <HAL_TIM_OC_Start+0xaa>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	2b08      	cmp	r3, #8
 8002fb2:	d104      	bne.n	8002fbe <HAL_TIM_OC_Start+0xa2>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fbc:	e003      	b.n	8002fc6 <HAL_TIM_OC_Start+0xaa>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	6839      	ldr	r1, [r7, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f000 fc4e 	bl	8003870 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a1e      	ldr	r2, [pc, #120]	; (8003054 <HAL_TIM_OC_Start+0x138>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d107      	bne.n	8002fee <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a18      	ldr	r2, [pc, #96]	; (8003054 <HAL_TIM_OC_Start+0x138>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d00e      	beq.n	8003016 <HAL_TIM_OC_Start+0xfa>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003000:	d009      	beq.n	8003016 <HAL_TIM_OC_Start+0xfa>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a14      	ldr	r2, [pc, #80]	; (8003058 <HAL_TIM_OC_Start+0x13c>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d004      	beq.n	8003016 <HAL_TIM_OC_Start+0xfa>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a12      	ldr	r2, [pc, #72]	; (800305c <HAL_TIM_OC_Start+0x140>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d111      	bne.n	800303a <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 0307 	and.w	r3, r3, #7
 8003020:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2b06      	cmp	r3, #6
 8003026:	d010      	beq.n	800304a <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f042 0201 	orr.w	r2, r2, #1
 8003036:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003038:	e007      	b.n	800304a <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0201 	orr.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40012c00 	.word	0x40012c00
 8003058:	40000400 	.word	0x40000400
 800305c:	40000800 	.word	0x40000800

08003060 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2200      	movs	r2, #0
 8003070:	6839      	ldr	r1, [r7, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f000 fbfc 	bl	8003870 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a29      	ldr	r2, [pc, #164]	; (8003124 <HAL_TIM_OC_Stop+0xc4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d117      	bne.n	80030b2 <HAL_TIM_OC_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	6a1a      	ldr	r2, [r3, #32]
 8003088:	f241 1311 	movw	r3, #4369	; 0x1111
 800308c:	4013      	ands	r3, r2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d10f      	bne.n	80030b2 <HAL_TIM_OC_Stop+0x52>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6a1a      	ldr	r2, [r3, #32]
 8003098:	f240 4344 	movw	r3, #1092	; 0x444
 800309c:	4013      	ands	r3, r2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d107      	bne.n	80030b2 <HAL_TIM_OC_Stop+0x52>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6a1a      	ldr	r2, [r3, #32]
 80030b8:	f241 1311 	movw	r3, #4369	; 0x1111
 80030bc:	4013      	ands	r3, r2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10f      	bne.n	80030e2 <HAL_TIM_OC_Stop+0x82>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6a1a      	ldr	r2, [r3, #32]
 80030c8:	f240 4344 	movw	r3, #1092	; 0x444
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d107      	bne.n	80030e2 <HAL_TIM_OC_Stop+0x82>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0201 	bic.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d104      	bne.n	80030f2 <HAL_TIM_OC_Stop+0x92>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030f0:	e013      	b.n	800311a <HAL_TIM_OC_Stop+0xba>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b04      	cmp	r3, #4
 80030f6:	d104      	bne.n	8003102 <HAL_TIM_OC_Stop+0xa2>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003100:	e00b      	b.n	800311a <HAL_TIM_OC_Stop+0xba>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b08      	cmp	r3, #8
 8003106:	d104      	bne.n	8003112 <HAL_TIM_OC_Stop+0xb2>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003110:	e003      	b.n	800311a <HAL_TIM_OC_Stop+0xba>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40012c00 	.word	0x40012c00

08003128 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003134:	2300      	movs	r3, #0
 8003136:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800313e:	2b01      	cmp	r3, #1
 8003140:	d101      	bne.n	8003146 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003142:	2302      	movs	r3, #2
 8003144:	e048      	b.n	80031d8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b0c      	cmp	r3, #12
 8003152:	d839      	bhi.n	80031c8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003154:	a201      	add	r2, pc, #4	; (adr r2, 800315c <HAL_TIM_OC_ConfigChannel+0x34>)
 8003156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315a:	bf00      	nop
 800315c:	08003191 	.word	0x08003191
 8003160:	080031c9 	.word	0x080031c9
 8003164:	080031c9 	.word	0x080031c9
 8003168:	080031c9 	.word	0x080031c9
 800316c:	0800319f 	.word	0x0800319f
 8003170:	080031c9 	.word	0x080031c9
 8003174:	080031c9 	.word	0x080031c9
 8003178:	080031c9 	.word	0x080031c9
 800317c:	080031ad 	.word	0x080031ad
 8003180:	080031c9 	.word	0x080031c9
 8003184:	080031c9 	.word	0x080031c9
 8003188:	080031c9 	.word	0x080031c9
 800318c:	080031bb 	.word	0x080031bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68b9      	ldr	r1, [r7, #8]
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f94c 	bl	8003434 <TIM_OC1_SetConfig>
      break;
 800319c:	e017      	b.n	80031ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68b9      	ldr	r1, [r7, #8]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f000 f9ab 	bl	8003500 <TIM_OC2_SetConfig>
      break;
 80031aa:	e010      	b.n	80031ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68b9      	ldr	r1, [r7, #8]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 fa0e 	bl	80035d4 <TIM_OC3_SetConfig>
      break;
 80031b8:	e009      	b.n	80031ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68b9      	ldr	r1, [r7, #8]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f000 fa71 	bl	80036a8 <TIM_OC4_SetConfig>
      break;
 80031c6:	e002      	b.n	80031ce <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	75fb      	strb	r3, [r7, #23]
      break;
 80031cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80031d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3718      	adds	r7, #24
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ea:	2300      	movs	r3, #0
 80031ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d101      	bne.n	80031fc <HAL_TIM_ConfigClockSource+0x1c>
 80031f8:	2302      	movs	r3, #2
 80031fa:	e0b4      	b.n	8003366 <HAL_TIM_ConfigClockSource+0x186>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2202      	movs	r2, #2
 8003208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800321a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003222:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003234:	d03e      	beq.n	80032b4 <HAL_TIM_ConfigClockSource+0xd4>
 8003236:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800323a:	f200 8087 	bhi.w	800334c <HAL_TIM_ConfigClockSource+0x16c>
 800323e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003242:	f000 8086 	beq.w	8003352 <HAL_TIM_ConfigClockSource+0x172>
 8003246:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800324a:	d87f      	bhi.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
 800324c:	2b70      	cmp	r3, #112	; 0x70
 800324e:	d01a      	beq.n	8003286 <HAL_TIM_ConfigClockSource+0xa6>
 8003250:	2b70      	cmp	r3, #112	; 0x70
 8003252:	d87b      	bhi.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
 8003254:	2b60      	cmp	r3, #96	; 0x60
 8003256:	d050      	beq.n	80032fa <HAL_TIM_ConfigClockSource+0x11a>
 8003258:	2b60      	cmp	r3, #96	; 0x60
 800325a:	d877      	bhi.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
 800325c:	2b50      	cmp	r3, #80	; 0x50
 800325e:	d03c      	beq.n	80032da <HAL_TIM_ConfigClockSource+0xfa>
 8003260:	2b50      	cmp	r3, #80	; 0x50
 8003262:	d873      	bhi.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
 8003264:	2b40      	cmp	r3, #64	; 0x40
 8003266:	d058      	beq.n	800331a <HAL_TIM_ConfigClockSource+0x13a>
 8003268:	2b40      	cmp	r3, #64	; 0x40
 800326a:	d86f      	bhi.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
 800326c:	2b30      	cmp	r3, #48	; 0x30
 800326e:	d064      	beq.n	800333a <HAL_TIM_ConfigClockSource+0x15a>
 8003270:	2b30      	cmp	r3, #48	; 0x30
 8003272:	d86b      	bhi.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
 8003274:	2b20      	cmp	r3, #32
 8003276:	d060      	beq.n	800333a <HAL_TIM_ConfigClockSource+0x15a>
 8003278:	2b20      	cmp	r3, #32
 800327a:	d867      	bhi.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
 800327c:	2b00      	cmp	r3, #0
 800327e:	d05c      	beq.n	800333a <HAL_TIM_ConfigClockSource+0x15a>
 8003280:	2b10      	cmp	r3, #16
 8003282:	d05a      	beq.n	800333a <HAL_TIM_ConfigClockSource+0x15a>
 8003284:	e062      	b.n	800334c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003296:	f000 facc 	bl	8003832 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	609a      	str	r2, [r3, #8]
      break;
 80032b2:	e04f      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032c4:	f000 fab5 	bl	8003832 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032d6:	609a      	str	r2, [r3, #8]
      break;
 80032d8:	e03c      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032e6:	461a      	mov	r2, r3
 80032e8:	f000 fa2c 	bl	8003744 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2150      	movs	r1, #80	; 0x50
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 fa83 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 80032f8:	e02c      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003306:	461a      	mov	r2, r3
 8003308:	f000 fa4a 	bl	80037a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2160      	movs	r1, #96	; 0x60
 8003312:	4618      	mov	r0, r3
 8003314:	f000 fa73 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 8003318:	e01c      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003326:	461a      	mov	r2, r3
 8003328:	f000 fa0c 	bl	8003744 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2140      	movs	r1, #64	; 0x40
 8003332:	4618      	mov	r0, r3
 8003334:	f000 fa63 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 8003338:	e00c      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4619      	mov	r1, r3
 8003344:	4610      	mov	r0, r2
 8003346:	f000 fa5a 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 800334a:	e003      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	73fb      	strb	r3, [r7, #15]
      break;
 8003350:	e000      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003352:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003364:	7bfb      	ldrb	r3, [r7, #15]
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
	...

08003370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a29      	ldr	r2, [pc, #164]	; (8003428 <TIM_Base_SetConfig+0xb8>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00b      	beq.n	80033a0 <TIM_Base_SetConfig+0x30>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800338e:	d007      	beq.n	80033a0 <TIM_Base_SetConfig+0x30>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a26      	ldr	r2, [pc, #152]	; (800342c <TIM_Base_SetConfig+0xbc>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d003      	beq.n	80033a0 <TIM_Base_SetConfig+0x30>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a25      	ldr	r2, [pc, #148]	; (8003430 <TIM_Base_SetConfig+0xc0>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d108      	bne.n	80033b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a1c      	ldr	r2, [pc, #112]	; (8003428 <TIM_Base_SetConfig+0xb8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d00b      	beq.n	80033d2 <TIM_Base_SetConfig+0x62>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c0:	d007      	beq.n	80033d2 <TIM_Base_SetConfig+0x62>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a19      	ldr	r2, [pc, #100]	; (800342c <TIM_Base_SetConfig+0xbc>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d003      	beq.n	80033d2 <TIM_Base_SetConfig+0x62>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a18      	ldr	r2, [pc, #96]	; (8003430 <TIM_Base_SetConfig+0xc0>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d108      	bne.n	80033e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a07      	ldr	r2, [pc, #28]	; (8003428 <TIM_Base_SetConfig+0xb8>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d103      	bne.n	8003418 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	615a      	str	r2, [r3, #20]
}
 800341e:	bf00      	nop
 8003420:	3714      	adds	r7, #20
 8003422:	46bd      	mov	sp, r7
 8003424:	bc80      	pop	{r7}
 8003426:	4770      	bx	lr
 8003428:	40012c00 	.word	0x40012c00
 800342c:	40000400 	.word	0x40000400
 8003430:	40000800 	.word	0x40000800

08003434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003434:	b480      	push	{r7}
 8003436:	b087      	sub	sp, #28
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a1b      	ldr	r3, [r3, #32]
 8003442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	f023 0201 	bic.w	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f023 0303 	bic.w	r3, r3, #3
 800346a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	4313      	orrs	r3, r2
 8003474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f023 0302 	bic.w	r3, r3, #2
 800347c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	4313      	orrs	r3, r2
 8003486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a1c      	ldr	r2, [pc, #112]	; (80034fc <TIM_OC1_SetConfig+0xc8>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d10c      	bne.n	80034aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f023 0308 	bic.w	r3, r3, #8
 8003496:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	4313      	orrs	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f023 0304 	bic.w	r3, r3, #4
 80034a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a13      	ldr	r2, [pc, #76]	; (80034fc <TIM_OC1_SetConfig+0xc8>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d111      	bne.n	80034d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	621a      	str	r2, [r3, #32]
}
 80034f0:	bf00      	nop
 80034f2:	371c      	adds	r7, #28
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40012c00 	.word	0x40012c00

08003500 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	f023 0210 	bic.w	r2, r3, #16
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800352e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	021b      	lsls	r3, r3, #8
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4313      	orrs	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f023 0320 	bic.w	r3, r3, #32
 800354a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	011b      	lsls	r3, r3, #4
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4313      	orrs	r3, r2
 8003556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a1d      	ldr	r2, [pc, #116]	; (80035d0 <TIM_OC2_SetConfig+0xd0>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d10d      	bne.n	800357c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	4313      	orrs	r3, r2
 8003572:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800357a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a14      	ldr	r2, [pc, #80]	; (80035d0 <TIM_OC2_SetConfig+0xd0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d113      	bne.n	80035ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800358a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003592:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	4313      	orrs	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	621a      	str	r2, [r3, #32]
}
 80035c6:	bf00      	nop
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr
 80035d0:	40012c00 	.word	0x40012c00

080035d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f023 0303 	bic.w	r3, r3, #3
 800360a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	4313      	orrs	r3, r2
 8003614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800361c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	4313      	orrs	r3, r2
 8003628:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a1d      	ldr	r2, [pc, #116]	; (80036a4 <TIM_OC3_SetConfig+0xd0>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d10d      	bne.n	800364e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003638:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	021b      	lsls	r3, r3, #8
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	4313      	orrs	r3, r2
 8003644:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800364c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a14      	ldr	r2, [pc, #80]	; (80036a4 <TIM_OC3_SetConfig+0xd0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d113      	bne.n	800367e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800365c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4313      	orrs	r3, r2
 800367c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	621a      	str	r2, [r3, #32]
}
 8003698:	bf00      	nop
 800369a:	371c      	adds	r7, #28
 800369c:	46bd      	mov	sp, r7
 800369e:	bc80      	pop	{r7}
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40012c00 	.word	0x40012c00

080036a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	021b      	lsls	r3, r3, #8
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	031b      	lsls	r3, r3, #12
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a0f      	ldr	r2, [pc, #60]	; (8003740 <TIM_OC4_SetConfig+0x98>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d109      	bne.n	800371c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800370e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	019b      	lsls	r3, r3, #6
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	621a      	str	r2, [r3, #32]
}
 8003736:	bf00      	nop
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr
 8003740:	40012c00 	.word	0x40012c00

08003744 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	f023 0201 	bic.w	r2, r3, #1
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800376e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f023 030a 	bic.w	r3, r3, #10
 8003780:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4313      	orrs	r3, r2
 8003788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	621a      	str	r2, [r3, #32]
}
 8003796:	bf00      	nop
 8003798:	371c      	adds	r7, #28
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr

080037a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b087      	sub	sp, #28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	f023 0210 	bic.w	r2, r3, #16
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	031b      	lsls	r3, r3, #12
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	011b      	lsls	r3, r3, #4
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	621a      	str	r2, [r3, #32]
}
 80037f4:	bf00      	nop
 80037f6:	371c      	adds	r7, #28
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr

080037fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037fe:	b480      	push	{r7}
 8003800:	b085      	sub	sp, #20
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
 8003806:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003814:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	f043 0307 	orr.w	r3, r3, #7
 8003820:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	609a      	str	r2, [r3, #8]
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr

08003832 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003832:	b480      	push	{r7}
 8003834:	b087      	sub	sp, #28
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]
 800383e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800384c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	021a      	lsls	r2, r3, #8
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	431a      	orrs	r2, r3
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	4313      	orrs	r3, r2
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	4313      	orrs	r3, r2
 800385e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	609a      	str	r2, [r3, #8]
}
 8003866:	bf00      	nop
 8003868:	371c      	adds	r7, #28
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003870:	b480      	push	{r7}
 8003872:	b087      	sub	sp, #28
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f003 031f 	and.w	r3, r3, #31
 8003882:	2201      	movs	r2, #1
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a1a      	ldr	r2, [r3, #32]
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	43db      	mvns	r3, r3
 8003892:	401a      	ands	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6a1a      	ldr	r2, [r3, #32]
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f003 031f 	and.w	r3, r3, #31
 80038a2:	6879      	ldr	r1, [r7, #4]
 80038a4:	fa01 f303 	lsl.w	r3, r1, r3
 80038a8:	431a      	orrs	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	621a      	str	r2, [r3, #32]
}
 80038ae:	bf00      	nop
 80038b0:	371c      	adds	r7, #28
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc80      	pop	{r7}
 80038b6:	4770      	bx	lr

080038b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e046      	b.n	800395e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	4313      	orrs	r3, r2
 8003900:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a16      	ldr	r2, [pc, #88]	; (8003968 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d00e      	beq.n	8003932 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800391c:	d009      	beq.n	8003932 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a12      	ldr	r2, [pc, #72]	; (800396c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d004      	beq.n	8003932 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a10      	ldr	r2, [pc, #64]	; (8003970 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d10c      	bne.n	800394c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003938:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	4313      	orrs	r3, r2
 8003942:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr
 8003968:	40012c00 	.word	0x40012c00
 800396c:	40000400 	.word	0x40000400
 8003970:	40000800 	.word	0x40000800

08003974 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e042      	b.n	8003a0c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d106      	bne.n	80039a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7fc fd76 	bl	800048c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2224      	movs	r2, #36	; 0x24
 80039a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68da      	ldr	r2, [r3, #12]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 f9af 	bl	8003d1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695a      	ldr	r2, [r3, #20]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68da      	ldr	r2, [r3, #12]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3708      	adds	r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08a      	sub	sp, #40	; 0x28
 8003a18:	af02      	add	r7, sp, #8
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	4613      	mov	r3, r2
 8003a22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b20      	cmp	r3, #32
 8003a32:	d16d      	bne.n	8003b10 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <HAL_UART_Transmit+0x2c>
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e066      	b.n	8003b12 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2221      	movs	r2, #33	; 0x21
 8003a4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a52:	f7fd fde5 	bl	8001620 <HAL_GetTick>
 8003a56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	88fa      	ldrh	r2, [r7, #6]
 8003a5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	88fa      	ldrh	r2, [r7, #6]
 8003a62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a6c:	d108      	bne.n	8003a80 <HAL_UART_Transmit+0x6c>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d104      	bne.n	8003a80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	61bb      	str	r3, [r7, #24]
 8003a7e:	e003      	b.n	8003a88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a84:	2300      	movs	r3, #0
 8003a86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a88:	e02a      	b.n	8003ae0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	2200      	movs	r2, #0
 8003a92:	2180      	movs	r1, #128	; 0x80
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 f8d2 	bl	8003c3e <UART_WaitOnFlagUntilTimeout>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e036      	b.n	8003b12 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10b      	bne.n	8003ac2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	881b      	ldrh	r3, [r3, #0]
 8003aae:	461a      	mov	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ab8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	3302      	adds	r3, #2
 8003abe:	61bb      	str	r3, [r7, #24]
 8003ac0:	e007      	b.n	8003ad2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	781a      	ldrb	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1cf      	bne.n	8003a8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	9300      	str	r3, [sp, #0]
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	2200      	movs	r2, #0
 8003af2:	2140      	movs	r1, #64	; 0x40
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 f8a2 	bl	8003c3e <UART_WaitOnFlagUntilTimeout>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d001      	beq.n	8003b04 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e006      	b.n	8003b12 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2220      	movs	r2, #32
 8003b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	e000      	b.n	8003b12 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003b10:	2302      	movs	r3, #2
  }
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3720      	adds	r7, #32
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b08a      	sub	sp, #40	; 0x28
 8003b1e:	af02      	add	r7, sp, #8
 8003b20:	60f8      	str	r0, [r7, #12]
 8003b22:	60b9      	str	r1, [r7, #8]
 8003b24:	603b      	str	r3, [r7, #0]
 8003b26:	4613      	mov	r3, r2
 8003b28:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b20      	cmp	r3, #32
 8003b38:	d17c      	bne.n	8003c34 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d002      	beq.n	8003b46 <HAL_UART_Receive+0x2c>
 8003b40:	88fb      	ldrh	r3, [r7, #6]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e075      	b.n	8003c36 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2222      	movs	r2, #34	; 0x22
 8003b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b5e:	f7fd fd5f 	bl	8001620 <HAL_GetTick>
 8003b62:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	88fa      	ldrh	r2, [r7, #6]
 8003b68:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	88fa      	ldrh	r2, [r7, #6]
 8003b6e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b78:	d108      	bne.n	8003b8c <HAL_UART_Receive+0x72>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d104      	bne.n	8003b8c <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	61bb      	str	r3, [r7, #24]
 8003b8a:	e003      	b.n	8003b94 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003b94:	e043      	b.n	8003c1e <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	2120      	movs	r1, #32
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f000 f84c 	bl	8003c3e <UART_WaitOnFlagUntilTimeout>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e042      	b.n	8003c36 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	3302      	adds	r3, #2
 8003bcc:	61bb      	str	r3, [r7, #24]
 8003bce:	e01f      	b.n	8003c10 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bd8:	d007      	beq.n	8003bea <HAL_UART_Receive+0xd0>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10a      	bne.n	8003bf8 <HAL_UART_Receive+0xde>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d106      	bne.n	8003bf8 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	701a      	strb	r2, [r3, #0]
 8003bf6:	e008      	b.n	8003c0a <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c04:	b2da      	uxtb	r2, r3
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1b6      	bne.n	8003b96 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8003c30:	2300      	movs	r3, #0
 8003c32:	e000      	b.n	8003c36 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003c34:	2302      	movs	r3, #2
  }
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3720      	adds	r7, #32
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b090      	sub	sp, #64	; 0x40
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	60f8      	str	r0, [r7, #12]
 8003c46:	60b9      	str	r1, [r7, #8]
 8003c48:	603b      	str	r3, [r7, #0]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c4e:	e050      	b.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c56:	d04c      	beq.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d007      	beq.n	8003c6e <UART_WaitOnFlagUntilTimeout+0x30>
 8003c5e:	f7fd fcdf 	bl	8001620 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d241      	bcs.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	330c      	adds	r3, #12
 8003c74:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c78:	e853 3f00 	ldrex	r3, [r3]
 8003c7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	330c      	adds	r3, #12
 8003c8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c8e:	637a      	str	r2, [r7, #52]	; 0x34
 8003c90:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c96:	e841 2300 	strex	r3, r2, [r1]
 8003c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1e5      	bne.n	8003c6e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	3314      	adds	r3, #20
 8003ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	e853 3f00 	ldrex	r3, [r3]
 8003cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f023 0301 	bic.w	r3, r3, #1
 8003cb8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	3314      	adds	r3, #20
 8003cc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cc2:	623a      	str	r2, [r7, #32]
 8003cc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc6:	69f9      	ldr	r1, [r7, #28]
 8003cc8:	6a3a      	ldr	r2, [r7, #32]
 8003cca:	e841 2300 	strex	r3, r2, [r1]
 8003cce:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1e5      	bne.n	8003ca2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e00f      	b.n	8003d12 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	68ba      	ldr	r2, [r7, #8]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	bf0c      	ite	eq
 8003d02:	2301      	moveq	r3, #1
 8003d04:	2300      	movne	r3, #0
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	461a      	mov	r2, r3
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d09f      	beq.n	8003c50 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3740      	adds	r7, #64	; 0x40
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
	...

08003d1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003d56:	f023 030c 	bic.w	r3, r3, #12
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6812      	ldr	r2, [r2, #0]
 8003d5e:	68b9      	ldr	r1, [r7, #8]
 8003d60:	430b      	orrs	r3, r1
 8003d62:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699a      	ldr	r2, [r3, #24]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a2c      	ldr	r2, [pc, #176]	; (8003e30 <UART_SetConfig+0x114>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d103      	bne.n	8003d8c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d84:	f7fe fff0 	bl	8002d68 <HAL_RCC_GetPCLK2Freq>
 8003d88:	60f8      	str	r0, [r7, #12]
 8003d8a:	e002      	b.n	8003d92 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003d8c:	f7fe ffd8 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 8003d90:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	4613      	mov	r3, r2
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4413      	add	r3, r2
 8003d9a:	009a      	lsls	r2, r3, #2
 8003d9c:	441a      	add	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da8:	4a22      	ldr	r2, [pc, #136]	; (8003e34 <UART_SetConfig+0x118>)
 8003daa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dae:	095b      	lsrs	r3, r3, #5
 8003db0:	0119      	lsls	r1, r3, #4
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	4613      	mov	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	009a      	lsls	r2, r3, #2
 8003dbc:	441a      	add	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dc8:	4b1a      	ldr	r3, [pc, #104]	; (8003e34 <UART_SetConfig+0x118>)
 8003dca:	fba3 0302 	umull	r0, r3, r3, r2
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	2064      	movs	r0, #100	; 0x64
 8003dd2:	fb00 f303 	mul.w	r3, r0, r3
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	3332      	adds	r3, #50	; 0x32
 8003ddc:	4a15      	ldr	r2, [pc, #84]	; (8003e34 <UART_SetConfig+0x118>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003de8:	4419      	add	r1, r3
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	4613      	mov	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4413      	add	r3, r2
 8003df2:	009a      	lsls	r2, r3, #2
 8003df4:	441a      	add	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e00:	4b0c      	ldr	r3, [pc, #48]	; (8003e34 <UART_SetConfig+0x118>)
 8003e02:	fba3 0302 	umull	r0, r3, r3, r2
 8003e06:	095b      	lsrs	r3, r3, #5
 8003e08:	2064      	movs	r0, #100	; 0x64
 8003e0a:	fb00 f303 	mul.w	r3, r0, r3
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	3332      	adds	r3, #50	; 0x32
 8003e14:	4a07      	ldr	r2, [pc, #28]	; (8003e34 <UART_SetConfig+0x118>)
 8003e16:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1a:	095b      	lsrs	r3, r3, #5
 8003e1c:	f003 020f 	and.w	r2, r3, #15
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	440a      	add	r2, r1
 8003e26:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003e28:	bf00      	nop
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40013800 	.word	0x40013800
 8003e34:	51eb851f 	.word	0x51eb851f

08003e38 <atoi>:
 8003e38:	220a      	movs	r2, #10
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	f000 b87e 	b.w	8003f3c <strtol>

08003e40 <_strtol_l.constprop.0>:
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e46:	4686      	mov	lr, r0
 8003e48:	4690      	mov	r8, r2
 8003e4a:	d001      	beq.n	8003e50 <_strtol_l.constprop.0+0x10>
 8003e4c:	2b24      	cmp	r3, #36	; 0x24
 8003e4e:	d906      	bls.n	8003e5e <_strtol_l.constprop.0+0x1e>
 8003e50:	f000 f8a6 	bl	8003fa0 <__errno>
 8003e54:	2316      	movs	r3, #22
 8003e56:	6003      	str	r3, [r0, #0]
 8003e58:	2000      	movs	r0, #0
 8003e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e5e:	460d      	mov	r5, r1
 8003e60:	4835      	ldr	r0, [pc, #212]	; (8003f38 <_strtol_l.constprop.0+0xf8>)
 8003e62:	462a      	mov	r2, r5
 8003e64:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003e68:	5d06      	ldrb	r6, [r0, r4]
 8003e6a:	f016 0608 	ands.w	r6, r6, #8
 8003e6e:	d1f8      	bne.n	8003e62 <_strtol_l.constprop.0+0x22>
 8003e70:	2c2d      	cmp	r4, #45	; 0x2d
 8003e72:	d12e      	bne.n	8003ed2 <_strtol_l.constprop.0+0x92>
 8003e74:	2601      	movs	r6, #1
 8003e76:	782c      	ldrb	r4, [r5, #0]
 8003e78:	1c95      	adds	r5, r2, #2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d057      	beq.n	8003f2e <_strtol_l.constprop.0+0xee>
 8003e7e:	2b10      	cmp	r3, #16
 8003e80:	d109      	bne.n	8003e96 <_strtol_l.constprop.0+0x56>
 8003e82:	2c30      	cmp	r4, #48	; 0x30
 8003e84:	d107      	bne.n	8003e96 <_strtol_l.constprop.0+0x56>
 8003e86:	782a      	ldrb	r2, [r5, #0]
 8003e88:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8003e8c:	2a58      	cmp	r2, #88	; 0x58
 8003e8e:	d149      	bne.n	8003f24 <_strtol_l.constprop.0+0xe4>
 8003e90:	2310      	movs	r3, #16
 8003e92:	786c      	ldrb	r4, [r5, #1]
 8003e94:	3502      	adds	r5, #2
 8003e96:	2200      	movs	r2, #0
 8003e98:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8003e9c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003ea0:	fbbc f9f3 	udiv	r9, ip, r3
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	fb03 ca19 	mls	sl, r3, r9, ip
 8003eaa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8003eae:	2f09      	cmp	r7, #9
 8003eb0:	d814      	bhi.n	8003edc <_strtol_l.constprop.0+0x9c>
 8003eb2:	463c      	mov	r4, r7
 8003eb4:	42a3      	cmp	r3, r4
 8003eb6:	dd20      	ble.n	8003efa <_strtol_l.constprop.0+0xba>
 8003eb8:	1c57      	adds	r7, r2, #1
 8003eba:	d007      	beq.n	8003ecc <_strtol_l.constprop.0+0x8c>
 8003ebc:	4581      	cmp	r9, r0
 8003ebe:	d319      	bcc.n	8003ef4 <_strtol_l.constprop.0+0xb4>
 8003ec0:	d101      	bne.n	8003ec6 <_strtol_l.constprop.0+0x86>
 8003ec2:	45a2      	cmp	sl, r4
 8003ec4:	db16      	blt.n	8003ef4 <_strtol_l.constprop.0+0xb4>
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	fb00 4003 	mla	r0, r0, r3, r4
 8003ecc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003ed0:	e7eb      	b.n	8003eaa <_strtol_l.constprop.0+0x6a>
 8003ed2:	2c2b      	cmp	r4, #43	; 0x2b
 8003ed4:	bf04      	itt	eq
 8003ed6:	782c      	ldrbeq	r4, [r5, #0]
 8003ed8:	1c95      	addeq	r5, r2, #2
 8003eda:	e7ce      	b.n	8003e7a <_strtol_l.constprop.0+0x3a>
 8003edc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8003ee0:	2f19      	cmp	r7, #25
 8003ee2:	d801      	bhi.n	8003ee8 <_strtol_l.constprop.0+0xa8>
 8003ee4:	3c37      	subs	r4, #55	; 0x37
 8003ee6:	e7e5      	b.n	8003eb4 <_strtol_l.constprop.0+0x74>
 8003ee8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8003eec:	2f19      	cmp	r7, #25
 8003eee:	d804      	bhi.n	8003efa <_strtol_l.constprop.0+0xba>
 8003ef0:	3c57      	subs	r4, #87	; 0x57
 8003ef2:	e7df      	b.n	8003eb4 <_strtol_l.constprop.0+0x74>
 8003ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef8:	e7e8      	b.n	8003ecc <_strtol_l.constprop.0+0x8c>
 8003efa:	1c53      	adds	r3, r2, #1
 8003efc:	d108      	bne.n	8003f10 <_strtol_l.constprop.0+0xd0>
 8003efe:	2322      	movs	r3, #34	; 0x22
 8003f00:	4660      	mov	r0, ip
 8003f02:	f8ce 3000 	str.w	r3, [lr]
 8003f06:	f1b8 0f00 	cmp.w	r8, #0
 8003f0a:	d0a6      	beq.n	8003e5a <_strtol_l.constprop.0+0x1a>
 8003f0c:	1e69      	subs	r1, r5, #1
 8003f0e:	e006      	b.n	8003f1e <_strtol_l.constprop.0+0xde>
 8003f10:	b106      	cbz	r6, 8003f14 <_strtol_l.constprop.0+0xd4>
 8003f12:	4240      	negs	r0, r0
 8003f14:	f1b8 0f00 	cmp.w	r8, #0
 8003f18:	d09f      	beq.n	8003e5a <_strtol_l.constprop.0+0x1a>
 8003f1a:	2a00      	cmp	r2, #0
 8003f1c:	d1f6      	bne.n	8003f0c <_strtol_l.constprop.0+0xcc>
 8003f1e:	f8c8 1000 	str.w	r1, [r8]
 8003f22:	e79a      	b.n	8003e5a <_strtol_l.constprop.0+0x1a>
 8003f24:	2430      	movs	r4, #48	; 0x30
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1b5      	bne.n	8003e96 <_strtol_l.constprop.0+0x56>
 8003f2a:	2308      	movs	r3, #8
 8003f2c:	e7b3      	b.n	8003e96 <_strtol_l.constprop.0+0x56>
 8003f2e:	2c30      	cmp	r4, #48	; 0x30
 8003f30:	d0a9      	beq.n	8003e86 <_strtol_l.constprop.0+0x46>
 8003f32:	230a      	movs	r3, #10
 8003f34:	e7af      	b.n	8003e96 <_strtol_l.constprop.0+0x56>
 8003f36:	bf00      	nop
 8003f38:	08004c2b 	.word	0x08004c2b

08003f3c <strtol>:
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	460a      	mov	r2, r1
 8003f40:	4601      	mov	r1, r0
 8003f42:	4802      	ldr	r0, [pc, #8]	; (8003f4c <strtol+0x10>)
 8003f44:	6800      	ldr	r0, [r0, #0]
 8003f46:	f7ff bf7b 	b.w	8003e40 <_strtol_l.constprop.0>
 8003f4a:	bf00      	nop
 8003f4c:	20000130 	.word	0x20000130

08003f50 <siprintf>:
 8003f50:	b40e      	push	{r1, r2, r3}
 8003f52:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f56:	b500      	push	{lr}
 8003f58:	b09c      	sub	sp, #112	; 0x70
 8003f5a:	ab1d      	add	r3, sp, #116	; 0x74
 8003f5c:	9002      	str	r0, [sp, #8]
 8003f5e:	9006      	str	r0, [sp, #24]
 8003f60:	9107      	str	r1, [sp, #28]
 8003f62:	9104      	str	r1, [sp, #16]
 8003f64:	4808      	ldr	r0, [pc, #32]	; (8003f88 <siprintf+0x38>)
 8003f66:	4909      	ldr	r1, [pc, #36]	; (8003f8c <siprintf+0x3c>)
 8003f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f6c:	9105      	str	r1, [sp, #20]
 8003f6e:	6800      	ldr	r0, [r0, #0]
 8003f70:	a902      	add	r1, sp, #8
 8003f72:	9301      	str	r3, [sp, #4]
 8003f74:	f000 f99c 	bl	80042b0 <_svfiprintf_r>
 8003f78:	2200      	movs	r2, #0
 8003f7a:	9b02      	ldr	r3, [sp, #8]
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	b01c      	add	sp, #112	; 0x70
 8003f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f84:	b003      	add	sp, #12
 8003f86:	4770      	bx	lr
 8003f88:	20000130 	.word	0x20000130
 8003f8c:	ffff0208 	.word	0xffff0208

08003f90 <memset>:
 8003f90:	4603      	mov	r3, r0
 8003f92:	4402      	add	r2, r0
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d100      	bne.n	8003f9a <memset+0xa>
 8003f98:	4770      	bx	lr
 8003f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f9e:	e7f9      	b.n	8003f94 <memset+0x4>

08003fa0 <__errno>:
 8003fa0:	4b01      	ldr	r3, [pc, #4]	; (8003fa8 <__errno+0x8>)
 8003fa2:	6818      	ldr	r0, [r3, #0]
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000130 	.word	0x20000130

08003fac <__libc_init_array>:
 8003fac:	b570      	push	{r4, r5, r6, lr}
 8003fae:	2600      	movs	r6, #0
 8003fb0:	4d0c      	ldr	r5, [pc, #48]	; (8003fe4 <__libc_init_array+0x38>)
 8003fb2:	4c0d      	ldr	r4, [pc, #52]	; (8003fe8 <__libc_init_array+0x3c>)
 8003fb4:	1b64      	subs	r4, r4, r5
 8003fb6:	10a4      	asrs	r4, r4, #2
 8003fb8:	42a6      	cmp	r6, r4
 8003fba:	d109      	bne.n	8003fd0 <__libc_init_array+0x24>
 8003fbc:	f000 fc7a 	bl	80048b4 <_init>
 8003fc0:	2600      	movs	r6, #0
 8003fc2:	4d0a      	ldr	r5, [pc, #40]	; (8003fec <__libc_init_array+0x40>)
 8003fc4:	4c0a      	ldr	r4, [pc, #40]	; (8003ff0 <__libc_init_array+0x44>)
 8003fc6:	1b64      	subs	r4, r4, r5
 8003fc8:	10a4      	asrs	r4, r4, #2
 8003fca:	42a6      	cmp	r6, r4
 8003fcc:	d105      	bne.n	8003fda <__libc_init_array+0x2e>
 8003fce:	bd70      	pop	{r4, r5, r6, pc}
 8003fd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fd4:	4798      	blx	r3
 8003fd6:	3601      	adds	r6, #1
 8003fd8:	e7ee      	b.n	8003fb8 <__libc_init_array+0xc>
 8003fda:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fde:	4798      	blx	r3
 8003fe0:	3601      	adds	r6, #1
 8003fe2:	e7f2      	b.n	8003fca <__libc_init_array+0x1e>
 8003fe4:	08004d60 	.word	0x08004d60
 8003fe8:	08004d60 	.word	0x08004d60
 8003fec:	08004d60 	.word	0x08004d60
 8003ff0:	08004d64 	.word	0x08004d64

08003ff4 <__retarget_lock_acquire_recursive>:
 8003ff4:	4770      	bx	lr

08003ff6 <__retarget_lock_release_recursive>:
 8003ff6:	4770      	bx	lr

08003ff8 <memcpy>:
 8003ff8:	440a      	add	r2, r1
 8003ffa:	4291      	cmp	r1, r2
 8003ffc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004000:	d100      	bne.n	8004004 <memcpy+0xc>
 8004002:	4770      	bx	lr
 8004004:	b510      	push	{r4, lr}
 8004006:	f811 4b01 	ldrb.w	r4, [r1], #1
 800400a:	4291      	cmp	r1, r2
 800400c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004010:	d1f9      	bne.n	8004006 <memcpy+0xe>
 8004012:	bd10      	pop	{r4, pc}

08004014 <_free_r>:
 8004014:	b538      	push	{r3, r4, r5, lr}
 8004016:	4605      	mov	r5, r0
 8004018:	2900      	cmp	r1, #0
 800401a:	d040      	beq.n	800409e <_free_r+0x8a>
 800401c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004020:	1f0c      	subs	r4, r1, #4
 8004022:	2b00      	cmp	r3, #0
 8004024:	bfb8      	it	lt
 8004026:	18e4      	addlt	r4, r4, r3
 8004028:	f000 f8dc 	bl	80041e4 <__malloc_lock>
 800402c:	4a1c      	ldr	r2, [pc, #112]	; (80040a0 <_free_r+0x8c>)
 800402e:	6813      	ldr	r3, [r2, #0]
 8004030:	b933      	cbnz	r3, 8004040 <_free_r+0x2c>
 8004032:	6063      	str	r3, [r4, #4]
 8004034:	6014      	str	r4, [r2, #0]
 8004036:	4628      	mov	r0, r5
 8004038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800403c:	f000 b8d8 	b.w	80041f0 <__malloc_unlock>
 8004040:	42a3      	cmp	r3, r4
 8004042:	d908      	bls.n	8004056 <_free_r+0x42>
 8004044:	6820      	ldr	r0, [r4, #0]
 8004046:	1821      	adds	r1, r4, r0
 8004048:	428b      	cmp	r3, r1
 800404a:	bf01      	itttt	eq
 800404c:	6819      	ldreq	r1, [r3, #0]
 800404e:	685b      	ldreq	r3, [r3, #4]
 8004050:	1809      	addeq	r1, r1, r0
 8004052:	6021      	streq	r1, [r4, #0]
 8004054:	e7ed      	b.n	8004032 <_free_r+0x1e>
 8004056:	461a      	mov	r2, r3
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	b10b      	cbz	r3, 8004060 <_free_r+0x4c>
 800405c:	42a3      	cmp	r3, r4
 800405e:	d9fa      	bls.n	8004056 <_free_r+0x42>
 8004060:	6811      	ldr	r1, [r2, #0]
 8004062:	1850      	adds	r0, r2, r1
 8004064:	42a0      	cmp	r0, r4
 8004066:	d10b      	bne.n	8004080 <_free_r+0x6c>
 8004068:	6820      	ldr	r0, [r4, #0]
 800406a:	4401      	add	r1, r0
 800406c:	1850      	adds	r0, r2, r1
 800406e:	4283      	cmp	r3, r0
 8004070:	6011      	str	r1, [r2, #0]
 8004072:	d1e0      	bne.n	8004036 <_free_r+0x22>
 8004074:	6818      	ldr	r0, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	4408      	add	r0, r1
 800407a:	6010      	str	r0, [r2, #0]
 800407c:	6053      	str	r3, [r2, #4]
 800407e:	e7da      	b.n	8004036 <_free_r+0x22>
 8004080:	d902      	bls.n	8004088 <_free_r+0x74>
 8004082:	230c      	movs	r3, #12
 8004084:	602b      	str	r3, [r5, #0]
 8004086:	e7d6      	b.n	8004036 <_free_r+0x22>
 8004088:	6820      	ldr	r0, [r4, #0]
 800408a:	1821      	adds	r1, r4, r0
 800408c:	428b      	cmp	r3, r1
 800408e:	bf01      	itttt	eq
 8004090:	6819      	ldreq	r1, [r3, #0]
 8004092:	685b      	ldreq	r3, [r3, #4]
 8004094:	1809      	addeq	r1, r1, r0
 8004096:	6021      	streq	r1, [r4, #0]
 8004098:	6063      	str	r3, [r4, #4]
 800409a:	6054      	str	r4, [r2, #4]
 800409c:	e7cb      	b.n	8004036 <_free_r+0x22>
 800409e:	bd38      	pop	{r3, r4, r5, pc}
 80040a0:	200003c4 	.word	0x200003c4

080040a4 <sbrk_aligned>:
 80040a4:	b570      	push	{r4, r5, r6, lr}
 80040a6:	4e0e      	ldr	r6, [pc, #56]	; (80040e0 <sbrk_aligned+0x3c>)
 80040a8:	460c      	mov	r4, r1
 80040aa:	6831      	ldr	r1, [r6, #0]
 80040ac:	4605      	mov	r5, r0
 80040ae:	b911      	cbnz	r1, 80040b6 <sbrk_aligned+0x12>
 80040b0:	f000 fbaa 	bl	8004808 <_sbrk_r>
 80040b4:	6030      	str	r0, [r6, #0]
 80040b6:	4621      	mov	r1, r4
 80040b8:	4628      	mov	r0, r5
 80040ba:	f000 fba5 	bl	8004808 <_sbrk_r>
 80040be:	1c43      	adds	r3, r0, #1
 80040c0:	d00a      	beq.n	80040d8 <sbrk_aligned+0x34>
 80040c2:	1cc4      	adds	r4, r0, #3
 80040c4:	f024 0403 	bic.w	r4, r4, #3
 80040c8:	42a0      	cmp	r0, r4
 80040ca:	d007      	beq.n	80040dc <sbrk_aligned+0x38>
 80040cc:	1a21      	subs	r1, r4, r0
 80040ce:	4628      	mov	r0, r5
 80040d0:	f000 fb9a 	bl	8004808 <_sbrk_r>
 80040d4:	3001      	adds	r0, #1
 80040d6:	d101      	bne.n	80040dc <sbrk_aligned+0x38>
 80040d8:	f04f 34ff 	mov.w	r4, #4294967295
 80040dc:	4620      	mov	r0, r4
 80040de:	bd70      	pop	{r4, r5, r6, pc}
 80040e0:	200003c8 	.word	0x200003c8

080040e4 <_malloc_r>:
 80040e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040e8:	1ccd      	adds	r5, r1, #3
 80040ea:	f025 0503 	bic.w	r5, r5, #3
 80040ee:	3508      	adds	r5, #8
 80040f0:	2d0c      	cmp	r5, #12
 80040f2:	bf38      	it	cc
 80040f4:	250c      	movcc	r5, #12
 80040f6:	2d00      	cmp	r5, #0
 80040f8:	4607      	mov	r7, r0
 80040fa:	db01      	blt.n	8004100 <_malloc_r+0x1c>
 80040fc:	42a9      	cmp	r1, r5
 80040fe:	d905      	bls.n	800410c <_malloc_r+0x28>
 8004100:	230c      	movs	r3, #12
 8004102:	2600      	movs	r6, #0
 8004104:	603b      	str	r3, [r7, #0]
 8004106:	4630      	mov	r0, r6
 8004108:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800410c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80041e0 <_malloc_r+0xfc>
 8004110:	f000 f868 	bl	80041e4 <__malloc_lock>
 8004114:	f8d8 3000 	ldr.w	r3, [r8]
 8004118:	461c      	mov	r4, r3
 800411a:	bb5c      	cbnz	r4, 8004174 <_malloc_r+0x90>
 800411c:	4629      	mov	r1, r5
 800411e:	4638      	mov	r0, r7
 8004120:	f7ff ffc0 	bl	80040a4 <sbrk_aligned>
 8004124:	1c43      	adds	r3, r0, #1
 8004126:	4604      	mov	r4, r0
 8004128:	d155      	bne.n	80041d6 <_malloc_r+0xf2>
 800412a:	f8d8 4000 	ldr.w	r4, [r8]
 800412e:	4626      	mov	r6, r4
 8004130:	2e00      	cmp	r6, #0
 8004132:	d145      	bne.n	80041c0 <_malloc_r+0xdc>
 8004134:	2c00      	cmp	r4, #0
 8004136:	d048      	beq.n	80041ca <_malloc_r+0xe6>
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	4631      	mov	r1, r6
 800413c:	4638      	mov	r0, r7
 800413e:	eb04 0903 	add.w	r9, r4, r3
 8004142:	f000 fb61 	bl	8004808 <_sbrk_r>
 8004146:	4581      	cmp	r9, r0
 8004148:	d13f      	bne.n	80041ca <_malloc_r+0xe6>
 800414a:	6821      	ldr	r1, [r4, #0]
 800414c:	4638      	mov	r0, r7
 800414e:	1a6d      	subs	r5, r5, r1
 8004150:	4629      	mov	r1, r5
 8004152:	f7ff ffa7 	bl	80040a4 <sbrk_aligned>
 8004156:	3001      	adds	r0, #1
 8004158:	d037      	beq.n	80041ca <_malloc_r+0xe6>
 800415a:	6823      	ldr	r3, [r4, #0]
 800415c:	442b      	add	r3, r5
 800415e:	6023      	str	r3, [r4, #0]
 8004160:	f8d8 3000 	ldr.w	r3, [r8]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d038      	beq.n	80041da <_malloc_r+0xf6>
 8004168:	685a      	ldr	r2, [r3, #4]
 800416a:	42a2      	cmp	r2, r4
 800416c:	d12b      	bne.n	80041c6 <_malloc_r+0xe2>
 800416e:	2200      	movs	r2, #0
 8004170:	605a      	str	r2, [r3, #4]
 8004172:	e00f      	b.n	8004194 <_malloc_r+0xb0>
 8004174:	6822      	ldr	r2, [r4, #0]
 8004176:	1b52      	subs	r2, r2, r5
 8004178:	d41f      	bmi.n	80041ba <_malloc_r+0xd6>
 800417a:	2a0b      	cmp	r2, #11
 800417c:	d917      	bls.n	80041ae <_malloc_r+0xca>
 800417e:	1961      	adds	r1, r4, r5
 8004180:	42a3      	cmp	r3, r4
 8004182:	6025      	str	r5, [r4, #0]
 8004184:	bf18      	it	ne
 8004186:	6059      	strne	r1, [r3, #4]
 8004188:	6863      	ldr	r3, [r4, #4]
 800418a:	bf08      	it	eq
 800418c:	f8c8 1000 	streq.w	r1, [r8]
 8004190:	5162      	str	r2, [r4, r5]
 8004192:	604b      	str	r3, [r1, #4]
 8004194:	4638      	mov	r0, r7
 8004196:	f104 060b 	add.w	r6, r4, #11
 800419a:	f000 f829 	bl	80041f0 <__malloc_unlock>
 800419e:	f026 0607 	bic.w	r6, r6, #7
 80041a2:	1d23      	adds	r3, r4, #4
 80041a4:	1af2      	subs	r2, r6, r3
 80041a6:	d0ae      	beq.n	8004106 <_malloc_r+0x22>
 80041a8:	1b9b      	subs	r3, r3, r6
 80041aa:	50a3      	str	r3, [r4, r2]
 80041ac:	e7ab      	b.n	8004106 <_malloc_r+0x22>
 80041ae:	42a3      	cmp	r3, r4
 80041b0:	6862      	ldr	r2, [r4, #4]
 80041b2:	d1dd      	bne.n	8004170 <_malloc_r+0x8c>
 80041b4:	f8c8 2000 	str.w	r2, [r8]
 80041b8:	e7ec      	b.n	8004194 <_malloc_r+0xb0>
 80041ba:	4623      	mov	r3, r4
 80041bc:	6864      	ldr	r4, [r4, #4]
 80041be:	e7ac      	b.n	800411a <_malloc_r+0x36>
 80041c0:	4634      	mov	r4, r6
 80041c2:	6876      	ldr	r6, [r6, #4]
 80041c4:	e7b4      	b.n	8004130 <_malloc_r+0x4c>
 80041c6:	4613      	mov	r3, r2
 80041c8:	e7cc      	b.n	8004164 <_malloc_r+0x80>
 80041ca:	230c      	movs	r3, #12
 80041cc:	4638      	mov	r0, r7
 80041ce:	603b      	str	r3, [r7, #0]
 80041d0:	f000 f80e 	bl	80041f0 <__malloc_unlock>
 80041d4:	e797      	b.n	8004106 <_malloc_r+0x22>
 80041d6:	6025      	str	r5, [r4, #0]
 80041d8:	e7dc      	b.n	8004194 <_malloc_r+0xb0>
 80041da:	605b      	str	r3, [r3, #4]
 80041dc:	deff      	udf	#255	; 0xff
 80041de:	bf00      	nop
 80041e0:	200003c4 	.word	0x200003c4

080041e4 <__malloc_lock>:
 80041e4:	4801      	ldr	r0, [pc, #4]	; (80041ec <__malloc_lock+0x8>)
 80041e6:	f7ff bf05 	b.w	8003ff4 <__retarget_lock_acquire_recursive>
 80041ea:	bf00      	nop
 80041ec:	200003c0 	.word	0x200003c0

080041f0 <__malloc_unlock>:
 80041f0:	4801      	ldr	r0, [pc, #4]	; (80041f8 <__malloc_unlock+0x8>)
 80041f2:	f7ff bf00 	b.w	8003ff6 <__retarget_lock_release_recursive>
 80041f6:	bf00      	nop
 80041f8:	200003c0 	.word	0x200003c0

080041fc <__ssputs_r>:
 80041fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004200:	461f      	mov	r7, r3
 8004202:	688e      	ldr	r6, [r1, #8]
 8004204:	4682      	mov	sl, r0
 8004206:	42be      	cmp	r6, r7
 8004208:	460c      	mov	r4, r1
 800420a:	4690      	mov	r8, r2
 800420c:	680b      	ldr	r3, [r1, #0]
 800420e:	d82c      	bhi.n	800426a <__ssputs_r+0x6e>
 8004210:	898a      	ldrh	r2, [r1, #12]
 8004212:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004216:	d026      	beq.n	8004266 <__ssputs_r+0x6a>
 8004218:	6965      	ldr	r5, [r4, #20]
 800421a:	6909      	ldr	r1, [r1, #16]
 800421c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004220:	eba3 0901 	sub.w	r9, r3, r1
 8004224:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004228:	1c7b      	adds	r3, r7, #1
 800422a:	444b      	add	r3, r9
 800422c:	106d      	asrs	r5, r5, #1
 800422e:	429d      	cmp	r5, r3
 8004230:	bf38      	it	cc
 8004232:	461d      	movcc	r5, r3
 8004234:	0553      	lsls	r3, r2, #21
 8004236:	d527      	bpl.n	8004288 <__ssputs_r+0x8c>
 8004238:	4629      	mov	r1, r5
 800423a:	f7ff ff53 	bl	80040e4 <_malloc_r>
 800423e:	4606      	mov	r6, r0
 8004240:	b360      	cbz	r0, 800429c <__ssputs_r+0xa0>
 8004242:	464a      	mov	r2, r9
 8004244:	6921      	ldr	r1, [r4, #16]
 8004246:	f7ff fed7 	bl	8003ff8 <memcpy>
 800424a:	89a3      	ldrh	r3, [r4, #12]
 800424c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004254:	81a3      	strh	r3, [r4, #12]
 8004256:	6126      	str	r6, [r4, #16]
 8004258:	444e      	add	r6, r9
 800425a:	6026      	str	r6, [r4, #0]
 800425c:	463e      	mov	r6, r7
 800425e:	6165      	str	r5, [r4, #20]
 8004260:	eba5 0509 	sub.w	r5, r5, r9
 8004264:	60a5      	str	r5, [r4, #8]
 8004266:	42be      	cmp	r6, r7
 8004268:	d900      	bls.n	800426c <__ssputs_r+0x70>
 800426a:	463e      	mov	r6, r7
 800426c:	4632      	mov	r2, r6
 800426e:	4641      	mov	r1, r8
 8004270:	6820      	ldr	r0, [r4, #0]
 8004272:	f000 faaf 	bl	80047d4 <memmove>
 8004276:	2000      	movs	r0, #0
 8004278:	68a3      	ldr	r3, [r4, #8]
 800427a:	1b9b      	subs	r3, r3, r6
 800427c:	60a3      	str	r3, [r4, #8]
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	4433      	add	r3, r6
 8004282:	6023      	str	r3, [r4, #0]
 8004284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004288:	462a      	mov	r2, r5
 800428a:	f000 fadb 	bl	8004844 <_realloc_r>
 800428e:	4606      	mov	r6, r0
 8004290:	2800      	cmp	r0, #0
 8004292:	d1e0      	bne.n	8004256 <__ssputs_r+0x5a>
 8004294:	4650      	mov	r0, sl
 8004296:	6921      	ldr	r1, [r4, #16]
 8004298:	f7ff febc 	bl	8004014 <_free_r>
 800429c:	230c      	movs	r3, #12
 800429e:	f8ca 3000 	str.w	r3, [sl]
 80042a2:	89a3      	ldrh	r3, [r4, #12]
 80042a4:	f04f 30ff 	mov.w	r0, #4294967295
 80042a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042ac:	81a3      	strh	r3, [r4, #12]
 80042ae:	e7e9      	b.n	8004284 <__ssputs_r+0x88>

080042b0 <_svfiprintf_r>:
 80042b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042b4:	4698      	mov	r8, r3
 80042b6:	898b      	ldrh	r3, [r1, #12]
 80042b8:	4607      	mov	r7, r0
 80042ba:	061b      	lsls	r3, r3, #24
 80042bc:	460d      	mov	r5, r1
 80042be:	4614      	mov	r4, r2
 80042c0:	b09d      	sub	sp, #116	; 0x74
 80042c2:	d50e      	bpl.n	80042e2 <_svfiprintf_r+0x32>
 80042c4:	690b      	ldr	r3, [r1, #16]
 80042c6:	b963      	cbnz	r3, 80042e2 <_svfiprintf_r+0x32>
 80042c8:	2140      	movs	r1, #64	; 0x40
 80042ca:	f7ff ff0b 	bl	80040e4 <_malloc_r>
 80042ce:	6028      	str	r0, [r5, #0]
 80042d0:	6128      	str	r0, [r5, #16]
 80042d2:	b920      	cbnz	r0, 80042de <_svfiprintf_r+0x2e>
 80042d4:	230c      	movs	r3, #12
 80042d6:	603b      	str	r3, [r7, #0]
 80042d8:	f04f 30ff 	mov.w	r0, #4294967295
 80042dc:	e0d0      	b.n	8004480 <_svfiprintf_r+0x1d0>
 80042de:	2340      	movs	r3, #64	; 0x40
 80042e0:	616b      	str	r3, [r5, #20]
 80042e2:	2300      	movs	r3, #0
 80042e4:	9309      	str	r3, [sp, #36]	; 0x24
 80042e6:	2320      	movs	r3, #32
 80042e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042ec:	2330      	movs	r3, #48	; 0x30
 80042ee:	f04f 0901 	mov.w	r9, #1
 80042f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80042f6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8004498 <_svfiprintf_r+0x1e8>
 80042fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042fe:	4623      	mov	r3, r4
 8004300:	469a      	mov	sl, r3
 8004302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004306:	b10a      	cbz	r2, 800430c <_svfiprintf_r+0x5c>
 8004308:	2a25      	cmp	r2, #37	; 0x25
 800430a:	d1f9      	bne.n	8004300 <_svfiprintf_r+0x50>
 800430c:	ebba 0b04 	subs.w	fp, sl, r4
 8004310:	d00b      	beq.n	800432a <_svfiprintf_r+0x7a>
 8004312:	465b      	mov	r3, fp
 8004314:	4622      	mov	r2, r4
 8004316:	4629      	mov	r1, r5
 8004318:	4638      	mov	r0, r7
 800431a:	f7ff ff6f 	bl	80041fc <__ssputs_r>
 800431e:	3001      	adds	r0, #1
 8004320:	f000 80a9 	beq.w	8004476 <_svfiprintf_r+0x1c6>
 8004324:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004326:	445a      	add	r2, fp
 8004328:	9209      	str	r2, [sp, #36]	; 0x24
 800432a:	f89a 3000 	ldrb.w	r3, [sl]
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 80a1 	beq.w	8004476 <_svfiprintf_r+0x1c6>
 8004334:	2300      	movs	r3, #0
 8004336:	f04f 32ff 	mov.w	r2, #4294967295
 800433a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800433e:	f10a 0a01 	add.w	sl, sl, #1
 8004342:	9304      	str	r3, [sp, #16]
 8004344:	9307      	str	r3, [sp, #28]
 8004346:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800434a:	931a      	str	r3, [sp, #104]	; 0x68
 800434c:	4654      	mov	r4, sl
 800434e:	2205      	movs	r2, #5
 8004350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004354:	4850      	ldr	r0, [pc, #320]	; (8004498 <_svfiprintf_r+0x1e8>)
 8004356:	f000 fa67 	bl	8004828 <memchr>
 800435a:	9a04      	ldr	r2, [sp, #16]
 800435c:	b9d8      	cbnz	r0, 8004396 <_svfiprintf_r+0xe6>
 800435e:	06d0      	lsls	r0, r2, #27
 8004360:	bf44      	itt	mi
 8004362:	2320      	movmi	r3, #32
 8004364:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004368:	0711      	lsls	r1, r2, #28
 800436a:	bf44      	itt	mi
 800436c:	232b      	movmi	r3, #43	; 0x2b
 800436e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004372:	f89a 3000 	ldrb.w	r3, [sl]
 8004376:	2b2a      	cmp	r3, #42	; 0x2a
 8004378:	d015      	beq.n	80043a6 <_svfiprintf_r+0xf6>
 800437a:	4654      	mov	r4, sl
 800437c:	2000      	movs	r0, #0
 800437e:	f04f 0c0a 	mov.w	ip, #10
 8004382:	9a07      	ldr	r2, [sp, #28]
 8004384:	4621      	mov	r1, r4
 8004386:	f811 3b01 	ldrb.w	r3, [r1], #1
 800438a:	3b30      	subs	r3, #48	; 0x30
 800438c:	2b09      	cmp	r3, #9
 800438e:	d94d      	bls.n	800442c <_svfiprintf_r+0x17c>
 8004390:	b1b0      	cbz	r0, 80043c0 <_svfiprintf_r+0x110>
 8004392:	9207      	str	r2, [sp, #28]
 8004394:	e014      	b.n	80043c0 <_svfiprintf_r+0x110>
 8004396:	eba0 0308 	sub.w	r3, r0, r8
 800439a:	fa09 f303 	lsl.w	r3, r9, r3
 800439e:	4313      	orrs	r3, r2
 80043a0:	46a2      	mov	sl, r4
 80043a2:	9304      	str	r3, [sp, #16]
 80043a4:	e7d2      	b.n	800434c <_svfiprintf_r+0x9c>
 80043a6:	9b03      	ldr	r3, [sp, #12]
 80043a8:	1d19      	adds	r1, r3, #4
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	9103      	str	r1, [sp, #12]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	bfbb      	ittet	lt
 80043b2:	425b      	neglt	r3, r3
 80043b4:	f042 0202 	orrlt.w	r2, r2, #2
 80043b8:	9307      	strge	r3, [sp, #28]
 80043ba:	9307      	strlt	r3, [sp, #28]
 80043bc:	bfb8      	it	lt
 80043be:	9204      	strlt	r2, [sp, #16]
 80043c0:	7823      	ldrb	r3, [r4, #0]
 80043c2:	2b2e      	cmp	r3, #46	; 0x2e
 80043c4:	d10c      	bne.n	80043e0 <_svfiprintf_r+0x130>
 80043c6:	7863      	ldrb	r3, [r4, #1]
 80043c8:	2b2a      	cmp	r3, #42	; 0x2a
 80043ca:	d134      	bne.n	8004436 <_svfiprintf_r+0x186>
 80043cc:	9b03      	ldr	r3, [sp, #12]
 80043ce:	3402      	adds	r4, #2
 80043d0:	1d1a      	adds	r2, r3, #4
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	9203      	str	r2, [sp, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	bfb8      	it	lt
 80043da:	f04f 33ff 	movlt.w	r3, #4294967295
 80043de:	9305      	str	r3, [sp, #20]
 80043e0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800449c <_svfiprintf_r+0x1ec>
 80043e4:	2203      	movs	r2, #3
 80043e6:	4650      	mov	r0, sl
 80043e8:	7821      	ldrb	r1, [r4, #0]
 80043ea:	f000 fa1d 	bl	8004828 <memchr>
 80043ee:	b138      	cbz	r0, 8004400 <_svfiprintf_r+0x150>
 80043f0:	2240      	movs	r2, #64	; 0x40
 80043f2:	9b04      	ldr	r3, [sp, #16]
 80043f4:	eba0 000a 	sub.w	r0, r0, sl
 80043f8:	4082      	lsls	r2, r0
 80043fa:	4313      	orrs	r3, r2
 80043fc:	3401      	adds	r4, #1
 80043fe:	9304      	str	r3, [sp, #16]
 8004400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004404:	2206      	movs	r2, #6
 8004406:	4826      	ldr	r0, [pc, #152]	; (80044a0 <_svfiprintf_r+0x1f0>)
 8004408:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800440c:	f000 fa0c 	bl	8004828 <memchr>
 8004410:	2800      	cmp	r0, #0
 8004412:	d038      	beq.n	8004486 <_svfiprintf_r+0x1d6>
 8004414:	4b23      	ldr	r3, [pc, #140]	; (80044a4 <_svfiprintf_r+0x1f4>)
 8004416:	bb1b      	cbnz	r3, 8004460 <_svfiprintf_r+0x1b0>
 8004418:	9b03      	ldr	r3, [sp, #12]
 800441a:	3307      	adds	r3, #7
 800441c:	f023 0307 	bic.w	r3, r3, #7
 8004420:	3308      	adds	r3, #8
 8004422:	9303      	str	r3, [sp, #12]
 8004424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004426:	4433      	add	r3, r6
 8004428:	9309      	str	r3, [sp, #36]	; 0x24
 800442a:	e768      	b.n	80042fe <_svfiprintf_r+0x4e>
 800442c:	460c      	mov	r4, r1
 800442e:	2001      	movs	r0, #1
 8004430:	fb0c 3202 	mla	r2, ip, r2, r3
 8004434:	e7a6      	b.n	8004384 <_svfiprintf_r+0xd4>
 8004436:	2300      	movs	r3, #0
 8004438:	f04f 0c0a 	mov.w	ip, #10
 800443c:	4619      	mov	r1, r3
 800443e:	3401      	adds	r4, #1
 8004440:	9305      	str	r3, [sp, #20]
 8004442:	4620      	mov	r0, r4
 8004444:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004448:	3a30      	subs	r2, #48	; 0x30
 800444a:	2a09      	cmp	r2, #9
 800444c:	d903      	bls.n	8004456 <_svfiprintf_r+0x1a6>
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0c6      	beq.n	80043e0 <_svfiprintf_r+0x130>
 8004452:	9105      	str	r1, [sp, #20]
 8004454:	e7c4      	b.n	80043e0 <_svfiprintf_r+0x130>
 8004456:	4604      	mov	r4, r0
 8004458:	2301      	movs	r3, #1
 800445a:	fb0c 2101 	mla	r1, ip, r1, r2
 800445e:	e7f0      	b.n	8004442 <_svfiprintf_r+0x192>
 8004460:	ab03      	add	r3, sp, #12
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	462a      	mov	r2, r5
 8004466:	4638      	mov	r0, r7
 8004468:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <_svfiprintf_r+0x1f8>)
 800446a:	a904      	add	r1, sp, #16
 800446c:	f3af 8000 	nop.w
 8004470:	1c42      	adds	r2, r0, #1
 8004472:	4606      	mov	r6, r0
 8004474:	d1d6      	bne.n	8004424 <_svfiprintf_r+0x174>
 8004476:	89ab      	ldrh	r3, [r5, #12]
 8004478:	065b      	lsls	r3, r3, #25
 800447a:	f53f af2d 	bmi.w	80042d8 <_svfiprintf_r+0x28>
 800447e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004480:	b01d      	add	sp, #116	; 0x74
 8004482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004486:	ab03      	add	r3, sp, #12
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	462a      	mov	r2, r5
 800448c:	4638      	mov	r0, r7
 800448e:	4b06      	ldr	r3, [pc, #24]	; (80044a8 <_svfiprintf_r+0x1f8>)
 8004490:	a904      	add	r1, sp, #16
 8004492:	f000 f87d 	bl	8004590 <_printf_i>
 8004496:	e7eb      	b.n	8004470 <_svfiprintf_r+0x1c0>
 8004498:	08004d2b 	.word	0x08004d2b
 800449c:	08004d31 	.word	0x08004d31
 80044a0:	08004d35 	.word	0x08004d35
 80044a4:	00000000 	.word	0x00000000
 80044a8:	080041fd 	.word	0x080041fd

080044ac <_printf_common>:
 80044ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044b0:	4616      	mov	r6, r2
 80044b2:	4699      	mov	r9, r3
 80044b4:	688a      	ldr	r2, [r1, #8]
 80044b6:	690b      	ldr	r3, [r1, #16]
 80044b8:	4607      	mov	r7, r0
 80044ba:	4293      	cmp	r3, r2
 80044bc:	bfb8      	it	lt
 80044be:	4613      	movlt	r3, r2
 80044c0:	6033      	str	r3, [r6, #0]
 80044c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044c6:	460c      	mov	r4, r1
 80044c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044cc:	b10a      	cbz	r2, 80044d2 <_printf_common+0x26>
 80044ce:	3301      	adds	r3, #1
 80044d0:	6033      	str	r3, [r6, #0]
 80044d2:	6823      	ldr	r3, [r4, #0]
 80044d4:	0699      	lsls	r1, r3, #26
 80044d6:	bf42      	ittt	mi
 80044d8:	6833      	ldrmi	r3, [r6, #0]
 80044da:	3302      	addmi	r3, #2
 80044dc:	6033      	strmi	r3, [r6, #0]
 80044de:	6825      	ldr	r5, [r4, #0]
 80044e0:	f015 0506 	ands.w	r5, r5, #6
 80044e4:	d106      	bne.n	80044f4 <_printf_common+0x48>
 80044e6:	f104 0a19 	add.w	sl, r4, #25
 80044ea:	68e3      	ldr	r3, [r4, #12]
 80044ec:	6832      	ldr	r2, [r6, #0]
 80044ee:	1a9b      	subs	r3, r3, r2
 80044f0:	42ab      	cmp	r3, r5
 80044f2:	dc2b      	bgt.n	800454c <_printf_common+0xa0>
 80044f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044f8:	1e13      	subs	r3, r2, #0
 80044fa:	6822      	ldr	r2, [r4, #0]
 80044fc:	bf18      	it	ne
 80044fe:	2301      	movne	r3, #1
 8004500:	0692      	lsls	r2, r2, #26
 8004502:	d430      	bmi.n	8004566 <_printf_common+0xba>
 8004504:	4649      	mov	r1, r9
 8004506:	4638      	mov	r0, r7
 8004508:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800450c:	47c0      	blx	r8
 800450e:	3001      	adds	r0, #1
 8004510:	d023      	beq.n	800455a <_printf_common+0xae>
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	6922      	ldr	r2, [r4, #16]
 8004516:	f003 0306 	and.w	r3, r3, #6
 800451a:	2b04      	cmp	r3, #4
 800451c:	bf14      	ite	ne
 800451e:	2500      	movne	r5, #0
 8004520:	6833      	ldreq	r3, [r6, #0]
 8004522:	f04f 0600 	mov.w	r6, #0
 8004526:	bf08      	it	eq
 8004528:	68e5      	ldreq	r5, [r4, #12]
 800452a:	f104 041a 	add.w	r4, r4, #26
 800452e:	bf08      	it	eq
 8004530:	1aed      	subeq	r5, r5, r3
 8004532:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004536:	bf08      	it	eq
 8004538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800453c:	4293      	cmp	r3, r2
 800453e:	bfc4      	itt	gt
 8004540:	1a9b      	subgt	r3, r3, r2
 8004542:	18ed      	addgt	r5, r5, r3
 8004544:	42b5      	cmp	r5, r6
 8004546:	d11a      	bne.n	800457e <_printf_common+0xd2>
 8004548:	2000      	movs	r0, #0
 800454a:	e008      	b.n	800455e <_printf_common+0xb2>
 800454c:	2301      	movs	r3, #1
 800454e:	4652      	mov	r2, sl
 8004550:	4649      	mov	r1, r9
 8004552:	4638      	mov	r0, r7
 8004554:	47c0      	blx	r8
 8004556:	3001      	adds	r0, #1
 8004558:	d103      	bne.n	8004562 <_printf_common+0xb6>
 800455a:	f04f 30ff 	mov.w	r0, #4294967295
 800455e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004562:	3501      	adds	r5, #1
 8004564:	e7c1      	b.n	80044ea <_printf_common+0x3e>
 8004566:	2030      	movs	r0, #48	; 0x30
 8004568:	18e1      	adds	r1, r4, r3
 800456a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800456e:	1c5a      	adds	r2, r3, #1
 8004570:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004574:	4422      	add	r2, r4
 8004576:	3302      	adds	r3, #2
 8004578:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800457c:	e7c2      	b.n	8004504 <_printf_common+0x58>
 800457e:	2301      	movs	r3, #1
 8004580:	4622      	mov	r2, r4
 8004582:	4649      	mov	r1, r9
 8004584:	4638      	mov	r0, r7
 8004586:	47c0      	blx	r8
 8004588:	3001      	adds	r0, #1
 800458a:	d0e6      	beq.n	800455a <_printf_common+0xae>
 800458c:	3601      	adds	r6, #1
 800458e:	e7d9      	b.n	8004544 <_printf_common+0x98>

08004590 <_printf_i>:
 8004590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004594:	7e0f      	ldrb	r7, [r1, #24]
 8004596:	4691      	mov	r9, r2
 8004598:	2f78      	cmp	r7, #120	; 0x78
 800459a:	4680      	mov	r8, r0
 800459c:	460c      	mov	r4, r1
 800459e:	469a      	mov	sl, r3
 80045a0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80045a6:	d807      	bhi.n	80045b8 <_printf_i+0x28>
 80045a8:	2f62      	cmp	r7, #98	; 0x62
 80045aa:	d80a      	bhi.n	80045c2 <_printf_i+0x32>
 80045ac:	2f00      	cmp	r7, #0
 80045ae:	f000 80d5 	beq.w	800475c <_printf_i+0x1cc>
 80045b2:	2f58      	cmp	r7, #88	; 0x58
 80045b4:	f000 80c1 	beq.w	800473a <_printf_i+0x1aa>
 80045b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045c0:	e03a      	b.n	8004638 <_printf_i+0xa8>
 80045c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045c6:	2b15      	cmp	r3, #21
 80045c8:	d8f6      	bhi.n	80045b8 <_printf_i+0x28>
 80045ca:	a101      	add	r1, pc, #4	; (adr r1, 80045d0 <_printf_i+0x40>)
 80045cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045d0:	08004629 	.word	0x08004629
 80045d4:	0800463d 	.word	0x0800463d
 80045d8:	080045b9 	.word	0x080045b9
 80045dc:	080045b9 	.word	0x080045b9
 80045e0:	080045b9 	.word	0x080045b9
 80045e4:	080045b9 	.word	0x080045b9
 80045e8:	0800463d 	.word	0x0800463d
 80045ec:	080045b9 	.word	0x080045b9
 80045f0:	080045b9 	.word	0x080045b9
 80045f4:	080045b9 	.word	0x080045b9
 80045f8:	080045b9 	.word	0x080045b9
 80045fc:	08004743 	.word	0x08004743
 8004600:	08004669 	.word	0x08004669
 8004604:	080046fd 	.word	0x080046fd
 8004608:	080045b9 	.word	0x080045b9
 800460c:	080045b9 	.word	0x080045b9
 8004610:	08004765 	.word	0x08004765
 8004614:	080045b9 	.word	0x080045b9
 8004618:	08004669 	.word	0x08004669
 800461c:	080045b9 	.word	0x080045b9
 8004620:	080045b9 	.word	0x080045b9
 8004624:	08004705 	.word	0x08004705
 8004628:	682b      	ldr	r3, [r5, #0]
 800462a:	1d1a      	adds	r2, r3, #4
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	602a      	str	r2, [r5, #0]
 8004630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004638:	2301      	movs	r3, #1
 800463a:	e0a0      	b.n	800477e <_printf_i+0x1ee>
 800463c:	6820      	ldr	r0, [r4, #0]
 800463e:	682b      	ldr	r3, [r5, #0]
 8004640:	0607      	lsls	r7, r0, #24
 8004642:	f103 0104 	add.w	r1, r3, #4
 8004646:	6029      	str	r1, [r5, #0]
 8004648:	d501      	bpl.n	800464e <_printf_i+0xbe>
 800464a:	681e      	ldr	r6, [r3, #0]
 800464c:	e003      	b.n	8004656 <_printf_i+0xc6>
 800464e:	0646      	lsls	r6, r0, #25
 8004650:	d5fb      	bpl.n	800464a <_printf_i+0xba>
 8004652:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004656:	2e00      	cmp	r6, #0
 8004658:	da03      	bge.n	8004662 <_printf_i+0xd2>
 800465a:	232d      	movs	r3, #45	; 0x2d
 800465c:	4276      	negs	r6, r6
 800465e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004662:	230a      	movs	r3, #10
 8004664:	4859      	ldr	r0, [pc, #356]	; (80047cc <_printf_i+0x23c>)
 8004666:	e012      	b.n	800468e <_printf_i+0xfe>
 8004668:	682b      	ldr	r3, [r5, #0]
 800466a:	6820      	ldr	r0, [r4, #0]
 800466c:	1d19      	adds	r1, r3, #4
 800466e:	6029      	str	r1, [r5, #0]
 8004670:	0605      	lsls	r5, r0, #24
 8004672:	d501      	bpl.n	8004678 <_printf_i+0xe8>
 8004674:	681e      	ldr	r6, [r3, #0]
 8004676:	e002      	b.n	800467e <_printf_i+0xee>
 8004678:	0641      	lsls	r1, r0, #25
 800467a:	d5fb      	bpl.n	8004674 <_printf_i+0xe4>
 800467c:	881e      	ldrh	r6, [r3, #0]
 800467e:	2f6f      	cmp	r7, #111	; 0x6f
 8004680:	bf0c      	ite	eq
 8004682:	2308      	moveq	r3, #8
 8004684:	230a      	movne	r3, #10
 8004686:	4851      	ldr	r0, [pc, #324]	; (80047cc <_printf_i+0x23c>)
 8004688:	2100      	movs	r1, #0
 800468a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800468e:	6865      	ldr	r5, [r4, #4]
 8004690:	2d00      	cmp	r5, #0
 8004692:	bfa8      	it	ge
 8004694:	6821      	ldrge	r1, [r4, #0]
 8004696:	60a5      	str	r5, [r4, #8]
 8004698:	bfa4      	itt	ge
 800469a:	f021 0104 	bicge.w	r1, r1, #4
 800469e:	6021      	strge	r1, [r4, #0]
 80046a0:	b90e      	cbnz	r6, 80046a6 <_printf_i+0x116>
 80046a2:	2d00      	cmp	r5, #0
 80046a4:	d04b      	beq.n	800473e <_printf_i+0x1ae>
 80046a6:	4615      	mov	r5, r2
 80046a8:	fbb6 f1f3 	udiv	r1, r6, r3
 80046ac:	fb03 6711 	mls	r7, r3, r1, r6
 80046b0:	5dc7      	ldrb	r7, [r0, r7]
 80046b2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80046b6:	4637      	mov	r7, r6
 80046b8:	42bb      	cmp	r3, r7
 80046ba:	460e      	mov	r6, r1
 80046bc:	d9f4      	bls.n	80046a8 <_printf_i+0x118>
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d10b      	bne.n	80046da <_printf_i+0x14a>
 80046c2:	6823      	ldr	r3, [r4, #0]
 80046c4:	07de      	lsls	r6, r3, #31
 80046c6:	d508      	bpl.n	80046da <_printf_i+0x14a>
 80046c8:	6923      	ldr	r3, [r4, #16]
 80046ca:	6861      	ldr	r1, [r4, #4]
 80046cc:	4299      	cmp	r1, r3
 80046ce:	bfde      	ittt	le
 80046d0:	2330      	movle	r3, #48	; 0x30
 80046d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046da:	1b52      	subs	r2, r2, r5
 80046dc:	6122      	str	r2, [r4, #16]
 80046de:	464b      	mov	r3, r9
 80046e0:	4621      	mov	r1, r4
 80046e2:	4640      	mov	r0, r8
 80046e4:	f8cd a000 	str.w	sl, [sp]
 80046e8:	aa03      	add	r2, sp, #12
 80046ea:	f7ff fedf 	bl	80044ac <_printf_common>
 80046ee:	3001      	adds	r0, #1
 80046f0:	d14a      	bne.n	8004788 <_printf_i+0x1f8>
 80046f2:	f04f 30ff 	mov.w	r0, #4294967295
 80046f6:	b004      	add	sp, #16
 80046f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046fc:	6823      	ldr	r3, [r4, #0]
 80046fe:	f043 0320 	orr.w	r3, r3, #32
 8004702:	6023      	str	r3, [r4, #0]
 8004704:	2778      	movs	r7, #120	; 0x78
 8004706:	4832      	ldr	r0, [pc, #200]	; (80047d0 <_printf_i+0x240>)
 8004708:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	6829      	ldr	r1, [r5, #0]
 8004710:	061f      	lsls	r7, r3, #24
 8004712:	f851 6b04 	ldr.w	r6, [r1], #4
 8004716:	d402      	bmi.n	800471e <_printf_i+0x18e>
 8004718:	065f      	lsls	r7, r3, #25
 800471a:	bf48      	it	mi
 800471c:	b2b6      	uxthmi	r6, r6
 800471e:	07df      	lsls	r7, r3, #31
 8004720:	bf48      	it	mi
 8004722:	f043 0320 	orrmi.w	r3, r3, #32
 8004726:	6029      	str	r1, [r5, #0]
 8004728:	bf48      	it	mi
 800472a:	6023      	strmi	r3, [r4, #0]
 800472c:	b91e      	cbnz	r6, 8004736 <_printf_i+0x1a6>
 800472e:	6823      	ldr	r3, [r4, #0]
 8004730:	f023 0320 	bic.w	r3, r3, #32
 8004734:	6023      	str	r3, [r4, #0]
 8004736:	2310      	movs	r3, #16
 8004738:	e7a6      	b.n	8004688 <_printf_i+0xf8>
 800473a:	4824      	ldr	r0, [pc, #144]	; (80047cc <_printf_i+0x23c>)
 800473c:	e7e4      	b.n	8004708 <_printf_i+0x178>
 800473e:	4615      	mov	r5, r2
 8004740:	e7bd      	b.n	80046be <_printf_i+0x12e>
 8004742:	682b      	ldr	r3, [r5, #0]
 8004744:	6826      	ldr	r6, [r4, #0]
 8004746:	1d18      	adds	r0, r3, #4
 8004748:	6961      	ldr	r1, [r4, #20]
 800474a:	6028      	str	r0, [r5, #0]
 800474c:	0635      	lsls	r5, r6, #24
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	d501      	bpl.n	8004756 <_printf_i+0x1c6>
 8004752:	6019      	str	r1, [r3, #0]
 8004754:	e002      	b.n	800475c <_printf_i+0x1cc>
 8004756:	0670      	lsls	r0, r6, #25
 8004758:	d5fb      	bpl.n	8004752 <_printf_i+0x1c2>
 800475a:	8019      	strh	r1, [r3, #0]
 800475c:	2300      	movs	r3, #0
 800475e:	4615      	mov	r5, r2
 8004760:	6123      	str	r3, [r4, #16]
 8004762:	e7bc      	b.n	80046de <_printf_i+0x14e>
 8004764:	682b      	ldr	r3, [r5, #0]
 8004766:	2100      	movs	r1, #0
 8004768:	1d1a      	adds	r2, r3, #4
 800476a:	602a      	str	r2, [r5, #0]
 800476c:	681d      	ldr	r5, [r3, #0]
 800476e:	6862      	ldr	r2, [r4, #4]
 8004770:	4628      	mov	r0, r5
 8004772:	f000 f859 	bl	8004828 <memchr>
 8004776:	b108      	cbz	r0, 800477c <_printf_i+0x1ec>
 8004778:	1b40      	subs	r0, r0, r5
 800477a:	6060      	str	r0, [r4, #4]
 800477c:	6863      	ldr	r3, [r4, #4]
 800477e:	6123      	str	r3, [r4, #16]
 8004780:	2300      	movs	r3, #0
 8004782:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004786:	e7aa      	b.n	80046de <_printf_i+0x14e>
 8004788:	462a      	mov	r2, r5
 800478a:	4649      	mov	r1, r9
 800478c:	4640      	mov	r0, r8
 800478e:	6923      	ldr	r3, [r4, #16]
 8004790:	47d0      	blx	sl
 8004792:	3001      	adds	r0, #1
 8004794:	d0ad      	beq.n	80046f2 <_printf_i+0x162>
 8004796:	6823      	ldr	r3, [r4, #0]
 8004798:	079b      	lsls	r3, r3, #30
 800479a:	d413      	bmi.n	80047c4 <_printf_i+0x234>
 800479c:	68e0      	ldr	r0, [r4, #12]
 800479e:	9b03      	ldr	r3, [sp, #12]
 80047a0:	4298      	cmp	r0, r3
 80047a2:	bfb8      	it	lt
 80047a4:	4618      	movlt	r0, r3
 80047a6:	e7a6      	b.n	80046f6 <_printf_i+0x166>
 80047a8:	2301      	movs	r3, #1
 80047aa:	4632      	mov	r2, r6
 80047ac:	4649      	mov	r1, r9
 80047ae:	4640      	mov	r0, r8
 80047b0:	47d0      	blx	sl
 80047b2:	3001      	adds	r0, #1
 80047b4:	d09d      	beq.n	80046f2 <_printf_i+0x162>
 80047b6:	3501      	adds	r5, #1
 80047b8:	68e3      	ldr	r3, [r4, #12]
 80047ba:	9903      	ldr	r1, [sp, #12]
 80047bc:	1a5b      	subs	r3, r3, r1
 80047be:	42ab      	cmp	r3, r5
 80047c0:	dcf2      	bgt.n	80047a8 <_printf_i+0x218>
 80047c2:	e7eb      	b.n	800479c <_printf_i+0x20c>
 80047c4:	2500      	movs	r5, #0
 80047c6:	f104 0619 	add.w	r6, r4, #25
 80047ca:	e7f5      	b.n	80047b8 <_printf_i+0x228>
 80047cc:	08004d3c 	.word	0x08004d3c
 80047d0:	08004d4d 	.word	0x08004d4d

080047d4 <memmove>:
 80047d4:	4288      	cmp	r0, r1
 80047d6:	b510      	push	{r4, lr}
 80047d8:	eb01 0402 	add.w	r4, r1, r2
 80047dc:	d902      	bls.n	80047e4 <memmove+0x10>
 80047de:	4284      	cmp	r4, r0
 80047e0:	4623      	mov	r3, r4
 80047e2:	d807      	bhi.n	80047f4 <memmove+0x20>
 80047e4:	1e43      	subs	r3, r0, #1
 80047e6:	42a1      	cmp	r1, r4
 80047e8:	d008      	beq.n	80047fc <memmove+0x28>
 80047ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047f2:	e7f8      	b.n	80047e6 <memmove+0x12>
 80047f4:	4601      	mov	r1, r0
 80047f6:	4402      	add	r2, r0
 80047f8:	428a      	cmp	r2, r1
 80047fa:	d100      	bne.n	80047fe <memmove+0x2a>
 80047fc:	bd10      	pop	{r4, pc}
 80047fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004802:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004806:	e7f7      	b.n	80047f8 <memmove+0x24>

08004808 <_sbrk_r>:
 8004808:	b538      	push	{r3, r4, r5, lr}
 800480a:	2300      	movs	r3, #0
 800480c:	4d05      	ldr	r5, [pc, #20]	; (8004824 <_sbrk_r+0x1c>)
 800480e:	4604      	mov	r4, r0
 8004810:	4608      	mov	r0, r1
 8004812:	602b      	str	r3, [r5, #0]
 8004814:	f7fb fea8 	bl	8000568 <_sbrk>
 8004818:	1c43      	adds	r3, r0, #1
 800481a:	d102      	bne.n	8004822 <_sbrk_r+0x1a>
 800481c:	682b      	ldr	r3, [r5, #0]
 800481e:	b103      	cbz	r3, 8004822 <_sbrk_r+0x1a>
 8004820:	6023      	str	r3, [r4, #0]
 8004822:	bd38      	pop	{r3, r4, r5, pc}
 8004824:	200003bc 	.word	0x200003bc

08004828 <memchr>:
 8004828:	4603      	mov	r3, r0
 800482a:	b510      	push	{r4, lr}
 800482c:	b2c9      	uxtb	r1, r1
 800482e:	4402      	add	r2, r0
 8004830:	4293      	cmp	r3, r2
 8004832:	4618      	mov	r0, r3
 8004834:	d101      	bne.n	800483a <memchr+0x12>
 8004836:	2000      	movs	r0, #0
 8004838:	e003      	b.n	8004842 <memchr+0x1a>
 800483a:	7804      	ldrb	r4, [r0, #0]
 800483c:	3301      	adds	r3, #1
 800483e:	428c      	cmp	r4, r1
 8004840:	d1f6      	bne.n	8004830 <memchr+0x8>
 8004842:	bd10      	pop	{r4, pc}

08004844 <_realloc_r>:
 8004844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004848:	4680      	mov	r8, r0
 800484a:	4614      	mov	r4, r2
 800484c:	460e      	mov	r6, r1
 800484e:	b921      	cbnz	r1, 800485a <_realloc_r+0x16>
 8004850:	4611      	mov	r1, r2
 8004852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004856:	f7ff bc45 	b.w	80040e4 <_malloc_r>
 800485a:	b92a      	cbnz	r2, 8004868 <_realloc_r+0x24>
 800485c:	f7ff fbda 	bl	8004014 <_free_r>
 8004860:	4625      	mov	r5, r4
 8004862:	4628      	mov	r0, r5
 8004864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004868:	f000 f81b 	bl	80048a2 <_malloc_usable_size_r>
 800486c:	4284      	cmp	r4, r0
 800486e:	4607      	mov	r7, r0
 8004870:	d802      	bhi.n	8004878 <_realloc_r+0x34>
 8004872:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004876:	d812      	bhi.n	800489e <_realloc_r+0x5a>
 8004878:	4621      	mov	r1, r4
 800487a:	4640      	mov	r0, r8
 800487c:	f7ff fc32 	bl	80040e4 <_malloc_r>
 8004880:	4605      	mov	r5, r0
 8004882:	2800      	cmp	r0, #0
 8004884:	d0ed      	beq.n	8004862 <_realloc_r+0x1e>
 8004886:	42bc      	cmp	r4, r7
 8004888:	4622      	mov	r2, r4
 800488a:	4631      	mov	r1, r6
 800488c:	bf28      	it	cs
 800488e:	463a      	movcs	r2, r7
 8004890:	f7ff fbb2 	bl	8003ff8 <memcpy>
 8004894:	4631      	mov	r1, r6
 8004896:	4640      	mov	r0, r8
 8004898:	f7ff fbbc 	bl	8004014 <_free_r>
 800489c:	e7e1      	b.n	8004862 <_realloc_r+0x1e>
 800489e:	4635      	mov	r5, r6
 80048a0:	e7df      	b.n	8004862 <_realloc_r+0x1e>

080048a2 <_malloc_usable_size_r>:
 80048a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048a6:	1f18      	subs	r0, r3, #4
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	bfbc      	itt	lt
 80048ac:	580b      	ldrlt	r3, [r1, r0]
 80048ae:	18c0      	addlt	r0, r0, r3
 80048b0:	4770      	bx	lr
	...

080048b4 <_init>:
 80048b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048b6:	bf00      	nop
 80048b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ba:	bc08      	pop	{r3}
 80048bc:	469e      	mov	lr, r3
 80048be:	4770      	bx	lr

080048c0 <_fini>:
 80048c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c2:	bf00      	nop
 80048c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c6:	bc08      	pop	{r3}
 80048c8:	469e      	mov	lr, r3
 80048ca:	4770      	bx	lr
