<stg><name>kernel_gemm</name>


<trans_list>

<trans id="933" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="5" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="24" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="26" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="27" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="42" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="44" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="59" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="61" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="62" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="75" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="76" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:27 %nk_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nk

]]></Node>
<StgValue><ssdm name="nk_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:28 %nj_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nj

]]></Node>
<StgValue><ssdm name="nj_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:29 %ni_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ni

]]></Node>
<StgValue><ssdm name="ni_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:30 %beta_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:31 %alpha_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:32 %B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:33 %A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:34 %C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:35 %buff_A_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:36 %buff_A_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:37 %buff_A_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:38 %buff_A_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:39 %buff_A_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:40 %buff_A_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:41 %buff_A_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:42 %buff_A_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:43 %buff_A_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_8"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:44 %buff_A_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_9"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:45 %buff_A_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_10"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:46 %buff_A_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_11"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:47 %buff_A_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_12"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:48 %buff_A_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_13"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:49 %buff_A_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_14"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:50 %buff_A_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_15"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:51 %buff_A_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_16"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:52 %buff_A_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_17"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:53 %buff_A_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_18"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:54 %buff_A_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_19"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:55 %buff_A_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_20"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:56 %buff_A_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_21"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:57 %buff_A_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_22"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:58 %buff_A_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_23"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:59 %buff_A_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_24"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:60 %buff_A_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_25"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:61 %buff_A_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_26"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:62 %buff_A_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_27"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:63 %buff_A_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_28"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:64 %buff_A_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_29"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:65 %buff_A_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_30"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:66 %buff_A_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_31"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:67 %buff_A_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_32"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:68 %buff_A_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_33"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:69 %buff_A_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_34"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:70 %buff_A_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_35"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:71 %buff_A_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_36"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:72 %buff_A_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_37"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:73 %buff_A_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_38"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:74 %buff_A_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_39"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:75 %buff_A_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_40"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:76 %buff_A_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_41"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:77 %buff_A_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_42"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:78 %buff_A_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_43"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:79 %buff_A_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_44"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:80 %buff_A_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_45"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:81 %buff_A_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_46"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:82 %buff_A_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_47"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:83 %buff_A_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_48"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:84 %buff_A_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_49"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:85 %buff_A_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_50"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:86 %buff_A_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_51"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:87 %buff_A_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_52"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:88 %buff_A_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_53"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:89 %buff_A_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_54"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:90 %buff_A_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_55"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:91 %buff_A_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_56"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:92 %buff_A_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_57"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:93 %buff_A_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_58"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:94 %buff_A_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_59"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:95 %buff_A_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_60"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:96 %buff_A_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_61"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:97 %buff_A_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_62"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:98 %buff_A_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_63"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:99 %buff_B_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:100 %buff_B_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:101 %buff_B_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:102 %buff_B_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:103 %buff_B_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:104 %buff_B_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:105 %buff_B_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_6"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:106 %buff_B_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_7"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:107 %buff_B_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_8"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:108 %buff_B_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_9"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:109 %buff_B_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_10"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:110 %buff_B_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_11"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:111 %buff_B_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_12"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:112 %buff_B_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_13"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:113 %buff_B_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_14"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:114 %buff_B_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_15"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:115 %buff_B_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_16"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:116 %buff_B_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_17"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:117 %buff_B_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_18"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:118 %buff_B_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_19"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:119 %buff_B_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_20"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:120 %buff_B_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_21"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:121 %buff_B_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_22"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:122 %buff_B_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_23"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:123 %buff_B_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_24"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:124 %buff_B_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_25"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:125 %buff_B_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_26"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:126 %buff_B_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_27"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:127 %buff_B_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_28"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:128 %buff_B_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_29"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:129 %buff_B_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_30"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:130 %buff_B_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_31"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:131 %buff_B_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_32"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:132 %buff_B_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_33"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:133 %buff_B_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_34"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:134 %buff_B_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_35"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:135 %buff_B_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_36"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:136 %buff_B_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_37"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:137 %buff_B_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_38"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:138 %buff_B_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_39"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:139 %buff_B_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_40"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:140 %buff_B_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_41"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:141 %buff_B_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_42"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:142 %buff_B_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_43"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:143 %buff_B_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_44"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:144 %buff_B_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_45"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:145 %buff_B_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_46"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:146 %buff_B_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_47"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:147 %buff_B_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_48"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:148 %buff_B_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_49"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:149 %buff_B_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_50"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:150 %buff_B_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_51"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:151 %buff_B_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_52"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:152 %buff_B_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_53"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:153 %buff_B_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_54"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:154 %buff_B_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_55"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:155 %buff_B_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_56"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:156 %buff_B_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_57"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:157 %buff_B_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_58"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:158 %buff_B_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_59"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:159 %buff_B_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_60"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:160 %buff_B_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_61"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:161 %buff_B_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_62"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:162 %buff_B_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_63"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:163 %buff_C = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_C"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph14:165 %sext_ln71_5 = sext i32 %nj_read

]]></Node>
<StgValue><ssdm name="sext_ln71_5"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph14:168 %sext_ln71_6 = sext i32 %ni_read

]]></Node>
<StgValue><ssdm name="sext_ln71_6"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:172 %empty = icmp_sgt  i32 %ni_read, i32 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph14:173 %add_ln71_1 = add i33 %sext_ln71_6, i33 63

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="27" op_0_bw="27" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph14:174 %tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln71_1, i32 6, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="58" op_0_bw="27">
<![CDATA[
.lr.ph14:175 %sext_ln71_8 = sext i27 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln71_8"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
.lr.ph14:176 %select_ln71 = select i1 %empty, i58 %sext_ln71_8, i58 0

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:177 %empty_29 = icmp_sgt  i32 %nj_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph14:178 %add_ln71_2 = add i33 %sext_ln71_5, i33 63

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph14:179 %tmp = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln71_2, i32 6, i32 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="58" op_0_bw="27">
<![CDATA[
.lr.ph14:180 %sext_ln71_9 = sext i27 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln71_9"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="58" op_0_bw="1" op_1_bw="58" op_2_bw="58">
<![CDATA[
.lr.ph14:181 %select_ln71_1 = select i1 %empty_29, i58 %sext_ln71_9, i58 0

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="116" op_0_bw="58">
<![CDATA[
.lr.ph14:182 %select_ln71_cast = zext i58 %select_ln71

]]></Node>
<StgValue><ssdm name="select_ln71_cast"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="116" op_0_bw="58">
<![CDATA[
.lr.ph14:183 %select_ln71_1_cast = zext i58 %select_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln71_1_cast"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="116" op_0_bw="116" op_1_bw="116">
<![CDATA[
.lr.ph14:184 %bound130 = mul i116 %select_ln71_cast, i116 %select_ln71_1_cast

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph14:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 4194304, void @empty_16, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 4194304, void @empty_4, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_20, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ni

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nj

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph14:164 %sext_ln71 = sext i32 %nj_read

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="62" op_0_bw="32">
<![CDATA[
.lr.ph14:166 %sext_ln71_3 = sext i32 %nj_read

]]></Node>
<StgValue><ssdm name="sext_ln71_3"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph14:167 %sext_ln71_1 = sext i32 %ni_read

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph14:169 %sext_ln71_2 = sext i32 %nk_read

]]></Node>
<StgValue><ssdm name="sext_ln71_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph14:170 %sext_ln71_7 = sext i32 %nk_read

]]></Node>
<StgValue><ssdm name="sext_ln71_7"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="62" op_0_bw="32">
<![CDATA[
.lr.ph14:171 %sext_ln71_4 = sext i32 %nk_read

]]></Node>
<StgValue><ssdm name="sext_ln71_4"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="116" op_0_bw="116" op_1_bw="116">
<![CDATA[
.lr.ph14:184 %bound130 = mul i116 %select_ln71_cast, i116 %select_ln71_1_cast

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14:185 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="116" op_0_bw="116" op_1_bw="0" op_2_bw="116" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten142 = phi i116 0, void %.lr.ph14, i116 %add_ln71_3, void %_ZL17store_output_tilePfPA64_fiiii.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten142"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %i_3 = phi i64 0, void %.lr.ph14, i64 %select_ln42_1, void %_ZL17store_output_tilePfPA64_fiiii.exit

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %j = phi i64 0, void %.lr.ph14, i64 %add_ln73, void %_ZL17store_output_tilePfPA64_fiiii.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="116" op_0_bw="116" op_1_bw="116">
<![CDATA[
:3 %add_ln71_3 = add i116 %indvar_flatten142, i116 1

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="116" op_1_bw="116">
<![CDATA[
:4 %icmp_ln71 = icmp_eq  i116 %indvar_flatten142, i116 %bound130

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln71 = br i1 %icmp_ln71, void %._crit_edge10.loopexit, void %._crit_edge15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10.loopexit:0 %add_ln71 = add i64 %i_3, i64 64

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge10.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_LOOP_I_TILE_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge10.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10.loopexit:3 %icmp_ln73 = icmp_slt  i64 %j, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10.loopexit:4 %select_ln42 = select i1 %icmp_ln73, i64 %j, i64 0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10.loopexit:5 %select_ln42_1 = select i1 %icmp_ln73, i64 %i_3, i64 %add_ln71

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="62" op_0_bw="64">
<![CDATA[
._crit_edge10.loopexit:6 %trunc_ln42 = trunc i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge10.loopexit:7 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="62" op_0_bw="64">
<![CDATA[
._crit_edge10.loopexit:8 %trunc_ln80 = trunc i64 %select_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.loopexit:9 %br_ln76 = br void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0">
<![CDATA[
._crit_edge15.loopexit:0 %ret_ln95 = ret

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i13 0, void %._crit_edge10.loopexit, i13 %add_ln76_2, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %ii = phi i7 0, void %._crit_edge10.loopexit, i7 %select_ln76_1, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %jj = phi i7 0, void %._crit_edge10.loopexit, i7 %add_ln77, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln76_2 = add i13 %indvar_flatten, i13 1

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln76 = zext i7 %ii

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %empty_30 = add i64 %zext_ln76, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %cmp5 = icmp_slt  i64 %empty_30, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp5"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %icmp_ln76 = icmp_eq  i13 %indvar_flatten, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln76 = br i1 %icmp_ln76, void %.split2, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:0 %add_ln76 = add i7 %ii, i7 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:3 %icmp_ln77 = icmp_eq  i7 %jj, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:4 %select_ln76 = select i1 %icmp_ln77, i7 0, i7 %jj

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:6 %select_ln76_1 = select i1 %icmp_ln77, i7 %add_ln76, i7 %ii

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="7">
<![CDATA[
.split2:7 %trunc_ln81 = trunc i7 %select_ln76_1

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="62" op_0_bw="7">
<![CDATA[
.split2:12 %zext_ln76_2 = zext i7 %select_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:13 %add_ln76_1 = add i62 %zext_ln76_2, i62 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split._crit_edge:2 %add_ln77 = add i7 %select_ln76, i7 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="7">
<![CDATA[
.split2:5 %zext_ln76_1 = zext i7 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %p_mid16 = add i64 %zext_ln76_1, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="p_mid16"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %cmp5_mid1 = icmp_slt  i64 %p_mid16, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp5_mid1"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="7">
<![CDATA[
.split2:15 %zext_ln77 = zext i7 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:23 %add_ln80 = add i64 %zext_ln77, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:25 %icmp_ln81 = icmp_slt  i64 %add_ln80, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="305" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split2:11 %select_ln76_2 = select i1 %icmp_ln77, i1 %cmp5_mid1, i1 %cmp5

]]></Node>
<StgValue><ssdm name="select_ln76_2"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:26 %and_ln81 = and i1 %select_ln76_2, i1 %icmp_ln81

]]></Node>
<StgValue><ssdm name="and_ln81"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:27 %br_ln81 = br i1 %and_ln81, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="309" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="310" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_LOOP_II_INIT_LOOP_JJ_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:8 %tmp_2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln81, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="7">
<![CDATA[
.split2:16 %zext_ln81 = zext i7 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:17 %add_ln81_3 = add i12 %tmp_2_cast, i12 %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_3"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="12">
<![CDATA[
.split2:18 %zext_ln81_1 = zext i12 %add_ln81_3

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:19 %buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="buff_C_addr"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:20 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:21 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="62" op_0_bw="7">
<![CDATA[
.split2:22 %zext_ln80 = zext i7 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:24 %add_ln81 = add i62 %zext_ln80, i62 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="323" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:0 %add_ln81_2 = add i62 %add_ln81, i62 %mul_ln76

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:1 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln81_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln81_1 = add i64 %shl_ln, i64 %C_read

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="62">
<![CDATA[
:4 %sext_ln81 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln81

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="329" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="330" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="331" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="332" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="333" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="334" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="335" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="336" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln81 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln81"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="339" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="340" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="341" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln81 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split._crit_edge:0 %cond = phi i32 %mul8, void, i32 0, void %.split2

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split._crit_edge:1 %store_ln81 = store i32 %cond, i12 %buff_C_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.preheader:0 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nk_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph.preheader:1 %add_ln85_1 = add i33 %sext_ln71_7, i33 63

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.lr.ph.preheader:2 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln85_1, i32 32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph.preheader:3 %sub_ln85 = sub i33 8589934529, i33 %sext_ln71_7

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="27" op_0_bw="27" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.preheader:4 %p_lshr = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %sub_ln85, i32 6, i32 32

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.lr.ph.preheader:5 %sub_ln85_1 = sub i27 0, i27 %p_lshr

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="27" op_0_bw="27" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.preheader:6 %tmp_5 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln85_1, i32 6, i32 32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.lr.ph.preheader:7 %select_ln85 = select i1 %tmp_4, i27 %sub_ln85_1, i27 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.lr.ph.preheader:8 %select_ln85_1 = select i1 %tmp_3, i27 0, i27 %select_ln85

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="33" op_1_bw="27" op_2_bw="6">
<![CDATA[
.lr.ph.preheader:9 %tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i27.i6, i27 %select_ln85_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="33">
<![CDATA[
.lr.ph.preheader:10 %sext_ln85 = sext i33 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:11 %br_ln85 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:0 %k = phi i64 %add_ln85, void %_ZL15load_input_tilePfPA64_fiiii.exit35, i64 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:1 %icmp_ln85 = icmp_eq  i64 %k, i64 %sext_ln85

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:2 %br_ln85 = br i1 %icmp_ln85, void %.split12, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split12:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="62" op_0_bw="64">
<![CDATA[
.split12:2 %trunc_ln16 = trunc i64 %k

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
.split12:3 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.preheader:0 %br_ln44 = br void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten88 = phi i13 0, void %.split12, i13 %add_ln12_4, void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="indvar_flatten88"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %i = phi i7 0, void %.split12, i7 %select_ln12_3, void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %j_1 = phi i7 0, void %.split12, i7 %add_ln13, void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln12_4 = add i13 %indvar_flatten88, i13 1

]]></Node>
<StgValue><ssdm name="add_ln12_4"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln12 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %empty_31 = add i64 %zext_ln12, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %cmp3_i = icmp_slt  i64 %empty_31, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %icmp_ln12 = icmp_eq  i13 %indvar_flatten88, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln12 = br i1 %icmp_ln12, void %.split6, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6:0 %add_ln12 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6:3 %icmp_ln13 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split6:4 %select_ln12 = select i1 %icmp_ln13, i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="7">
<![CDATA[
.split6:6 %trunc_ln12 = trunc i7 %add_ln12

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="7">
<![CDATA[
.split6:7 %trunc_ln12_1 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split6:8 %select_ln12_1 = select i1 %icmp_ln13, i6 %trunc_ln12, i6 %trunc_ln12_1

]]></Node>
<StgValue><ssdm name="select_ln12_1"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split6:13 %select_ln12_3 = select i1 %icmp_ln13, i7 %add_ln12, i7 %i

]]></Node>
<StgValue><ssdm name="select_ln12_3"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="62" op_0_bw="7">
<![CDATA[
.split6:14 %zext_ln12_3 = zext i7 %select_ln12_3

]]></Node>
<StgValue><ssdm name="zext_ln12_3"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:15 %add_ln12_2 = add i62 %zext_ln12_3, i62 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4._crit_edge73:0 %add_ln13 = add i7 %select_ln12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
.split4._crit_edge73:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="7">
<![CDATA[
.split6:5 %zext_ln12_2 = zext i7 %add_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:10 %p_mid184 = add i64 %zext_ln12_2, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="p_mid184"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:11 %cmp3_i_mid1 = icmp_slt  i64 %p_mid184, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i_mid1"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="7">
<![CDATA[
.split6:17 %zext_ln13 = zext i7 %select_ln12

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:21 %add_ln16 = add i64 %zext_ln13, i64 %k

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:23 %icmp_ln17 = icmp_slt  i64 %add_ln16, i64 %sext_ln71_2

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="393" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split6:12 %select_ln12_2 = select i1 %icmp_ln13, i1 %cmp3_i_mid1, i1 %cmp3_i

]]></Node>
<StgValue><ssdm name="select_ln12_2"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split6:24 %and_ln17 = and i1 %select_ln12_2, i1 %icmp_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6:25 %br_ln17 = br i1 %and_ln17, void %.split4._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="397" st_id="30" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="398" st_id="31" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="399" st_id="32" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="62" op_0_bw="7">
<![CDATA[
.split6:20 %zext_ln16 = zext i7 %select_ln12

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:22 %add_ln17 = add i62 %zext_ln16, i62 %trunc_ln16

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="7">
<![CDATA[
.split4._crit_edge:1 %trunc_ln17 = trunc i7 %select_ln12

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
.split4._crit_edge:2 %switch_ln17 = switch i6 %trunc_ln17, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="404" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:0 %add_ln17_2 = add i62 %add_ln17, i62 %mul_ln12

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:1 %shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln17_1 = add i64 %shl_ln1, i64 %A_read

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="62">
<![CDATA[
:4 %sext_ln17 = sext i62 %trunc_ln17_1

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5 %gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln17

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="410" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="411" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="412" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="413" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="414" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="415" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="416" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="417" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read"/></StgValue>
</operation>

<operation id="418" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln17 = bitcast i32 %gmem0_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="6">
<![CDATA[
.split6:9 %select_ln12_1_cast = zext i6 %select_ln12_1

]]></Node>
<StgValue><ssdm name="select_ln12_1_cast"/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:18 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="423" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:19 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="424" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln17 = br void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="425" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split4._crit_edge:0 %cond_i = phi i32 %bitcast_ln17, void, i32 0, void %.split6

]]></Node>
<StgValue><ssdm name="cond_i"/></StgValue>
</operation>

<operation id="426" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch62:0 %buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_62_addr"/></StgValue>
</operation>

<operation id="427" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch62:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_62_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="428" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch62:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="429" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch61:0 %buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_61_addr"/></StgValue>
</operation>

<operation id="430" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch61:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_61_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="431" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch61:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="432" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch60:0 %buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_60_addr"/></StgValue>
</operation>

<operation id="433" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch60:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_60_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="434" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch60:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="435" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch59:0 %buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_59_addr"/></StgValue>
</operation>

<operation id="436" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch59:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_59_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="437" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch59:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="438" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch58:0 %buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_58_addr"/></StgValue>
</operation>

<operation id="439" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch58:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_58_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="440" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch58:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="441" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch57:0 %buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_57_addr"/></StgValue>
</operation>

<operation id="442" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch57:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_57_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="443" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch57:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="444" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:0 %buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_56_addr"/></StgValue>
</operation>

<operation id="445" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch56:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_56_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="446" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch56:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="447" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch55:0 %buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_55_addr"/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch55:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_55_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="449" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch55:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="450" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch54:0 %buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_54_addr"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch54:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_54_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="452" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch54:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch53:0 %buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_53_addr"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch53:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_53_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="455" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch53:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="456" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch52:0 %buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_52_addr"/></StgValue>
</operation>

<operation id="457" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch52:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_52_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="458" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch52:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="459" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:0 %buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_51_addr"/></StgValue>
</operation>

<operation id="460" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch51:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_51_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch51:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="462" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:0 %buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_50_addr"/></StgValue>
</operation>

<operation id="463" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_50_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="464" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch50:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="465" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:0 %buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_49_addr"/></StgValue>
</operation>

<operation id="466" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch49:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_49_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="467" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch49:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="468" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch48:0 %buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_48_addr"/></StgValue>
</operation>

<operation id="469" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch48:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_48_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="470" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch48:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="471" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch47:0 %buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_47_addr"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch47:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_47_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch47:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch46:0 %buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_46_addr"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch46:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_46_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch46:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch45:0 %buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_45_addr"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch45:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_45_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch45:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch44:0 %buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_44_addr"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch44:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_44_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch44:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch43:0 %buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_43_addr"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch43:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_43_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch43:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:0 %buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_42_addr"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch42:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_42_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch42:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch41:0 %buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_41_addr"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch41:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_41_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="491" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch41:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch40:0 %buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_40_addr"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch40:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_40_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch40:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="495" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch39:0 %buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_39_addr"/></StgValue>
</operation>

<operation id="496" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch39:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_39_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="497" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch39:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="498" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch38:0 %buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_38_addr"/></StgValue>
</operation>

<operation id="499" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch38:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_38_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="500" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch38:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="501" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch37:0 %buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_37_addr"/></StgValue>
</operation>

<operation id="502" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch37:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_37_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="503" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch37:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="504" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch36:0 %buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_36_addr"/></StgValue>
</operation>

<operation id="505" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch36:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_36_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="506" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch36:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="507" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0 %buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_35_addr"/></StgValue>
</operation>

<operation id="508" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch35:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_35_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="509" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch35:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="510" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch34:0 %buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_34_addr"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch34:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_34_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="512" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch34:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="513" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch33:0 %buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_33_addr"/></StgValue>
</operation>

<operation id="514" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch33:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_33_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="515" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch33:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="516" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch32:0 %buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_32_addr"/></StgValue>
</operation>

<operation id="517" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch32:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_32_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="518" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch32:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="519" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch31:0 %buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_31_addr"/></StgValue>
</operation>

<operation id="520" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch31:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_31_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="521" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch31:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="522" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch30:0 %buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_30_addr"/></StgValue>
</operation>

<operation id="523" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_30_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="524" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch30:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="525" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch29:0 %buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_29_addr"/></StgValue>
</operation>

<operation id="526" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch29:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_29_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="527" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch29:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="528" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch28:0 %buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_28_addr"/></StgValue>
</operation>

<operation id="529" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch28:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_28_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="530" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch28:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch27:0 %buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_27_addr"/></StgValue>
</operation>

<operation id="532" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch27:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_27_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="533" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch27:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="534" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:0 %buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_26_addr"/></StgValue>
</operation>

<operation id="535" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch26:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_26_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="536" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch26:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="537" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:0 %buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_25_addr"/></StgValue>
</operation>

<operation id="538" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch25:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_25_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="539" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch25:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="540" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:0 %buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_24_addr"/></StgValue>
</operation>

<operation id="541" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch24:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_24_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="542" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch24:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="543" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch23:0 %buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_23_addr"/></StgValue>
</operation>

<operation id="544" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch23:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_23_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="545" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch23:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="546" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch22:0 %buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_22_addr"/></StgValue>
</operation>

<operation id="547" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_22_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="548" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch22:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="549" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0 %buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_21_addr"/></StgValue>
</operation>

<operation id="550" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch21:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_21_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="551" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch21:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="552" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch20:0 %buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_20_addr"/></StgValue>
</operation>

<operation id="553" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch20:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_20_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="554" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch20:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="555" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch19:0 %buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_19_addr"/></StgValue>
</operation>

<operation id="556" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch19:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_19_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="557" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch19:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="558" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch18:0 %buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_18_addr"/></StgValue>
</operation>

<operation id="559" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch18:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_18_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="560" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch18:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="561" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch17:0 %buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_17_addr"/></StgValue>
</operation>

<operation id="562" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch17:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_17_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="563" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch17:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="564" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16:0 %buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_16_addr"/></StgValue>
</operation>

<operation id="565" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_16_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="566" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch16:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="567" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0 %buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_15_addr"/></StgValue>
</operation>

<operation id="568" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_15_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="569" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch15:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="570" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0 %buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_14_addr"/></StgValue>
</operation>

<operation id="571" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_14_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="572" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch14:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="573" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0 %buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_13_addr"/></StgValue>
</operation>

<operation id="574" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_13_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="575" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch13:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="576" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0 %buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_12_addr"/></StgValue>
</operation>

<operation id="577" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_12_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="578" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch12:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="579" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0 %buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_11_addr"/></StgValue>
</operation>

<operation id="580" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_11_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="581" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch11:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="582" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0 %buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_10_addr"/></StgValue>
</operation>

<operation id="583" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_10_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="584" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch10:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="585" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0 %buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_9_addr"/></StgValue>
</operation>

<operation id="586" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_9_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="587" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
branch9:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="588" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0 %buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_8_addr"/></StgValue>
</operation>

<operation id="589" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_8_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="590" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="591" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0 %buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_7_addr"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_7_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="593" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0 %buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_6_addr"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_6_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="596" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch6:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="597" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0 %buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_5_addr"/></StgValue>
</operation>

<operation id="598" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_5_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="599" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch5:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0 %buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_4_addr"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_4_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch4:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0 %buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_3_addr"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0 %buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_2_addr"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="612" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0 %buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_0_addr"/></StgValue>
</operation>

<operation id="613" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_0_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="614" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch0:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="615" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch63:0 %buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_63_addr"/></StgValue>
</operation>

<operation id="616" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch63:1 %store_ln17 = store i32 %cond_i, i6 %buff_A_63_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="617" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch63:2 %br_ln17 = br void %.split4._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="618" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader:0 %br_ln12 = br void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="619" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:0 %indvar_flatten105 = phi i13 %add_ln12_5, void %.split8._crit_edge138, i13 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten105"/></StgValue>
</operation>

<operation id="620" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:1 %i_2 = phi i7 %select_ln12_6, void %.split8._crit_edge138, i7 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="621" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:2 %j_3 = phi i7 %add_ln13_1, void %.split8._crit_edge138, i7 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="622" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:3 %add_ln12_5 = add i13 %indvar_flatten105, i13 1

]]></Node>
<StgValue><ssdm name="add_ln12_5"/></StgValue>
</operation>

<operation id="623" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:4 %zext_ln12_1 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="624" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:5 %empty_32 = add i64 %zext_ln12_1, i64 %k

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="625" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:6 %cmp3_i18 = icmp_slt  i64 %empty_32, i64 %sext_ln71_2

]]></Node>
<StgValue><ssdm name="cmp3_i18"/></StgValue>
</operation>

<operation id="626" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:7 %icmp_ln12_1 = icmp_eq  i13 %indvar_flatten105, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="627" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit.preheader:8 %br_ln12 = br i1 %icmp_ln12_1, void %_ZL15load_input_tilePfPA64_fiiii.exit, void %_ZL15load_input_tilePfPA64_fiiii.exit35

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="628" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:0 %add_ln12_1 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="629" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:3 %icmp_ln13_1 = icmp_eq  i7 %j_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="630" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:4 %select_ln12_4 = select i1 %icmp_ln13_1, i7 0, i7 %j_3

]]></Node>
<StgValue><ssdm name="select_ln12_4"/></StgValue>
</operation>

<operation id="631" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:9 %select_ln12_6 = select i1 %icmp_ln13_1, i7 %add_ln12_1, i7 %i_2

]]></Node>
<StgValue><ssdm name="select_ln12_6"/></StgValue>
</operation>

<operation id="632" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="62" op_0_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:10 %zext_ln12_5 = zext i7 %select_ln12_6

]]></Node>
<StgValue><ssdm name="zext_ln12_5"/></StgValue>
</operation>

<operation id="633" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:11 %add_ln12_3 = add i62 %zext_ln12_5, i62 %trunc_ln16

]]></Node>
<StgValue><ssdm name="add_ln12_3"/></StgValue>
</operation>

<operation id="634" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:13 %trunc_ln12_2 = trunc i7 %select_ln12_6

]]></Node>
<StgValue><ssdm name="trunc_ln12_2"/></StgValue>
</operation>

<operation id="635" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
.split8._crit_edge:65 %switch_ln17 = switch i6 %trunc_ln12_2, void %branch127, i6 0, void %branch64, i6 1, void %branch65, i6 2, void %branch66, i6 3, void %branch67, i6 4, void %branch68, i6 5, void %branch69, i6 6, void %branch70, i6 7, void %branch71, i6 8, void %branch72, i6 9, void %branch73, i6 10, void %branch74, i6 11, void %branch75, i6 12, void %branch76, i6 13, void %branch77, i6 14, void %branch78, i6 15, void %branch79, i6 16, void %branch80, i6 17, void %branch81, i6 18, void %branch82, i6 19, void %branch83, i6 20, void %branch84, i6 21, void %branch85, i6 22, void %branch86, i6 23, void %branch87, i6 24, void %branch88, i6 25, void %branch89, i6 26, void %branch90, i6 27, void %branch91, i6 28, void %branch92, i6 29, void %branch93, i6 30, void %branch94, i6 31, void %branch95, i6 32, void %branch96, i6 33, void %branch97, i6 34, void %branch98, i6 35, void %branch99, i6 36, void %branch100, i6 37, void %branch101, i6 38, void %branch102, i6 39, void %branch103, i6 40, void %branch104, i6 41, void %branch105, i6 42, void %branch106, i6 43, void %branch107, i6 44, void %branch108, i6 45, void %branch109, i6 46, void %branch110, i6 47, void %branch111, i6 48, void %branch112, i6 49, void %branch113, i6 50, void %branch114, i6 51, void %branch115, i6 52, void %branch116, i6 53, void %branch117, i6 54, void %branch118, i6 55, void %branch119, i6 56, void %branch120, i6 57, void %branch121, i6 58, void %branch122, i6 59, void %branch123, i6 60, void %branch124, i6 61, void %branch125, i6 62, void %branch126

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="636" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8._crit_edge138:0 %add_ln13_1 = add i7 %select_ln12_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="637" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
.split8._crit_edge138:1 %br_ln0 = br void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="638" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:5 %zext_ln12_4 = zext i7 %add_ln12_1

]]></Node>
<StgValue><ssdm name="zext_ln12_4"/></StgValue>
</operation>

<operation id="639" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:6 %p_mid1101 = add i64 %zext_ln12_4, i64 %k

]]></Node>
<StgValue><ssdm name="p_mid1101"/></StgValue>
</operation>

<operation id="640" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:7 %cmp3_i18_mid1 = icmp_slt  i64 %p_mid1101, i64 %sext_ln71_2

]]></Node>
<StgValue><ssdm name="cmp3_i18_mid1"/></StgValue>
</operation>

<operation id="641" st_id="45" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="642" st_id="46" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="643" st_id="47" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="644" st_id="48" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="645" st_id="49" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>

<operation id="646" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:14 %zext_ln13_1 = zext i7 %select_ln12_4

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="647" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="62" op_0_bw="7">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:17 %zext_ln16_1 = zext i7 %select_ln12_4

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="648" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:18 %add_ln16_1 = add i64 %zext_ln13_1, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="649" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:19 %add_ln17_4 = add i62 %zext_ln16_1, i62 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln17_4"/></StgValue>
</operation>

<operation id="650" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:20 %icmp_ln17_1 = icmp_slt  i64 %add_ln16_1, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="651" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="652" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="653" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:8 %select_ln12_5 = select i1 %icmp_ln13_1, i1 %cmp3_i18_mid1, i1 %cmp3_i18

]]></Node>
<StgValue><ssdm name="select_ln12_5"/></StgValue>
</operation>

<operation id="654" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:15 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="655" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:16 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="656" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:21 %and_ln17_1 = and i1 %select_ln12_5, i1 %icmp_ln17_1

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="657" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit:22 %br_ln17 = br i1 %and_ln17_1, void %.split8._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="658" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:0 %add_ln17_5 = add i62 %add_ln17_4, i62 %mul_ln12_1

]]></Node>
<StgValue><ssdm name="add_ln17_5"/></StgValue>
</operation>

<operation id="659" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:1 %shl_ln17_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="660" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln17_3 = add i64 %shl_ln17_1, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>

<operation id="661" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln17_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln17_4"/></StgValue>
</operation>

<operation id="662" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="62">
<![CDATA[
:4 %sext_ln17_1 = sext i62 %trunc_ln17_4

]]></Node>
<StgValue><ssdm name="sext_ln17_1"/></StgValue>
</operation>

<operation id="663" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln17_1

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="664" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="665" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="666" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="667" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="668" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="669" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="670" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="671" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="672" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln17_1 = bitcast i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln17_1"/></StgValue>
</operation>

<operation id="673" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln17 = br void %.split8._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="674" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8._crit_edge:0 %cond_i28 = phi i32 %bitcast_ln17_1, void, i32 0, void %_ZL15load_input_tilePfPA64_fiiii.exit

]]></Node>
<StgValue><ssdm name="cond_i28"/></StgValue>
</operation>

<operation id="675" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:1 %buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_0_addr"/></StgValue>
</operation>

<operation id="676" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:2 %buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_1_addr"/></StgValue>
</operation>

<operation id="677" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:3 %buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_2_addr"/></StgValue>
</operation>

<operation id="678" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:4 %buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_3_addr"/></StgValue>
</operation>

<operation id="679" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:5 %buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_4_addr"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:6 %buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_5_addr"/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:7 %buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_6_addr"/></StgValue>
</operation>

<operation id="682" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:8 %buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_7_addr"/></StgValue>
</operation>

<operation id="683" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:9 %buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_8_addr"/></StgValue>
</operation>

<operation id="684" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:10 %buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_9_addr"/></StgValue>
</operation>

<operation id="685" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:11 %buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_10_addr"/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:12 %buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_11_addr"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:13 %buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_12_addr"/></StgValue>
</operation>

<operation id="688" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:14 %buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_13_addr"/></StgValue>
</operation>

<operation id="689" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:15 %buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_14_addr"/></StgValue>
</operation>

<operation id="690" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:16 %buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_15_addr"/></StgValue>
</operation>

<operation id="691" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:17 %buff_B_16_addr = getelementptr i32 %buff_B_16, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_16_addr"/></StgValue>
</operation>

<operation id="692" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:18 %buff_B_17_addr = getelementptr i32 %buff_B_17, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_17_addr"/></StgValue>
</operation>

<operation id="693" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:19 %buff_B_18_addr = getelementptr i32 %buff_B_18, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_18_addr"/></StgValue>
</operation>

<operation id="694" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:20 %buff_B_19_addr = getelementptr i32 %buff_B_19, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_19_addr"/></StgValue>
</operation>

<operation id="695" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:21 %buff_B_20_addr = getelementptr i32 %buff_B_20, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_20_addr"/></StgValue>
</operation>

<operation id="696" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:22 %buff_B_21_addr = getelementptr i32 %buff_B_21, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_21_addr"/></StgValue>
</operation>

<operation id="697" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:23 %buff_B_22_addr = getelementptr i32 %buff_B_22, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_22_addr"/></StgValue>
</operation>

<operation id="698" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:24 %buff_B_23_addr = getelementptr i32 %buff_B_23, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_23_addr"/></StgValue>
</operation>

<operation id="699" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:25 %buff_B_24_addr = getelementptr i32 %buff_B_24, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_24_addr"/></StgValue>
</operation>

<operation id="700" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:26 %buff_B_25_addr = getelementptr i32 %buff_B_25, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_25_addr"/></StgValue>
</operation>

<operation id="701" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:27 %buff_B_26_addr = getelementptr i32 %buff_B_26, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_26_addr"/></StgValue>
</operation>

<operation id="702" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:28 %buff_B_27_addr = getelementptr i32 %buff_B_27, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_27_addr"/></StgValue>
</operation>

<operation id="703" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:29 %buff_B_28_addr = getelementptr i32 %buff_B_28, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_28_addr"/></StgValue>
</operation>

<operation id="704" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:30 %buff_B_29_addr = getelementptr i32 %buff_B_29, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_29_addr"/></StgValue>
</operation>

<operation id="705" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:31 %buff_B_30_addr = getelementptr i32 %buff_B_30, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_30_addr"/></StgValue>
</operation>

<operation id="706" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:32 %buff_B_31_addr = getelementptr i32 %buff_B_31, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_31_addr"/></StgValue>
</operation>

<operation id="707" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:33 %buff_B_32_addr = getelementptr i32 %buff_B_32, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_32_addr"/></StgValue>
</operation>

<operation id="708" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:34 %buff_B_33_addr = getelementptr i32 %buff_B_33, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_33_addr"/></StgValue>
</operation>

<operation id="709" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:35 %buff_B_34_addr = getelementptr i32 %buff_B_34, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_34_addr"/></StgValue>
</operation>

<operation id="710" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:36 %buff_B_35_addr = getelementptr i32 %buff_B_35, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_35_addr"/></StgValue>
</operation>

<operation id="711" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:37 %buff_B_36_addr = getelementptr i32 %buff_B_36, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_36_addr"/></StgValue>
</operation>

<operation id="712" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:38 %buff_B_37_addr = getelementptr i32 %buff_B_37, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_37_addr"/></StgValue>
</operation>

<operation id="713" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:39 %buff_B_38_addr = getelementptr i32 %buff_B_38, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_38_addr"/></StgValue>
</operation>

<operation id="714" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:40 %buff_B_39_addr = getelementptr i32 %buff_B_39, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_39_addr"/></StgValue>
</operation>

<operation id="715" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:41 %buff_B_40_addr = getelementptr i32 %buff_B_40, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_40_addr"/></StgValue>
</operation>

<operation id="716" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:42 %buff_B_41_addr = getelementptr i32 %buff_B_41, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_41_addr"/></StgValue>
</operation>

<operation id="717" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:43 %buff_B_42_addr = getelementptr i32 %buff_B_42, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_42_addr"/></StgValue>
</operation>

<operation id="718" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:44 %buff_B_43_addr = getelementptr i32 %buff_B_43, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_43_addr"/></StgValue>
</operation>

<operation id="719" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:45 %buff_B_44_addr = getelementptr i32 %buff_B_44, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_44_addr"/></StgValue>
</operation>

<operation id="720" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:46 %buff_B_45_addr = getelementptr i32 %buff_B_45, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_45_addr"/></StgValue>
</operation>

<operation id="721" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:47 %buff_B_46_addr = getelementptr i32 %buff_B_46, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_46_addr"/></StgValue>
</operation>

<operation id="722" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:48 %buff_B_47_addr = getelementptr i32 %buff_B_47, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_47_addr"/></StgValue>
</operation>

<operation id="723" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:49 %buff_B_48_addr = getelementptr i32 %buff_B_48, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_48_addr"/></StgValue>
</operation>

<operation id="724" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:50 %buff_B_49_addr = getelementptr i32 %buff_B_49, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_49_addr"/></StgValue>
</operation>

<operation id="725" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:51 %buff_B_50_addr = getelementptr i32 %buff_B_50, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_50_addr"/></StgValue>
</operation>

<operation id="726" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:52 %buff_B_51_addr = getelementptr i32 %buff_B_51, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_51_addr"/></StgValue>
</operation>

<operation id="727" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:53 %buff_B_52_addr = getelementptr i32 %buff_B_52, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_52_addr"/></StgValue>
</operation>

<operation id="728" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:54 %buff_B_53_addr = getelementptr i32 %buff_B_53, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_53_addr"/></StgValue>
</operation>

<operation id="729" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:55 %buff_B_54_addr = getelementptr i32 %buff_B_54, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_54_addr"/></StgValue>
</operation>

<operation id="730" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:56 %buff_B_55_addr = getelementptr i32 %buff_B_55, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_55_addr"/></StgValue>
</operation>

<operation id="731" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:57 %buff_B_56_addr = getelementptr i32 %buff_B_56, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_56_addr"/></StgValue>
</operation>

<operation id="732" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:58 %buff_B_57_addr = getelementptr i32 %buff_B_57, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_57_addr"/></StgValue>
</operation>

<operation id="733" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:59 %buff_B_58_addr = getelementptr i32 %buff_B_58, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_58_addr"/></StgValue>
</operation>

<operation id="734" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:60 %buff_B_59_addr = getelementptr i32 %buff_B_59, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_59_addr"/></StgValue>
</operation>

<operation id="735" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:61 %buff_B_60_addr = getelementptr i32 %buff_B_60, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_60_addr"/></StgValue>
</operation>

<operation id="736" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:62 %buff_B_61_addr = getelementptr i32 %buff_B_61, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_61_addr"/></StgValue>
</operation>

<operation id="737" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:63 %buff_B_62_addr = getelementptr i32 %buff_B_62, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_62_addr"/></StgValue>
</operation>

<operation id="738" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:64 %buff_B_63_addr = getelementptr i32 %buff_B_63, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_63_addr"/></StgValue>
</operation>

<operation id="739" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch126:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_62_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="740" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch126:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="741" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch125:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_61_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="742" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch125:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="743" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch124:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_60_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="744" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch124:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="745" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch123:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_59_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="746" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch123:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="747" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch122:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_58_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="748" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
branch122:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="749" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch121:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_57_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="750" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
branch121:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="751" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch120:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_56_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="752" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch120:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="753" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch119:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_55_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="754" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch119:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="755" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch118:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_54_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="756" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
branch118:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="757" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch117:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_53_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="758" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch117:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="759" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch116:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_52_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="760" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
branch116:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="761" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch115:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_51_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="762" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch115:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="763" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch114:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_50_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="764" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch114:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="765" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch113:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_49_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="766" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch113:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="767" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch112:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_48_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="768" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
branch112:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="769" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch111:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_47_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="770" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
branch111:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="771" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch110:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_46_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="772" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
branch110:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="773" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch109:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_45_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="774" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
branch109:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="775" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch108:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_44_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="776" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch108:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="777" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch107:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_43_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="778" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
branch107:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="779" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch106:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_42_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="780" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch106:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="781" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch105:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_41_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="782" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch105:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="783" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch104:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_40_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="784" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch104:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="785" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch103:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_39_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="786" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch103:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="787" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch102:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_38_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="788" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch102:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="789" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch101:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_37_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="790" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
branch101:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="791" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch100:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_36_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="792" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
branch100:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="793" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch99:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_35_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="794" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
branch99:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="795" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch98:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_34_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="796" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch98:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="797" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch97:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_33_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="798" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch97:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="799" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch96:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_32_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="800" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch96:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="801" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch95:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_31_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="802" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch95:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="803" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch94:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_30_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="804" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch94:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="805" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch93:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_29_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="806" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch93:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="807" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch92:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_28_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="808" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch92:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="809" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch91:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_27_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="810" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
branch91:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="811" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch90:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_26_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="812" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch90:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="813" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch89:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_25_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="814" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch89:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="815" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch88:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_24_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="816" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch88:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="817" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch87:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_23_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="818" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch87:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="819" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch86:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_22_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="820" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
branch86:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="821" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch85:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_21_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="822" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch85:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="823" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch84:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_20_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="824" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch84:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="825" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch83:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_19_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="826" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch83:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="827" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch82:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_18_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="828" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch82:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="829" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch81:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_17_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="830" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch81:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="831" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch80:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_16_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="832" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch80:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="833" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch79:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_15_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="834" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
branch79:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="835" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch78:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_14_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="836" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
branch78:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="837" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch77:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_13_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="838" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
branch77:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="839" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch76:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_12_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="840" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch76:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="841" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch75:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_11_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="842" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch75:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="843" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch74:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_10_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="844" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
branch74:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="845" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch73:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_9_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="846" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
branch73:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="847" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch72:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_8_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="848" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
branch72:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="849" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch71:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_7_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="850" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch71:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="851" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch70:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_6_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="852" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch70:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="853" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch69:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_5_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="854" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch69:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="855" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch68:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_4_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="856" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch68:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="857" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch67:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_3_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="858" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch67:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="859" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch66:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_2_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="860" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch66:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="861" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch65:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="862" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch65:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="863" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch64:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_0_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="864" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch64:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="865" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch127:0 %store_ln17 = store i32 %cond_i28, i6 %buff_B_63_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="866" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch127:1 %br_ln17 = br void %.split8._crit_edge138

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="867" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit35:0 %add_ln85 = add i64 %k, i64 64

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="868" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit35:1 %call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_C, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="869" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit35:1 %call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_C, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>

<operation id="870" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA64_fiiii.exit35:2 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="871" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:0 %indvar_flatten122 = phi i13 %add_ln44_2, void %.split14._crit_edge, i13 0, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten122"/></StgValue>
</operation>

<operation id="872" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:1 %i_1 = phi i7 %select_ln44_1, void %.split14._crit_edge, i7 0, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="873" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:2 %j_2 = phi i7 %add_ln45, void %.split14._crit_edge, i7 0, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="874" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.loopexit.preheader:3 %add_ln44_2 = add i13 %indvar_flatten122, i13 1

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="875" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.preheader:4 %zext_ln44 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="876" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit.preheader:5 %empty_33 = add i64 %zext_ln44, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="877" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit.preheader:6 %cmp3_i38 = icmp_slt  i64 %empty_33, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i38"/></StgValue>
</operation>

<operation id="878" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.loopexit.preheader:7 %icmp_ln44 = icmp_eq  i13 %indvar_flatten122, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="879" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:8 %br_ln44 = br i1 %icmp_ln44, void %._crit_edge.loopexit, void %_ZL17store_output_tilePfPA64_fiiii.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="880" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.loopexit:0 %add_ln44 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="881" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.loopexit:3 %icmp_ln45 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="882" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.loopexit:4 %select_ln44 = select i1 %icmp_ln45, i7 0, i7 %j_2

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="883" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.loopexit:6 %select_ln44_1 = select i1 %icmp_ln45, i7 %add_ln44, i7 %i_1

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="884" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit:7 %trunc_ln50 = trunc i7 %select_ln44_1

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="885" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="62" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit:12 %zext_ln44_2 = zext i7 %select_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="886" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:13 %add_ln44_1 = add i62 %zext_ln44_2, i62 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="887" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split14._crit_edge:0 %add_ln45 = add i7 %select_ln44, i7 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="888" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
.split14._crit_edge:1 %br_ln0 = br void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="889" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit:5 %zext_ln44_1 = zext i7 %add_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="890" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:9 %p_mid1118 = add i64 %zext_ln44_1, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="p_mid1118"/></StgValue>
</operation>

<operation id="891" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:10 %cmp3_i38_mid1 = icmp_slt  i64 %p_mid1118, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i38_mid1"/></StgValue>
</operation>

<operation id="892" st_id="63" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="893" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit:15 %zext_ln45 = zext i7 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="894" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %add_ln48 = add i64 %zext_ln45, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="895" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:25 %icmp_ln49 = icmp_slt  i64 %add_ln48, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="896" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:11 %select_ln44_2 = select i1 %icmp_ln45, i1 %cmp3_i38_mid1, i1 %cmp3_i38

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="897" st_id="64" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="898" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:26 %and_ln49 = and i1 %select_ln44_2, i1 %icmp_ln49

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="899" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:27 %br_ln49 = br i1 %and_ln49, void %.split14._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="900" st_id="65" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="901" st_id="66" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="902" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STORE_LOOP_I_STORE_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="903" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="904" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.loopexit:8 %tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="905" st_id="67" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="906" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit:16 %zext_ln50 = zext i7 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="907" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:17 %add_ln50_2 = add i12 %tmp_3_cast, i12 %zext_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="908" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:18 %zext_ln50_1 = zext i12 %add_ln50_2

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="909" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:19 %buff_C_addr_1 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="buff_C_addr_1"/></StgValue>
</operation>

<operation id="910" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:20 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="911" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:21 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="912" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="62" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit:22 %zext_ln48 = zext i7 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="913" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:24 %add_ln49 = add i62 %zext_ln48, i62 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="914" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="12">
<![CDATA[
:0 %buff_C_load = load i12 %buff_C_addr_1

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>

<operation id="915" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:1 %add_ln50 = add i62 %add_ln49, i62 %mul_ln44

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="916" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:2 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="917" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln50_1 = add i64 %shl_ln2, i64 %C_read

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="918" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="919" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="62">
<![CDATA[
:6 %sext_ln50 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="920" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7 %gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln50

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="921" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="12">
<![CDATA[
:0 %buff_C_load = load i12 %buff_C_addr_1

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>

<operation id="922" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8 %gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="923" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln50 = bitcast i32 %buff_C_load

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="924" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:9 %write_ln50 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_2, i32 %bitcast_ln50, i4 15

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="925" st_id="71" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="926" st_id="72" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="927" st_id="73" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="928" st_id="74" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="929" st_id="75" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>

<operation id="930" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln50 = br void %.split14._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="931" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL17store_output_tilePfPA64_fiiii.exit:0 %add_ln73 = add i64 %select_ln42, i64 64

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="932" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
_ZL17store_output_tilePfPA64_fiiii.exit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
