{
  "nodes":
  [
    {
      "name":"kernelV1"
      , "id":3251
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":3252
          , "type":"memtype"
          , "children":
          [
            {
              "name":"hashVec"
              , "id":3253
              , "brief":"Implemented size:4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word) | Memory Usage:64 RAMs | Number of banks:32 | Bank width (word size):4 bytes | Bank depth:32 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"147"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3276 bytes"
                  , "Implemented size":"4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"64 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 32 RAMs to 64 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                    }
                  ]
                  , "Number of banks":"32"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":147
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3303
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3304
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3305
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":3307
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":3309
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3310
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3311
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3313
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":3315
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3316
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3317
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3319
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":3321
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3322
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3323
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3325
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":3327
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3328
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3329
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3331
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":3333
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3334
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3335
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3337
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":3339
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3340
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3341
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3343
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":3345
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3346
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3347
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3349
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":3351
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3352
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3353
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3355
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":3357
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3358
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3359
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3361
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":3363
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3364
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3365
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3367
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":3369
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3370
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3371
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3373
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":3375
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3376
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3377
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3379
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":3381
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3382
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3383
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3385
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":3387
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3388
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3389
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3391
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":3393
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3394
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3395
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3397
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":3399
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3400
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3401
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":3403
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":3405
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3406
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3407
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3409
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":3411
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3412
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3413
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3415
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":3417
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3418
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3419
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3421
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":3423
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3424
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3425
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3427
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":3429
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3430
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3431
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3433
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":3435
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3436
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3437
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3439
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":3441
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3442
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3443
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3445
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":3447
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3448
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3449
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3451
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":3453
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3454
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3455
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3457
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":3459
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3460
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3461
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3463
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":3465
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3466
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3467
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3469
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":3471
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3472
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3473
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3475
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":3477
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3478
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3479
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3481
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":3483
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3484
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3485
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3487
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":3489
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":147
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3490
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":147
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3491
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3493
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"countVec"
              , "id":3495
              , "brief":"Implemented size:4096 bytes = (32 banks) x (16 words per bank) x (8 bytes per word) | Memory Usage:128 RAMs | Number of banks:32 | Bank width (word size):8 bytes | Bank depth:16 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"148"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3276 bytes"
                  , "Implemented size":"4096 bytes = (32 banks) x (16 words per bank) x (8 bytes per word)"
                  , "Memory Usage":"128 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                    }
                  ]
                  , "Number of banks":"32"
                  , "Bank width (word size)":"8 bytes"
                  , "Bank depth":"16 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":148
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3550
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3551
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3552
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3554
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":3556
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3557
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3558
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3560
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":3562
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3563
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3564
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3566
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":3568
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3569
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3570
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3572
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":3574
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3575
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3576
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3578
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":3580
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3581
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3582
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3584
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":3586
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3587
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3588
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3590
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":3592
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3593
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3594
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3596
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":3598
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3599
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3600
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3602
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":3604
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3605
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3606
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3608
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":3610
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3611
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3612
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3614
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":3616
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3617
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3618
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3620
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":3622
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3623
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3624
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3626
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":3628
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3629
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3630
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3632
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":3634
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3635
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3636
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3638
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":3640
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3641
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3642
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3644
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":3646
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3647
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3648
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3650
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":3652
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3653
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3654
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3656
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":3658
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3659
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3660
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3662
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":3664
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3665
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3666
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3668
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":3670
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3671
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3672
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3674
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":3676
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3677
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3678
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3680
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":3682
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3683
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3684
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3686
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":3688
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3689
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3690
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3692
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":3694
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3695
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3696
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3698
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":3700
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3701
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3702
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3704
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":3706
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3707
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3708
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3710
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":3712
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3713
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3714
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3716
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":3718
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3719
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3720
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3722
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":3724
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3725
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3726
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3728
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":3730
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3731
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3732
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3734
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":3736
                  , "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                        , "line":148
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3737
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (16 words) x (8 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                            , "line":148
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3738
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3740
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"oneMask.elements._M_elems[0] (inline#0)"
              , "id":3742
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[49] (inline#1)"
              , "id":3743
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[22] (inline#2)"
              , "id":3744
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[38] (inline#3)"
              , "id":3745
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[13] (inline#4)"
              , "id":3746
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[58] (inline#5)"
              , "id":3747
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[1] (inline#6)"
              , "id":3748
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[30] (inline#7)"
              , "id":3749
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[50] (inline#8)"
              , "id":3750
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[59] (inline#9)"
              , "id":3751
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[23] (inline#10)"
              , "id":3752
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[37] (inline#11)"
              , "id":3753
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[14] (inline#12)"
              , "id":3754
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[2] (inline#13)"
              , "id":3755
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[29] (inline#14)"
              , "id":3756
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[51] (inline#15)"
              , "id":3757
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[47] (inline#16)"
              , "id":3758
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[24] (inline#17)"
              , "id":3759
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[42] (inline#18)"
              , "id":3760
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[15] (inline#19)"
              , "id":3761
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[36] (inline#20)"
              , "id":3762
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[3] (inline#21)"
              , "id":3763
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[28] (inline#22)"
              , "id":3764
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[56] (inline#23)"
              , "id":3765
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[48] (inline#24)"
              , "id":3766
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[17] (inline#25)"
              , "id":3767
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[16] (inline#26)"
              , "id":3768
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[4] (inline#27)"
              , "id":3769
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[27] (inline#28)"
              , "id":3770
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[57] (inline#29)"
              , "id":3771
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[35] (inline#30)"
              , "id":3772
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[9] (inline#31)"
              , "id":3773
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[62] (inline#32)"
              , "id":3774
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[18] (inline#33)"
              , "id":3775
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[5] (inline#34)"
              , "id":3776
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[26] (inline#35)"
              , "id":3777
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[44] (inline#36)"
              , "id":3778
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[34] (inline#37)"
              , "id":3779
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[54] (inline#38)"
              , "id":3780
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[10] (inline#39)"
              , "id":3781
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[63] (inline#40)"
              , "id":3782
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[19] (inline#41)"
              , "id":3783
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[55] (inline#42)"
              , "id":3784
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[43] (inline#43)"
              , "id":3785
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[6] (inline#44)"
              , "id":3786
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[25] (inline#45)"
              , "id":3787
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[33] (inline#46)"
              , "id":3788
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[60] (inline#47)"
              , "id":3789
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[11] (inline#48)"
              , "id":3790
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[41] (inline#49)"
              , "id":3791
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[20] (inline#50)"
              , "id":3792
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[7] (inline#51)"
              , "id":3793
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[46] (inline#52)"
              , "id":3794
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[52] (inline#53)"
              , "id":3795
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[32] (inline#54)"
              , "id":3796
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[21] (inline#55)"
              , "id":3797
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[31] (inline#56)"
              , "id":3798
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[12] (inline#57)"
              , "id":3799
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[8] (inline#58)"
              , "id":3800
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[40] (inline#59)"
              , "id":3801
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[61] (inline#60)"
              , "id":3802
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[45] (inline#61)"
              , "id":3803
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[39] (inline#62)"
              , "id":3804
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[53] (inline#63)"
              , "id":3805
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"163"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":163
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[22] (inline#0)"
              , "id":3806
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[13] (inline#1)"
              , "id":3807
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[57] (inline#2)"
              , "id":3808
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[48] (inline#3)"
              , "id":3809
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[40] (inline#4)"
              , "id":3810
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[30] (inline#5)"
              , "id":3811
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[23] (inline#6)"
              , "id":3812
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[56] (inline#7)"
              , "id":3813
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[14] (inline#8)"
              , "id":3814
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[47] (inline#9)"
              , "id":3815
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[39] (inline#10)"
              , "id":3816
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[31] (inline#11)"
              , "id":3817
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[11] (inline#12)"
              , "id":3818
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[2] (inline#13)"
              , "id":3819
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[55] (inline#14)"
              , "id":3820
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[46] (inline#15)"
              , "id":3821
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[20] (inline#16)"
              , "id":3822
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[38] (inline#17)"
              , "id":3823
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[7] (inline#18)"
              , "id":3824
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[28] (inline#19)"
              , "id":3825
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[63] (inline#20)"
              , "id":3826
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[1] (inline#21)"
              , "id":3827
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[54] (inline#22)"
              , "id":3828
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[45] (inline#23)"
              , "id":3829
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[12] (inline#24)"
              , "id":3830
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[21] (inline#25)"
              , "id":3831
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[8] (inline#26)"
              , "id":3832
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[29] (inline#27)"
              , "id":3833
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[62] (inline#28)"
              , "id":3834
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[37] (inline#29)"
              , "id":3835
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[0] (inline#30)"
              , "id":3836
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[44] (inline#31)"
              , "id":3837
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[53] (inline#32)"
              , "id":3838
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[18] (inline#33)"
              , "id":3839
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[17] (inline#34)"
              , "id":3840
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[5] (inline#35)"
              , "id":3841
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[26] (inline#36)"
              , "id":3842
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[36] (inline#37)"
              , "id":3843
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[9] (inline#38)"
              , "id":3844
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[61] (inline#39)"
              , "id":3845
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[10] (inline#40)"
              , "id":3846
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[43] (inline#41)"
              , "id":3847
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[52] (inline#42)"
              , "id":3848
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[19] (inline#43)"
              , "id":3849
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[60] (inline#44)"
              , "id":3850
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[6] (inline#45)"
              , "id":3851
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[27] (inline#46)"
              , "id":3852
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[35] (inline#47)"
              , "id":3853
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[33] (inline#48)"
              , "id":3854
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[42] (inline#49)"
              , "id":3855
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[24] (inline#50)"
              , "id":3856
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[51] (inline#51)"
              , "id":3857
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[15] (inline#52)"
              , "id":3858
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[59] (inline#53)"
              , "id":3859
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[3] (inline#54)"
              , "id":3860
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[34] (inline#55)"
              , "id":3861
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[32] (inline#56)"
              , "id":3862
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[25] (inline#57)"
              , "id":3863
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[50] (inline#58)"
              , "id":3864
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[49] (inline#59)"
              , "id":3865
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[16] (inline#60)"
              , "id":3866
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[58] (inline#61)"
              , "id":3867
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[4] (inline#62)"
              , "id":3868
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[41] (inline#63)"
              , "id":3869
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"164"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":164
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems"
              , "id":3870
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"169"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":169
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[51] (inline#0)"
              , "id":3871
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[42] (inline#1)"
              , "id":3872
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[9] (inline#2)"
              , "id":3873
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[23] (inline#3)"
              , "id":3874
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[60] (inline#4)"
              , "id":3875
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[14] (inline#5)"
              , "id":3876
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[33] (inline#6)"
              , "id":3877
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[43] (inline#7)"
              , "id":3878
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[0] (inline#8)"
              , "id":3879
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[13] (inline#9)"
              , "id":3880
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[22] (inline#10)"
              , "id":3881
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[41] (inline#11)"
              , "id":3882
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[59] (inline#12)"
              , "id":3883
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[34] (inline#13)"
              , "id":3884
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[58] (inline#14)"
              , "id":3885
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[50] (inline#15)"
              , "id":3886
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[1] (inline#16)"
              , "id":3887
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[12] (inline#17)"
              , "id":3888
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[53] (inline#18)"
              , "id":3889
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[21] (inline#19)"
              , "id":3890
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[62] (inline#20)"
              , "id":3891
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[29] (inline#21)"
              , "id":3892
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[35] (inline#22)"
              , "id":3893
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[6] (inline#23)"
              , "id":3894
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[45] (inline#24)"
              , "id":3895
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[52] (inline#25)"
              , "id":3896
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[11] (inline#26)"
              , "id":3897
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[8] (inline#27)"
              , "id":3898
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[20] (inline#28)"
              , "id":3899
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[61] (inline#29)"
              , "id":3900
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[28] (inline#30)"
              , "id":3901
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[36] (inline#31)"
              , "id":3902
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[7] (inline#32)"
              , "id":3903
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[44] (inline#33)"
              , "id":3904
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[10] (inline#34)"
              , "id":3905
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[38] (inline#35)"
              , "id":3906
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[4] (inline#36)"
              , "id":3907
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[19] (inline#37)"
              , "id":3908
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[55] (inline#38)"
              , "id":3909
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[27] (inline#39)"
              , "id":3910
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[47] (inline#40)"
              , "id":3911
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[30] (inline#41)"
              , "id":3912
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[37] (inline#42)"
              , "id":3913
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[17] (inline#43)"
              , "id":3914
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[18] (inline#44)"
              , "id":3915
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[5] (inline#45)"
              , "id":3916
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[63] (inline#46)"
              , "id":3917
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[46] (inline#47)"
              , "id":3918
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[26] (inline#48)"
              , "id":3919
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[54] (inline#49)"
              , "id":3920
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[25] (inline#50)"
              , "id":3921
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[40] (inline#51)"
              , "id":3922
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[31] (inline#52)"
              , "id":3923
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[16] (inline#53)"
              , "id":3924
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[57] (inline#54)"
              , "id":3925
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[49] (inline#55)"
              , "id":3926
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[2] (inline#56)"
              , "id":3927
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[39] (inline#57)"
              , "id":3928
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[24] (inline#58)"
              , "id":3929
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[15] (inline#59)"
              , "id":3930
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[32] (inline#60)"
              , "id":3931
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[56] (inline#61)"
              , "id":3932
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[3] (inline#62)"
              , "id":3933
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[48] (inline#63)"
              , "id":3934
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"199"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":199
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[0] (inline#0)"
              , "id":3935
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[31] (inline#1)"
              , "id":3936
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[57] (inline#2)"
              , "id":3937
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[22] (inline#3)"
              , "id":3938
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[49] (inline#4)"
              , "id":3939
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[58] (inline#5)"
              , "id":3940
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[14] (inline#6)"
              , "id":3941
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[8] (inline#7)"
              , "id":3942
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[39] (inline#8)"
              , "id":3943
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[21] (inline#9)"
              , "id":3944
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[30] (inline#10)"
              , "id":3945
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[50] (inline#11)"
              , "id":3946
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[59] (inline#12)"
              , "id":3947
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[13] (inline#13)"
              , "id":3948
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[1] (inline#14)"
              , "id":3949
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[38] (inline#15)"
              , "id":3950
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[33] (inline#16)"
              , "id":3951
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[42] (inline#17)"
              , "id":3952
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[24] (inline#18)"
              , "id":3953
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[55] (inline#19)"
              , "id":3954
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[16] (inline#20)"
              , "id":3955
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[47] (inline#21)"
              , "id":3956
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[41] (inline#22)"
              , "id":3957
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[2] (inline#23)"
              , "id":3958
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[32] (inline#24)"
              , "id":3959
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[56] (inline#25)"
              , "id":3960
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[23] (inline#26)"
              , "id":3961
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[48] (inline#27)"
              , "id":3962
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[15] (inline#28)"
              , "id":3963
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[3] (inline#29)"
              , "id":3964
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[40] (inline#30)"
              , "id":3965
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[44] (inline#31)"
              , "id":3966
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[18] (inline#32)"
              , "id":3967
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[53] (inline#33)"
              , "id":3968
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[27] (inline#34)"
              , "id":3969
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[35] (inline#35)"
              , "id":3970
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[62] (inline#36)"
              , "id":3971
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[4] (inline#37)"
              , "id":3972
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[43] (inline#38)"
              , "id":3973
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[10] (inline#39)"
              , "id":3974
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[54] (inline#40)"
              , "id":3975
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[25] (inline#41)"
              , "id":3976
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[5] (inline#42)"
              , "id":3977
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[17] (inline#43)"
              , "id":3978
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[26] (inline#44)"
              , "id":3979
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[34] (inline#45)"
              , "id":3980
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[9] (inline#46)"
              , "id":3981
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[63] (inline#47)"
              , "id":3982
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[11] (inline#48)"
              , "id":3983
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[46] (inline#49)"
              , "id":3984
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[51] (inline#50)"
              , "id":3985
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[20] (inline#51)"
              , "id":3986
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[6] (inline#52)"
              , "id":3987
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[29] (inline#53)"
              , "id":3988
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[60] (inline#54)"
              , "id":3989
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[37] (inline#55)"
              , "id":3990
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[12] (inline#56)"
              , "id":3991
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[45] (inline#57)"
              , "id":3992
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[19] (inline#58)"
              , "id":3993
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[52] (inline#59)"
              , "id":3994
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[7] (inline#60)"
              , "id":3995
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[28] (inline#61)"
              , "id":3996
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[61] (inline#62)"
              , "id":3997
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[36] (inline#63)"
              , "id":3998
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[31] (inline#0)"
              , "id":3999
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[0] (inline#1)"
              , "id":4000
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[22] (inline#2)"
              , "id":4001
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[48] (inline#3)"
              , "id":4002
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[57] (inline#4)"
              , "id":4003
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[49] (inline#5)"
              , "id":4004
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[39] (inline#6)"
              , "id":4005
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[1] (inline#7)"
              , "id":4006
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[13] (inline#8)"
              , "id":4007
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[30] (inline#9)"
              , "id":4008
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[47] (inline#10)"
              , "id":4009
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[23] (inline#11)"
              , "id":4010
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[58] (inline#12)"
              , "id":4011
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[14] (inline#13)"
              , "id":4012
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[40] (inline#14)"
              , "id":4013
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[50] (inline#15)"
              , "id":4014
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[59] (inline#16)"
              , "id":4015
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[2] (inline#17)"
              , "id":4016
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[46] (inline#18)"
              , "id":4017
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[20] (inline#19)"
              , "id":4018
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[37] (inline#20)"
              , "id":4019
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[29] (inline#21)"
              , "id":4020
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[51] (inline#22)"
              , "id":4021
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[60] (inline#23)"
              , "id":4022
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[11] (inline#24)"
              , "id":4023
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[7] (inline#25)"
              , "id":4024
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[21] (inline#26)"
              , "id":4025
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[45] (inline#27)"
              , "id":4026
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[28] (inline#28)"
              , "id":4027
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[52] (inline#29)"
              , "id":4028
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[61] (inline#30)"
              , "id":4029
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[38] (inline#31)"
              , "id":4030
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[8] (inline#32)"
              , "id":4031
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[12] (inline#33)"
              , "id":4032
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[9] (inline#34)"
              , "id":4033
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[18] (inline#35)"
              , "id":4034
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[44] (inline#36)"
              , "id":4035
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[35] (inline#37)"
              , "id":4036
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[27] (inline#38)"
              , "id":4037
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[53] (inline#39)"
              , "id":4038
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[62] (inline#40)"
              , "id":4039
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[17] (inline#41)"
              , "id":4040
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[5] (inline#42)"
              , "id":4041
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[36] (inline#43)"
              , "id":4042
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[19] (inline#44)"
              , "id":4043
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[43] (inline#45)"
              , "id":4044
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[26] (inline#46)"
              , "id":4045
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[54] (inline#47)"
              , "id":4046
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[63] (inline#48)"
              , "id":4047
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[10] (inline#49)"
              , "id":4048
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[6] (inline#50)"
              , "id":4049
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[55] (inline#51)"
              , "id":4050
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[33] (inline#52)"
              , "id":4051
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[25] (inline#53)"
              , "id":4052
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[3] (inline#54)"
              , "id":4053
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[41] (inline#55)"
              , "id":4054
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[34] (inline#56)"
              , "id":4055
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[15] (inline#57)"
              , "id":4056
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[56] (inline#58)"
              , "id":4057
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[32] (inline#59)"
              , "id":4058
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[4] (inline#60)"
              , "id":4059
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[24] (inline#61)"
              , "id":4060
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[16] (inline#62)"
              , "id":4061
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextElements.elements._M_elems[42] (inline#63)"
              , "id":4062
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"211"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":211
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[4] (inline#0)"
              , "id":4063
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[13] (inline#1)"
              , "id":4064
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[51] (inline#2)"
              , "id":4065
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[57] (inline#3)"
              , "id":4066
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[30] (inline#4)"
              , "id":4067
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[22] (inline#5)"
              , "id":4068
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[42] (inline#6)"
              , "id":4069
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[3] (inline#7)"
              , "id":4070
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[14] (inline#8)"
              , "id":4071
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[50] (inline#9)"
              , "id":4072
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[56] (inline#10)"
              , "id":4073
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[31] (inline#11)"
              , "id":4074
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[41] (inline#12)"
              , "id":4075
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[23] (inline#13)"
              , "id":4076
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[49] (inline#14)"
              , "id":4077
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[2] (inline#15)"
              , "id":4078
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[15] (inline#16)"
              , "id":4079
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[33] (inline#17)"
              , "id":4080
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[59] (inline#18)"
              , "id":4081
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[32] (inline#19)"
              , "id":4082
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[40] (inline#20)"
              , "id":4083
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[24] (inline#21)"
              , "id":4084
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[25] (inline#22)"
              , "id":4085
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[48] (inline#23)"
              , "id":4086
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[1] (inline#24)"
              , "id":4087
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[16] (inline#25)"
              , "id":4088
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[34] (inline#26)"
              , "id":4089
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[58] (inline#27)"
              , "id":4090
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[0] (inline#28)"
              , "id":4091
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[17] (inline#29)"
              , "id":4092
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[39] (inline#30)"
              , "id":4093
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[35] (inline#31)"
              , "id":4094
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[53] (inline#32)"
              , "id":4095
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[47] (inline#33)"
              , "id":4096
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[62] (inline#34)"
              , "id":4097
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[8] (inline#35)"
              , "id":4098
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[9] (inline#36)"
              , "id":4099
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[18] (inline#37)"
              , "id":4100
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[46] (inline#38)"
              , "id":4101
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[26] (inline#39)"
              , "id":4102
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[38] (inline#40)"
              , "id":4103
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[63] (inline#41)"
              , "id":4104
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[7] (inline#42)"
              , "id":4105
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[10] (inline#43)"
              , "id":4106
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[19] (inline#44)"
              , "id":4107
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[45] (inline#45)"
              , "id":4108
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[27] (inline#46)"
              , "id":4109
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[37] (inline#47)"
              , "id":4110
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[6] (inline#48)"
              , "id":4111
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[11] (inline#49)"
              , "id":4112
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[55] (inline#50)"
              , "id":4113
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[60] (inline#51)"
              , "id":4114
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[44] (inline#52)"
              , "id":4115
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[20] (inline#53)"
              , "id":4116
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[36] (inline#54)"
              , "id":4117
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[28] (inline#55)"
              , "id":4118
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[54] (inline#56)"
              , "id":4119
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[52] (inline#57)"
              , "id":4120
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[5] (inline#58)"
              , "id":4121
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[12] (inline#59)"
              , "id":4122
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[61] (inline#60)"
              , "id":4123
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[43] (inline#61)"
              , "id":4124
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[29] (inline#62)"
              , "id":4125
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[21] (inline#63)"
              , "id":4126
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"214"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":214
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[26] (inline#0)"
              , "id":4127
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[17] (inline#1)"
              , "id":4128
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[35] (inline#2)"
              , "id":4129
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[44] (inline#3)"
              , "id":4130
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[4] (inline#4)"
              , "id":4131
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[53] (inline#5)"
              , "id":4132
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[61] (inline#6)"
              , "id":4133
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[18] (inline#7)"
              , "id":4134
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[27] (inline#8)"
              , "id":4135
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[36] (inline#9)"
              , "id":4136
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[43] (inline#10)"
              , "id":4137
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[3] (inline#11)"
              , "id":4138
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[9] (inline#12)"
              , "id":4139
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[52] (inline#13)"
              , "id":4140
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[60] (inline#14)"
              , "id":4141
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[19] (inline#15)"
              , "id":4142
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[50] (inline#16)"
              , "id":4143
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[42] (inline#17)"
              , "id":4144
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[32] (inline#18)"
              , "id":4145
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[2] (inline#19)"
              , "id":4146
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[51] (inline#20)"
              , "id":4147
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[24] (inline#21)"
              , "id":4148
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[59] (inline#22)"
              , "id":4149
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[58] (inline#23)"
              , "id":4150
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[20] (inline#24)"
              , "id":4151
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[0] (inline#25)"
              , "id":4152
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[8] (inline#26)"
              , "id":4153
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[49] (inline#27)"
              , "id":4154
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[34] (inline#28)"
              , "id":4155
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[33] (inline#29)"
              , "id":4156
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[41] (inline#30)"
              , "id":4157
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[1] (inline#31)"
              , "id":4158
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[25] (inline#32)"
              , "id":4159
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[48] (inline#33)"
              , "id":4160
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[21] (inline#34)"
              , "id":4161
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[30] (inline#35)"
              , "id":4162
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[7] (inline#36)"
              , "id":4163
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[12] (inline#37)"
              , "id":4164
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[13] (inline#38)"
              , "id":4165
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[39] (inline#39)"
              , "id":4166
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[22] (inline#40)"
              , "id":4167
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[57] (inline#41)"
              , "id":4168
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[47] (inline#42)"
              , "id":4169
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[6] (inline#43)"
              , "id":4170
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[11] (inline#44)"
              , "id":4171
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[31] (inline#45)"
              , "id":4172
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[14] (inline#46)"
              , "id":4173
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[40] (inline#47)"
              , "id":4174
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[23] (inline#48)"
              , "id":4175
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[56] (inline#49)"
              , "id":4176
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[28] (inline#50)"
              , "id":4177
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[10] (inline#51)"
              , "id":4178
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[37] (inline#52)"
              , "id":4179
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[15] (inline#53)"
              , "id":4180
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[46] (inline#54)"
              , "id":4181
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[63] (inline#55)"
              , "id":4182
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[55] (inline#56)"
              , "id":4183
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[38] (inline#57)"
              , "id":4184
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[29] (inline#58)"
              , "id":4185
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[16] (inline#59)"
              , "id":4186
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[45] (inline#60)"
              , "id":4187
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[54] (inline#61)"
              , "id":4188
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[5] (inline#62)"
              , "id":4189
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"nextCounts.elements._M_elems[62] (inline#63)"
              , "id":4190
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"225"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":225
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[33] (inline#0)"
              , "id":4191
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[18] (inline#1)"
              , "id":4192
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[61] (inline#2)"
              , "id":4193
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[42] (inline#3)"
              , "id":4194
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[52] (inline#4)"
              , "id":4195
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[50] (inline#5)"
              , "id":4196
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[3] (inline#6)"
              , "id":4197
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[53] (inline#7)"
              , "id":4198
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[34] (inline#8)"
              , "id":4199
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[4] (inline#9)"
              , "id":4200
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[17] (inline#10)"
              , "id":4201
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[43] (inline#11)"
              , "id":4202
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[60] (inline#12)"
              , "id":4203
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[51] (inline#13)"
              , "id":4204
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[35] (inline#14)"
              , "id":4205
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[25] (inline#15)"
              , "id":4206
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[5] (inline#16)"
              , "id":4207
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[44] (inline#17)"
              , "id":4208
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[20] (inline#18)"
              , "id":4209
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[59] (inline#19)"
              , "id":4210
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[9] (inline#20)"
              , "id":4211
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[11] (inline#21)"
              , "id":4212
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[27] (inline#22)"
              , "id":4213
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[6] (inline#23)"
              , "id":4214
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[26] (inline#24)"
              , "id":4215
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[36] (inline#25)"
              , "id":4216
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[45] (inline#26)"
              , "id":4217
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[19] (inline#27)"
              , "id":4218
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[58] (inline#28)"
              , "id":4219
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[10] (inline#29)"
              , "id":4220
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[28] (inline#30)"
              , "id":4221
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[46] (inline#31)"
              , "id":4222
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[7] (inline#32)"
              , "id":4223
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[14] (inline#33)"
              , "id":4224
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[23] (inline#34)"
              , "id":4225
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[37] (inline#35)"
              , "id":4226
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[56] (inline#36)"
              , "id":4227
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[29] (inline#37)"
              , "id":4228
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[13] (inline#38)"
              , "id":4229
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[38] (inline#39)"
              , "id":4230
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[8] (inline#40)"
              , "id":4231
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[24] (inline#41)"
              , "id":4232
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[57] (inline#42)"
              , "id":4233
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[30] (inline#43)"
              , "id":4234
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[0] (inline#44)"
              , "id":4235
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[12] (inline#45)"
              , "id":4236
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[47] (inline#46)"
              , "id":4237
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[16] (inline#47)"
              , "id":4238
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[54] (inline#48)"
              , "id":4239
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[48] (inline#49)"
              , "id":4240
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[63] (inline#50)"
              , "id":4241
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[39] (inline#51)"
              , "id":4242
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[21] (inline#52)"
              , "id":4243
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[1] (inline#53)"
              , "id":4244
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[31] (inline#54)"
              , "id":4245
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[15] (inline#55)"
              , "id":4246
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[55] (inline#56)"
              , "id":4247
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[22] (inline#57)"
              , "id":4248
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[40] (inline#58)"
              , "id":4249
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[41] (inline#59)"
              , "id":4250
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[62] (inline#60)"
              , "id":4251
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[2] (inline#61)"
              , "id":4252
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[32] (inline#62)"
              , "id":4253
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[49] (inline#63)"
              , "id":4254
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                          , "line":"248"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                    , "line":248
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":3254
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3255
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3256
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3257
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3258
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3259
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3260
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3261
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3262
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3263
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3264
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3265
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3266
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3267
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3268
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3269
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:9 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"9"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"211"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3270
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"41"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3271
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"41"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3272
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"41"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3273
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"41"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3274
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"41"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3275
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"41"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3276
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:8 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3277
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:8 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3278
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:8 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3279
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3280
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3281
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3282
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3283
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3284
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3285
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"277"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3286
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:9 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"9"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3287
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3288
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3289
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3290
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3291
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3292
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3293
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3294
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3295
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3296
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3297
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3298
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3299
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3300
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3301
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":152
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3302
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:21 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"21"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"254"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":254
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ARB"
          , "id":3306
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3308
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3312
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3314
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3318
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3320
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3324
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3326
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3330
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3332
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3336
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3338
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3342
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3344
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3348
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3350
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3354
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3356
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3360
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3362
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3366
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3368
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3372
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3374
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3378
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3380
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3384
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3386
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3390
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3392
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3396
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3398
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3402
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3404
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3408
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3410
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3414
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3416
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3420
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3422
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3426
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3428
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3432
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3434
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3438
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3440
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3444
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3446
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3450
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3452
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3456
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3458
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3462
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3464
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3468
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3470
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3474
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3476
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3480
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3482
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3486
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3488
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3492
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3494
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":3496
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3497
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3498
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3499
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3500
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3501
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3502
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3503
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3504
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3505
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3506
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3507
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3508
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3509
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3510
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3511
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:11 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"11"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"168"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"225"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3512
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:21 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"21"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"255"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":255
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3513
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:8 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3514
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:17 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"17"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3515
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:17 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"17"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3516
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3517
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3518
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3519
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3520
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3521
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3522
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:50 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"50"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"278"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3523
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:15 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"15"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3524
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3525
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3526
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3527
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3528
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3529
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3530
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3531
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3532
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:28 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"28"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"153"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":153
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3533
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3534
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3535
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3536
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3537
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3538
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3539
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3540
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3541
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3542
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3543
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3544
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3545
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3546
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3547
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:20 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"20"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3548
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:22 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"22"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                      , "line":"251"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"231"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3549
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:26 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"26"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                      , "line":"255"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":255
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ARB"
          , "id":3553
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3555
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3559
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3561
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3565
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3567
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3571
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3573
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3577
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3579
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3583
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3585
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3589
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3591
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3595
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3597
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3601
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3603
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3607
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3609
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3613
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3615
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3619
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3621
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3625
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3627
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3631
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3633
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3637
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3639
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3643
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3645
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3649
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3651
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3655
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3657
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3661
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3663
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3667
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3669
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3673
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3675
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3679
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3681
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3685
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3687
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3691
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3693
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3697
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3699
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3703
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3705
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3709
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3711
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3715
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3717
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3721
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3723
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3727
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3729
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3733
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3735
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3739
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3741
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":3305
      , "to":3306
    }
    , {
      "from":3306
      , "to":3305
    }
    , {
      "from":3306
      , "to":3254
    }
    , {
      "from":3306
      , "to":3256
    }
    , {
      "from":3306
      , "to":3258
    }
    , {
      "from":3306
      , "to":3260
    }
    , {
      "from":3306
      , "to":3262
    }
    , {
      "from":3306
      , "to":3264
    }
    , {
      "from":3306
      , "to":3266
    }
    , {
      "from":3306
      , "to":3268
    }
    , {
      "from":3286
      , "to":3306
    }
    , {
      "from":3302
      , "to":3306
    }
    , {
      "from":3307
      , "to":3308
    }
    , {
      "from":3308
      , "to":3255
    }
    , {
      "from":3308
      , "to":3257
    }
    , {
      "from":3308
      , "to":3259
    }
    , {
      "from":3308
      , "to":3261
    }
    , {
      "from":3308
      , "to":3263
    }
    , {
      "from":3308
      , "to":3265
    }
    , {
      "from":3308
      , "to":3267
    }
    , {
      "from":3308
      , "to":3269
    }
    , {
      "from":3308
      , "to":3276
    }
    , {
      "from":3311
      , "to":3312
    }
    , {
      "from":3312
      , "to":3311
    }
    , {
      "from":3312
      , "to":3254
    }
    , {
      "from":3312
      , "to":3256
    }
    , {
      "from":3312
      , "to":3258
    }
    , {
      "from":3312
      , "to":3260
    }
    , {
      "from":3312
      , "to":3262
    }
    , {
      "from":3312
      , "to":3264
    }
    , {
      "from":3312
      , "to":3266
    }
    , {
      "from":3312
      , "to":3268
    }
    , {
      "from":3312
      , "to":3276
    }
    , {
      "from":3286
      , "to":3312
    }
    , {
      "from":3302
      , "to":3312
    }
    , {
      "from":3313
      , "to":3314
    }
    , {
      "from":3314
      , "to":3313
    }
    , {
      "from":3314
      , "to":3255
    }
    , {
      "from":3314
      , "to":3257
    }
    , {
      "from":3314
      , "to":3259
    }
    , {
      "from":3314
      , "to":3261
    }
    , {
      "from":3314
      , "to":3263
    }
    , {
      "from":3314
      , "to":3265
    }
    , {
      "from":3314
      , "to":3267
    }
    , {
      "from":3314
      , "to":3269
    }
    , {
      "from":3314
      , "to":3279
    }
    , {
      "from":3293
      , "to":3314
    }
    , {
      "from":3317
      , "to":3318
    }
    , {
      "from":3318
      , "to":3317
    }
    , {
      "from":3318
      , "to":3254
    }
    , {
      "from":3318
      , "to":3256
    }
    , {
      "from":3318
      , "to":3258
    }
    , {
      "from":3318
      , "to":3260
    }
    , {
      "from":3318
      , "to":3262
    }
    , {
      "from":3318
      , "to":3264
    }
    , {
      "from":3318
      , "to":3266
    }
    , {
      "from":3318
      , "to":3268
    }
    , {
      "from":3318
      , "to":3276
    }
    , {
      "from":3286
      , "to":3318
    }
    , {
      "from":3302
      , "to":3318
    }
    , {
      "from":3319
      , "to":3320
    }
    , {
      "from":3320
      , "to":3319
    }
    , {
      "from":3320
      , "to":3255
    }
    , {
      "from":3320
      , "to":3257
    }
    , {
      "from":3320
      , "to":3259
    }
    , {
      "from":3320
      , "to":3261
    }
    , {
      "from":3320
      , "to":3263
    }
    , {
      "from":3320
      , "to":3265
    }
    , {
      "from":3320
      , "to":3267
    }
    , {
      "from":3320
      , "to":3269
    }
    , {
      "from":3320
      , "to":3277
    }
    , {
      "from":3294
      , "to":3320
    }
    , {
      "from":3323
      , "to":3324
    }
    , {
      "from":3324
      , "to":3323
    }
    , {
      "from":3324
      , "to":3254
    }
    , {
      "from":3324
      , "to":3256
    }
    , {
      "from":3324
      , "to":3258
    }
    , {
      "from":3324
      , "to":3260
    }
    , {
      "from":3324
      , "to":3262
    }
    , {
      "from":3324
      , "to":3264
    }
    , {
      "from":3324
      , "to":3266
    }
    , {
      "from":3324
      , "to":3268
    }
    , {
      "from":3324
      , "to":3276
    }
    , {
      "from":3286
      , "to":3324
    }
    , {
      "from":3302
      , "to":3324
    }
    , {
      "from":3325
      , "to":3326
    }
    , {
      "from":3326
      , "to":3325
    }
    , {
      "from":3326
      , "to":3255
    }
    , {
      "from":3326
      , "to":3257
    }
    , {
      "from":3326
      , "to":3259
    }
    , {
      "from":3326
      , "to":3261
    }
    , {
      "from":3326
      , "to":3263
    }
    , {
      "from":3326
      , "to":3265
    }
    , {
      "from":3326
      , "to":3267
    }
    , {
      "from":3326
      , "to":3269
    }
    , {
      "from":3326
      , "to":3278
    }
    , {
      "from":3295
      , "to":3326
    }
    , {
      "from":3329
      , "to":3330
    }
    , {
      "from":3330
      , "to":3329
    }
    , {
      "from":3330
      , "to":3254
    }
    , {
      "from":3330
      , "to":3256
    }
    , {
      "from":3330
      , "to":3258
    }
    , {
      "from":3330
      , "to":3260
    }
    , {
      "from":3330
      , "to":3262
    }
    , {
      "from":3330
      , "to":3264
    }
    , {
      "from":3330
      , "to":3266
    }
    , {
      "from":3330
      , "to":3268
    }
    , {
      "from":3330
      , "to":3276
    }
    , {
      "from":3286
      , "to":3330
    }
    , {
      "from":3302
      , "to":3330
    }
    , {
      "from":3331
      , "to":3332
    }
    , {
      "from":3332
      , "to":3331
    }
    , {
      "from":3332
      , "to":3255
    }
    , {
      "from":3332
      , "to":3257
    }
    , {
      "from":3332
      , "to":3259
    }
    , {
      "from":3332
      , "to":3261
    }
    , {
      "from":3332
      , "to":3263
    }
    , {
      "from":3332
      , "to":3265
    }
    , {
      "from":3332
      , "to":3267
    }
    , {
      "from":3332
      , "to":3269
    }
    , {
      "from":3332
      , "to":3280
    }
    , {
      "from":3296
      , "to":3332
    }
    , {
      "from":3335
      , "to":3336
    }
    , {
      "from":3336
      , "to":3335
    }
    , {
      "from":3336
      , "to":3254
    }
    , {
      "from":3336
      , "to":3256
    }
    , {
      "from":3336
      , "to":3258
    }
    , {
      "from":3336
      , "to":3260
    }
    , {
      "from":3336
      , "to":3262
    }
    , {
      "from":3336
      , "to":3264
    }
    , {
      "from":3336
      , "to":3266
    }
    , {
      "from":3336
      , "to":3268
    }
    , {
      "from":3336
      , "to":3276
    }
    , {
      "from":3286
      , "to":3336
    }
    , {
      "from":3302
      , "to":3336
    }
    , {
      "from":3337
      , "to":3338
    }
    , {
      "from":3338
      , "to":3337
    }
    , {
      "from":3338
      , "to":3255
    }
    , {
      "from":3338
      , "to":3257
    }
    , {
      "from":3338
      , "to":3259
    }
    , {
      "from":3338
      , "to":3261
    }
    , {
      "from":3338
      , "to":3263
    }
    , {
      "from":3338
      , "to":3265
    }
    , {
      "from":3338
      , "to":3267
    }
    , {
      "from":3338
      , "to":3269
    }
    , {
      "from":3338
      , "to":3270
    }
    , {
      "from":3287
      , "to":3338
    }
    , {
      "from":3341
      , "to":3342
    }
    , {
      "from":3342
      , "to":3341
    }
    , {
      "from":3342
      , "to":3254
    }
    , {
      "from":3342
      , "to":3256
    }
    , {
      "from":3342
      , "to":3258
    }
    , {
      "from":3342
      , "to":3260
    }
    , {
      "from":3342
      , "to":3262
    }
    , {
      "from":3342
      , "to":3264
    }
    , {
      "from":3342
      , "to":3266
    }
    , {
      "from":3342
      , "to":3268
    }
    , {
      "from":3342
      , "to":3276
    }
    , {
      "from":3286
      , "to":3342
    }
    , {
      "from":3302
      , "to":3342
    }
    , {
      "from":3343
      , "to":3344
    }
    , {
      "from":3344
      , "to":3343
    }
    , {
      "from":3344
      , "to":3255
    }
    , {
      "from":3344
      , "to":3257
    }
    , {
      "from":3344
      , "to":3259
    }
    , {
      "from":3344
      , "to":3261
    }
    , {
      "from":3344
      , "to":3263
    }
    , {
      "from":3344
      , "to":3265
    }
    , {
      "from":3344
      , "to":3267
    }
    , {
      "from":3344
      , "to":3269
    }
    , {
      "from":3344
      , "to":3281
    }
    , {
      "from":3297
      , "to":3344
    }
    , {
      "from":3347
      , "to":3348
    }
    , {
      "from":3348
      , "to":3347
    }
    , {
      "from":3348
      , "to":3254
    }
    , {
      "from":3348
      , "to":3256
    }
    , {
      "from":3348
      , "to":3258
    }
    , {
      "from":3348
      , "to":3260
    }
    , {
      "from":3348
      , "to":3262
    }
    , {
      "from":3348
      , "to":3264
    }
    , {
      "from":3348
      , "to":3266
    }
    , {
      "from":3348
      , "to":3268
    }
    , {
      "from":3348
      , "to":3276
    }
    , {
      "from":3286
      , "to":3348
    }
    , {
      "from":3302
      , "to":3348
    }
    , {
      "from":3349
      , "to":3350
    }
    , {
      "from":3350
      , "to":3349
    }
    , {
      "from":3350
      , "to":3255
    }
    , {
      "from":3350
      , "to":3257
    }
    , {
      "from":3350
      , "to":3259
    }
    , {
      "from":3350
      , "to":3261
    }
    , {
      "from":3350
      , "to":3263
    }
    , {
      "from":3350
      , "to":3265
    }
    , {
      "from":3350
      , "to":3267
    }
    , {
      "from":3350
      , "to":3269
    }
    , {
      "from":3350
      , "to":3271
    }
    , {
      "from":3288
      , "to":3350
    }
    , {
      "from":3353
      , "to":3354
    }
    , {
      "from":3354
      , "to":3353
    }
    , {
      "from":3354
      , "to":3254
    }
    , {
      "from":3354
      , "to":3256
    }
    , {
      "from":3354
      , "to":3258
    }
    , {
      "from":3354
      , "to":3260
    }
    , {
      "from":3354
      , "to":3262
    }
    , {
      "from":3354
      , "to":3264
    }
    , {
      "from":3354
      , "to":3266
    }
    , {
      "from":3354
      , "to":3268
    }
    , {
      "from":3354
      , "to":3276
    }
    , {
      "from":3286
      , "to":3354
    }
    , {
      "from":3302
      , "to":3354
    }
    , {
      "from":3355
      , "to":3356
    }
    , {
      "from":3356
      , "to":3355
    }
    , {
      "from":3356
      , "to":3255
    }
    , {
      "from":3356
      , "to":3257
    }
    , {
      "from":3356
      , "to":3259
    }
    , {
      "from":3356
      , "to":3261
    }
    , {
      "from":3356
      , "to":3263
    }
    , {
      "from":3356
      , "to":3265
    }
    , {
      "from":3356
      , "to":3267
    }
    , {
      "from":3356
      , "to":3269
    }
    , {
      "from":3356
      , "to":3282
    }
    , {
      "from":3298
      , "to":3356
    }
    , {
      "from":3359
      , "to":3360
    }
    , {
      "from":3360
      , "to":3359
    }
    , {
      "from":3360
      , "to":3254
    }
    , {
      "from":3360
      , "to":3256
    }
    , {
      "from":3360
      , "to":3258
    }
    , {
      "from":3360
      , "to":3260
    }
    , {
      "from":3360
      , "to":3262
    }
    , {
      "from":3360
      , "to":3264
    }
    , {
      "from":3360
      , "to":3266
    }
    , {
      "from":3360
      , "to":3268
    }
    , {
      "from":3360
      , "to":3276
    }
    , {
      "from":3286
      , "to":3360
    }
    , {
      "from":3302
      , "to":3360
    }
    , {
      "from":3361
      , "to":3362
    }
    , {
      "from":3362
      , "to":3361
    }
    , {
      "from":3362
      , "to":3255
    }
    , {
      "from":3362
      , "to":3257
    }
    , {
      "from":3362
      , "to":3259
    }
    , {
      "from":3362
      , "to":3261
    }
    , {
      "from":3362
      , "to":3263
    }
    , {
      "from":3362
      , "to":3265
    }
    , {
      "from":3362
      , "to":3267
    }
    , {
      "from":3362
      , "to":3269
    }
    , {
      "from":3362
      , "to":3272
    }
    , {
      "from":3289
      , "to":3362
    }
    , {
      "from":3365
      , "to":3366
    }
    , {
      "from":3366
      , "to":3365
    }
    , {
      "from":3366
      , "to":3254
    }
    , {
      "from":3366
      , "to":3256
    }
    , {
      "from":3366
      , "to":3258
    }
    , {
      "from":3366
      , "to":3260
    }
    , {
      "from":3366
      , "to":3262
    }
    , {
      "from":3366
      , "to":3264
    }
    , {
      "from":3366
      , "to":3266
    }
    , {
      "from":3366
      , "to":3268
    }
    , {
      "from":3366
      , "to":3276
    }
    , {
      "from":3286
      , "to":3366
    }
    , {
      "from":3302
      , "to":3366
    }
    , {
      "from":3367
      , "to":3368
    }
    , {
      "from":3368
      , "to":3367
    }
    , {
      "from":3368
      , "to":3255
    }
    , {
      "from":3368
      , "to":3257
    }
    , {
      "from":3368
      , "to":3259
    }
    , {
      "from":3368
      , "to":3261
    }
    , {
      "from":3368
      , "to":3263
    }
    , {
      "from":3368
      , "to":3265
    }
    , {
      "from":3368
      , "to":3267
    }
    , {
      "from":3368
      , "to":3269
    }
    , {
      "from":3368
      , "to":3283
    }
    , {
      "from":3299
      , "to":3368
    }
    , {
      "from":3371
      , "to":3372
    }
    , {
      "from":3372
      , "to":3371
    }
    , {
      "from":3372
      , "to":3254
    }
    , {
      "from":3372
      , "to":3256
    }
    , {
      "from":3372
      , "to":3258
    }
    , {
      "from":3372
      , "to":3260
    }
    , {
      "from":3372
      , "to":3262
    }
    , {
      "from":3372
      , "to":3264
    }
    , {
      "from":3372
      , "to":3266
    }
    , {
      "from":3372
      , "to":3268
    }
    , {
      "from":3372
      , "to":3276
    }
    , {
      "from":3286
      , "to":3372
    }
    , {
      "from":3302
      , "to":3372
    }
    , {
      "from":3373
      , "to":3374
    }
    , {
      "from":3374
      , "to":3373
    }
    , {
      "from":3374
      , "to":3255
    }
    , {
      "from":3374
      , "to":3257
    }
    , {
      "from":3374
      , "to":3259
    }
    , {
      "from":3374
      , "to":3261
    }
    , {
      "from":3374
      , "to":3263
    }
    , {
      "from":3374
      , "to":3265
    }
    , {
      "from":3374
      , "to":3267
    }
    , {
      "from":3374
      , "to":3269
    }
    , {
      "from":3374
      , "to":3273
    }
    , {
      "from":3290
      , "to":3374
    }
    , {
      "from":3377
      , "to":3378
    }
    , {
      "from":3378
      , "to":3377
    }
    , {
      "from":3378
      , "to":3254
    }
    , {
      "from":3378
      , "to":3256
    }
    , {
      "from":3378
      , "to":3258
    }
    , {
      "from":3378
      , "to":3260
    }
    , {
      "from":3378
      , "to":3262
    }
    , {
      "from":3378
      , "to":3264
    }
    , {
      "from":3378
      , "to":3266
    }
    , {
      "from":3378
      , "to":3268
    }
    , {
      "from":3378
      , "to":3276
    }
    , {
      "from":3286
      , "to":3378
    }
    , {
      "from":3302
      , "to":3378
    }
    , {
      "from":3379
      , "to":3380
    }
    , {
      "from":3380
      , "to":3379
    }
    , {
      "from":3380
      , "to":3255
    }
    , {
      "from":3380
      , "to":3257
    }
    , {
      "from":3380
      , "to":3259
    }
    , {
      "from":3380
      , "to":3261
    }
    , {
      "from":3380
      , "to":3263
    }
    , {
      "from":3380
      , "to":3265
    }
    , {
      "from":3380
      , "to":3267
    }
    , {
      "from":3380
      , "to":3269
    }
    , {
      "from":3380
      , "to":3284
    }
    , {
      "from":3300
      , "to":3380
    }
    , {
      "from":3383
      , "to":3384
    }
    , {
      "from":3384
      , "to":3383
    }
    , {
      "from":3384
      , "to":3254
    }
    , {
      "from":3384
      , "to":3256
    }
    , {
      "from":3384
      , "to":3258
    }
    , {
      "from":3384
      , "to":3260
    }
    , {
      "from":3384
      , "to":3262
    }
    , {
      "from":3384
      , "to":3264
    }
    , {
      "from":3384
      , "to":3266
    }
    , {
      "from":3384
      , "to":3268
    }
    , {
      "from":3384
      , "to":3276
    }
    , {
      "from":3286
      , "to":3384
    }
    , {
      "from":3302
      , "to":3384
    }
    , {
      "from":3385
      , "to":3386
    }
    , {
      "from":3386
      , "to":3385
    }
    , {
      "from":3386
      , "to":3255
    }
    , {
      "from":3386
      , "to":3257
    }
    , {
      "from":3386
      , "to":3259
    }
    , {
      "from":3386
      , "to":3261
    }
    , {
      "from":3386
      , "to":3263
    }
    , {
      "from":3386
      , "to":3265
    }
    , {
      "from":3386
      , "to":3267
    }
    , {
      "from":3386
      , "to":3269
    }
    , {
      "from":3386
      , "to":3274
    }
    , {
      "from":3291
      , "to":3386
    }
    , {
      "from":3389
      , "to":3390
    }
    , {
      "from":3390
      , "to":3389
    }
    , {
      "from":3390
      , "to":3254
    }
    , {
      "from":3390
      , "to":3256
    }
    , {
      "from":3390
      , "to":3258
    }
    , {
      "from":3390
      , "to":3260
    }
    , {
      "from":3390
      , "to":3262
    }
    , {
      "from":3390
      , "to":3264
    }
    , {
      "from":3390
      , "to":3266
    }
    , {
      "from":3390
      , "to":3268
    }
    , {
      "from":3390
      , "to":3276
    }
    , {
      "from":3286
      , "to":3390
    }
    , {
      "from":3302
      , "to":3390
    }
    , {
      "from":3391
      , "to":3392
    }
    , {
      "from":3392
      , "to":3391
    }
    , {
      "from":3392
      , "to":3255
    }
    , {
      "from":3392
      , "to":3257
    }
    , {
      "from":3392
      , "to":3259
    }
    , {
      "from":3392
      , "to":3261
    }
    , {
      "from":3392
      , "to":3263
    }
    , {
      "from":3392
      , "to":3265
    }
    , {
      "from":3392
      , "to":3267
    }
    , {
      "from":3392
      , "to":3269
    }
    , {
      "from":3392
      , "to":3285
    }
    , {
      "from":3301
      , "to":3392
    }
    , {
      "from":3395
      , "to":3396
    }
    , {
      "from":3396
      , "to":3395
    }
    , {
      "from":3396
      , "to":3254
    }
    , {
      "from":3396
      , "to":3256
    }
    , {
      "from":3396
      , "to":3258
    }
    , {
      "from":3396
      , "to":3260
    }
    , {
      "from":3396
      , "to":3262
    }
    , {
      "from":3396
      , "to":3264
    }
    , {
      "from":3396
      , "to":3266
    }
    , {
      "from":3396
      , "to":3268
    }
    , {
      "from":3396
      , "to":3276
    }
    , {
      "from":3286
      , "to":3396
    }
    , {
      "from":3302
      , "to":3396
    }
    , {
      "from":3397
      , "to":3398
    }
    , {
      "from":3398
      , "to":3397
    }
    , {
      "from":3398
      , "to":3255
    }
    , {
      "from":3398
      , "to":3257
    }
    , {
      "from":3398
      , "to":3259
    }
    , {
      "from":3398
      , "to":3261
    }
    , {
      "from":3398
      , "to":3263
    }
    , {
      "from":3398
      , "to":3265
    }
    , {
      "from":3398
      , "to":3267
    }
    , {
      "from":3398
      , "to":3269
    }
    , {
      "from":3398
      , "to":3275
    }
    , {
      "from":3292
      , "to":3398
    }
    , {
      "from":3401
      , "to":3402
    }
    , {
      "from":3402
      , "to":3401
    }
    , {
      "from":3402
      , "to":3254
    }
    , {
      "from":3402
      , "to":3256
    }
    , {
      "from":3402
      , "to":3258
    }
    , {
      "from":3402
      , "to":3260
    }
    , {
      "from":3402
      , "to":3262
    }
    , {
      "from":3402
      , "to":3264
    }
    , {
      "from":3402
      , "to":3266
    }
    , {
      "from":3402
      , "to":3268
    }
    , {
      "from":3286
      , "to":3402
    }
    , {
      "from":3302
      , "to":3402
    }
    , {
      "from":3403
      , "to":3404
    }
    , {
      "from":3404
      , "to":3255
    }
    , {
      "from":3404
      , "to":3257
    }
    , {
      "from":3404
      , "to":3259
    }
    , {
      "from":3404
      , "to":3261
    }
    , {
      "from":3404
      , "to":3263
    }
    , {
      "from":3404
      , "to":3265
    }
    , {
      "from":3404
      , "to":3267
    }
    , {
      "from":3404
      , "to":3269
    }
    , {
      "from":3404
      , "to":3276
    }
    , {
      "from":3407
      , "to":3408
    }
    , {
      "from":3408
      , "to":3407
    }
    , {
      "from":3408
      , "to":3254
    }
    , {
      "from":3408
      , "to":3256
    }
    , {
      "from":3408
      , "to":3258
    }
    , {
      "from":3408
      , "to":3260
    }
    , {
      "from":3408
      , "to":3262
    }
    , {
      "from":3408
      , "to":3264
    }
    , {
      "from":3408
      , "to":3266
    }
    , {
      "from":3408
      , "to":3268
    }
    , {
      "from":3408
      , "to":3276
    }
    , {
      "from":3286
      , "to":3408
    }
    , {
      "from":3302
      , "to":3408
    }
    , {
      "from":3409
      , "to":3410
    }
    , {
      "from":3410
      , "to":3409
    }
    , {
      "from":3410
      , "to":3255
    }
    , {
      "from":3410
      , "to":3257
    }
    , {
      "from":3410
      , "to":3259
    }
    , {
      "from":3410
      , "to":3261
    }
    , {
      "from":3410
      , "to":3263
    }
    , {
      "from":3410
      , "to":3265
    }
    , {
      "from":3410
      , "to":3267
    }
    , {
      "from":3410
      , "to":3269
    }
    , {
      "from":3410
      , "to":3279
    }
    , {
      "from":3293
      , "to":3410
    }
    , {
      "from":3413
      , "to":3414
    }
    , {
      "from":3414
      , "to":3413
    }
    , {
      "from":3414
      , "to":3254
    }
    , {
      "from":3414
      , "to":3256
    }
    , {
      "from":3414
      , "to":3258
    }
    , {
      "from":3414
      , "to":3260
    }
    , {
      "from":3414
      , "to":3262
    }
    , {
      "from":3414
      , "to":3264
    }
    , {
      "from":3414
      , "to":3266
    }
    , {
      "from":3414
      , "to":3268
    }
    , {
      "from":3414
      , "to":3276
    }
    , {
      "from":3286
      , "to":3414
    }
    , {
      "from":3302
      , "to":3414
    }
    , {
      "from":3415
      , "to":3416
    }
    , {
      "from":3416
      , "to":3415
    }
    , {
      "from":3416
      , "to":3255
    }
    , {
      "from":3416
      , "to":3257
    }
    , {
      "from":3416
      , "to":3259
    }
    , {
      "from":3416
      , "to":3261
    }
    , {
      "from":3416
      , "to":3263
    }
    , {
      "from":3416
      , "to":3265
    }
    , {
      "from":3416
      , "to":3267
    }
    , {
      "from":3416
      , "to":3269
    }
    , {
      "from":3416
      , "to":3277
    }
    , {
      "from":3294
      , "to":3416
    }
    , {
      "from":3419
      , "to":3420
    }
    , {
      "from":3420
      , "to":3419
    }
    , {
      "from":3420
      , "to":3254
    }
    , {
      "from":3420
      , "to":3256
    }
    , {
      "from":3420
      , "to":3258
    }
    , {
      "from":3420
      , "to":3260
    }
    , {
      "from":3420
      , "to":3262
    }
    , {
      "from":3420
      , "to":3264
    }
    , {
      "from":3420
      , "to":3266
    }
    , {
      "from":3420
      , "to":3268
    }
    , {
      "from":3420
      , "to":3276
    }
    , {
      "from":3286
      , "to":3420
    }
    , {
      "from":3302
      , "to":3420
    }
    , {
      "from":3421
      , "to":3422
    }
    , {
      "from":3422
      , "to":3421
    }
    , {
      "from":3422
      , "to":3255
    }
    , {
      "from":3422
      , "to":3257
    }
    , {
      "from":3422
      , "to":3259
    }
    , {
      "from":3422
      , "to":3261
    }
    , {
      "from":3422
      , "to":3263
    }
    , {
      "from":3422
      , "to":3265
    }
    , {
      "from":3422
      , "to":3267
    }
    , {
      "from":3422
      , "to":3269
    }
    , {
      "from":3422
      , "to":3278
    }
    , {
      "from":3295
      , "to":3422
    }
    , {
      "from":3425
      , "to":3426
    }
    , {
      "from":3426
      , "to":3425
    }
    , {
      "from":3426
      , "to":3254
    }
    , {
      "from":3426
      , "to":3256
    }
    , {
      "from":3426
      , "to":3258
    }
    , {
      "from":3426
      , "to":3260
    }
    , {
      "from":3426
      , "to":3262
    }
    , {
      "from":3426
      , "to":3264
    }
    , {
      "from":3426
      , "to":3266
    }
    , {
      "from":3426
      , "to":3268
    }
    , {
      "from":3426
      , "to":3276
    }
    , {
      "from":3286
      , "to":3426
    }
    , {
      "from":3302
      , "to":3426
    }
    , {
      "from":3427
      , "to":3428
    }
    , {
      "from":3428
      , "to":3427
    }
    , {
      "from":3428
      , "to":3255
    }
    , {
      "from":3428
      , "to":3257
    }
    , {
      "from":3428
      , "to":3259
    }
    , {
      "from":3428
      , "to":3261
    }
    , {
      "from":3428
      , "to":3263
    }
    , {
      "from":3428
      , "to":3265
    }
    , {
      "from":3428
      , "to":3267
    }
    , {
      "from":3428
      , "to":3269
    }
    , {
      "from":3428
      , "to":3280
    }
    , {
      "from":3296
      , "to":3428
    }
    , {
      "from":3431
      , "to":3432
    }
    , {
      "from":3432
      , "to":3431
    }
    , {
      "from":3432
      , "to":3254
    }
    , {
      "from":3432
      , "to":3256
    }
    , {
      "from":3432
      , "to":3258
    }
    , {
      "from":3432
      , "to":3260
    }
    , {
      "from":3432
      , "to":3262
    }
    , {
      "from":3432
      , "to":3264
    }
    , {
      "from":3432
      , "to":3266
    }
    , {
      "from":3432
      , "to":3268
    }
    , {
      "from":3432
      , "to":3276
    }
    , {
      "from":3286
      , "to":3432
    }
    , {
      "from":3302
      , "to":3432
    }
    , {
      "from":3433
      , "to":3434
    }
    , {
      "from":3434
      , "to":3433
    }
    , {
      "from":3434
      , "to":3255
    }
    , {
      "from":3434
      , "to":3257
    }
    , {
      "from":3434
      , "to":3259
    }
    , {
      "from":3434
      , "to":3261
    }
    , {
      "from":3434
      , "to":3263
    }
    , {
      "from":3434
      , "to":3265
    }
    , {
      "from":3434
      , "to":3267
    }
    , {
      "from":3434
      , "to":3269
    }
    , {
      "from":3434
      , "to":3270
    }
    , {
      "from":3287
      , "to":3434
    }
    , {
      "from":3437
      , "to":3438
    }
    , {
      "from":3438
      , "to":3437
    }
    , {
      "from":3438
      , "to":3254
    }
    , {
      "from":3438
      , "to":3256
    }
    , {
      "from":3438
      , "to":3258
    }
    , {
      "from":3438
      , "to":3260
    }
    , {
      "from":3438
      , "to":3262
    }
    , {
      "from":3438
      , "to":3264
    }
    , {
      "from":3438
      , "to":3266
    }
    , {
      "from":3438
      , "to":3268
    }
    , {
      "from":3438
      , "to":3276
    }
    , {
      "from":3286
      , "to":3438
    }
    , {
      "from":3302
      , "to":3438
    }
    , {
      "from":3439
      , "to":3440
    }
    , {
      "from":3440
      , "to":3439
    }
    , {
      "from":3440
      , "to":3255
    }
    , {
      "from":3440
      , "to":3257
    }
    , {
      "from":3440
      , "to":3259
    }
    , {
      "from":3440
      , "to":3261
    }
    , {
      "from":3440
      , "to":3263
    }
    , {
      "from":3440
      , "to":3265
    }
    , {
      "from":3440
      , "to":3267
    }
    , {
      "from":3440
      , "to":3269
    }
    , {
      "from":3440
      , "to":3281
    }
    , {
      "from":3297
      , "to":3440
    }
    , {
      "from":3443
      , "to":3444
    }
    , {
      "from":3444
      , "to":3443
    }
    , {
      "from":3444
      , "to":3254
    }
    , {
      "from":3444
      , "to":3256
    }
    , {
      "from":3444
      , "to":3258
    }
    , {
      "from":3444
      , "to":3260
    }
    , {
      "from":3444
      , "to":3262
    }
    , {
      "from":3444
      , "to":3264
    }
    , {
      "from":3444
      , "to":3266
    }
    , {
      "from":3444
      , "to":3268
    }
    , {
      "from":3444
      , "to":3276
    }
    , {
      "from":3286
      , "to":3444
    }
    , {
      "from":3302
      , "to":3444
    }
    , {
      "from":3445
      , "to":3446
    }
    , {
      "from":3446
      , "to":3445
    }
    , {
      "from":3446
      , "to":3255
    }
    , {
      "from":3446
      , "to":3257
    }
    , {
      "from":3446
      , "to":3259
    }
    , {
      "from":3446
      , "to":3261
    }
    , {
      "from":3446
      , "to":3263
    }
    , {
      "from":3446
      , "to":3265
    }
    , {
      "from":3446
      , "to":3267
    }
    , {
      "from":3446
      , "to":3269
    }
    , {
      "from":3446
      , "to":3271
    }
    , {
      "from":3288
      , "to":3446
    }
    , {
      "from":3449
      , "to":3450
    }
    , {
      "from":3450
      , "to":3449
    }
    , {
      "from":3450
      , "to":3254
    }
    , {
      "from":3450
      , "to":3256
    }
    , {
      "from":3450
      , "to":3258
    }
    , {
      "from":3450
      , "to":3260
    }
    , {
      "from":3450
      , "to":3262
    }
    , {
      "from":3450
      , "to":3264
    }
    , {
      "from":3450
      , "to":3266
    }
    , {
      "from":3450
      , "to":3268
    }
    , {
      "from":3450
      , "to":3276
    }
    , {
      "from":3286
      , "to":3450
    }
    , {
      "from":3302
      , "to":3450
    }
    , {
      "from":3451
      , "to":3452
    }
    , {
      "from":3452
      , "to":3451
    }
    , {
      "from":3452
      , "to":3255
    }
    , {
      "from":3452
      , "to":3257
    }
    , {
      "from":3452
      , "to":3259
    }
    , {
      "from":3452
      , "to":3261
    }
    , {
      "from":3452
      , "to":3263
    }
    , {
      "from":3452
      , "to":3265
    }
    , {
      "from":3452
      , "to":3267
    }
    , {
      "from":3452
      , "to":3269
    }
    , {
      "from":3452
      , "to":3282
    }
    , {
      "from":3298
      , "to":3452
    }
    , {
      "from":3455
      , "to":3456
    }
    , {
      "from":3456
      , "to":3455
    }
    , {
      "from":3456
      , "to":3254
    }
    , {
      "from":3456
      , "to":3256
    }
    , {
      "from":3456
      , "to":3258
    }
    , {
      "from":3456
      , "to":3260
    }
    , {
      "from":3456
      , "to":3262
    }
    , {
      "from":3456
      , "to":3264
    }
    , {
      "from":3456
      , "to":3266
    }
    , {
      "from":3456
      , "to":3268
    }
    , {
      "from":3456
      , "to":3276
    }
    , {
      "from":3286
      , "to":3456
    }
    , {
      "from":3302
      , "to":3456
    }
    , {
      "from":3457
      , "to":3458
    }
    , {
      "from":3458
      , "to":3457
    }
    , {
      "from":3458
      , "to":3255
    }
    , {
      "from":3458
      , "to":3257
    }
    , {
      "from":3458
      , "to":3259
    }
    , {
      "from":3458
      , "to":3261
    }
    , {
      "from":3458
      , "to":3263
    }
    , {
      "from":3458
      , "to":3265
    }
    , {
      "from":3458
      , "to":3267
    }
    , {
      "from":3458
      , "to":3269
    }
    , {
      "from":3458
      , "to":3272
    }
    , {
      "from":3289
      , "to":3458
    }
    , {
      "from":3461
      , "to":3462
    }
    , {
      "from":3462
      , "to":3461
    }
    , {
      "from":3462
      , "to":3254
    }
    , {
      "from":3462
      , "to":3256
    }
    , {
      "from":3462
      , "to":3258
    }
    , {
      "from":3462
      , "to":3260
    }
    , {
      "from":3462
      , "to":3262
    }
    , {
      "from":3462
      , "to":3264
    }
    , {
      "from":3462
      , "to":3266
    }
    , {
      "from":3462
      , "to":3268
    }
    , {
      "from":3462
      , "to":3276
    }
    , {
      "from":3286
      , "to":3462
    }
    , {
      "from":3302
      , "to":3462
    }
    , {
      "from":3463
      , "to":3464
    }
    , {
      "from":3464
      , "to":3463
    }
    , {
      "from":3464
      , "to":3255
    }
    , {
      "from":3464
      , "to":3257
    }
    , {
      "from":3464
      , "to":3259
    }
    , {
      "from":3464
      , "to":3261
    }
    , {
      "from":3464
      , "to":3263
    }
    , {
      "from":3464
      , "to":3265
    }
    , {
      "from":3464
      , "to":3267
    }
    , {
      "from":3464
      , "to":3269
    }
    , {
      "from":3464
      , "to":3283
    }
    , {
      "from":3299
      , "to":3464
    }
    , {
      "from":3467
      , "to":3468
    }
    , {
      "from":3468
      , "to":3467
    }
    , {
      "from":3468
      , "to":3254
    }
    , {
      "from":3468
      , "to":3256
    }
    , {
      "from":3468
      , "to":3258
    }
    , {
      "from":3468
      , "to":3260
    }
    , {
      "from":3468
      , "to":3262
    }
    , {
      "from":3468
      , "to":3264
    }
    , {
      "from":3468
      , "to":3266
    }
    , {
      "from":3468
      , "to":3268
    }
    , {
      "from":3468
      , "to":3276
    }
    , {
      "from":3286
      , "to":3468
    }
    , {
      "from":3302
      , "to":3468
    }
    , {
      "from":3469
      , "to":3470
    }
    , {
      "from":3470
      , "to":3469
    }
    , {
      "from":3470
      , "to":3255
    }
    , {
      "from":3470
      , "to":3257
    }
    , {
      "from":3470
      , "to":3259
    }
    , {
      "from":3470
      , "to":3261
    }
    , {
      "from":3470
      , "to":3263
    }
    , {
      "from":3470
      , "to":3265
    }
    , {
      "from":3470
      , "to":3267
    }
    , {
      "from":3470
      , "to":3269
    }
    , {
      "from":3470
      , "to":3273
    }
    , {
      "from":3290
      , "to":3470
    }
    , {
      "from":3473
      , "to":3474
    }
    , {
      "from":3474
      , "to":3473
    }
    , {
      "from":3474
      , "to":3254
    }
    , {
      "from":3474
      , "to":3256
    }
    , {
      "from":3474
      , "to":3258
    }
    , {
      "from":3474
      , "to":3260
    }
    , {
      "from":3474
      , "to":3262
    }
    , {
      "from":3474
      , "to":3264
    }
    , {
      "from":3474
      , "to":3266
    }
    , {
      "from":3474
      , "to":3268
    }
    , {
      "from":3474
      , "to":3276
    }
    , {
      "from":3286
      , "to":3474
    }
    , {
      "from":3302
      , "to":3474
    }
    , {
      "from":3475
      , "to":3476
    }
    , {
      "from":3476
      , "to":3475
    }
    , {
      "from":3476
      , "to":3255
    }
    , {
      "from":3476
      , "to":3257
    }
    , {
      "from":3476
      , "to":3259
    }
    , {
      "from":3476
      , "to":3261
    }
    , {
      "from":3476
      , "to":3263
    }
    , {
      "from":3476
      , "to":3265
    }
    , {
      "from":3476
      , "to":3267
    }
    , {
      "from":3476
      , "to":3269
    }
    , {
      "from":3476
      , "to":3284
    }
    , {
      "from":3300
      , "to":3476
    }
    , {
      "from":3479
      , "to":3480
    }
    , {
      "from":3480
      , "to":3479
    }
    , {
      "from":3480
      , "to":3254
    }
    , {
      "from":3480
      , "to":3256
    }
    , {
      "from":3480
      , "to":3258
    }
    , {
      "from":3480
      , "to":3260
    }
    , {
      "from":3480
      , "to":3262
    }
    , {
      "from":3480
      , "to":3264
    }
    , {
      "from":3480
      , "to":3266
    }
    , {
      "from":3480
      , "to":3268
    }
    , {
      "from":3480
      , "to":3276
    }
    , {
      "from":3286
      , "to":3480
    }
    , {
      "from":3302
      , "to":3480
    }
    , {
      "from":3481
      , "to":3482
    }
    , {
      "from":3482
      , "to":3481
    }
    , {
      "from":3482
      , "to":3255
    }
    , {
      "from":3482
      , "to":3257
    }
    , {
      "from":3482
      , "to":3259
    }
    , {
      "from":3482
      , "to":3261
    }
    , {
      "from":3482
      , "to":3263
    }
    , {
      "from":3482
      , "to":3265
    }
    , {
      "from":3482
      , "to":3267
    }
    , {
      "from":3482
      , "to":3269
    }
    , {
      "from":3482
      , "to":3274
    }
    , {
      "from":3291
      , "to":3482
    }
    , {
      "from":3485
      , "to":3486
    }
    , {
      "from":3486
      , "to":3485
    }
    , {
      "from":3486
      , "to":3254
    }
    , {
      "from":3486
      , "to":3256
    }
    , {
      "from":3486
      , "to":3258
    }
    , {
      "from":3486
      , "to":3260
    }
    , {
      "from":3486
      , "to":3262
    }
    , {
      "from":3486
      , "to":3264
    }
    , {
      "from":3486
      , "to":3266
    }
    , {
      "from":3486
      , "to":3268
    }
    , {
      "from":3486
      , "to":3276
    }
    , {
      "from":3286
      , "to":3486
    }
    , {
      "from":3302
      , "to":3486
    }
    , {
      "from":3487
      , "to":3488
    }
    , {
      "from":3488
      , "to":3487
    }
    , {
      "from":3488
      , "to":3255
    }
    , {
      "from":3488
      , "to":3257
    }
    , {
      "from":3488
      , "to":3259
    }
    , {
      "from":3488
      , "to":3261
    }
    , {
      "from":3488
      , "to":3263
    }
    , {
      "from":3488
      , "to":3265
    }
    , {
      "from":3488
      , "to":3267
    }
    , {
      "from":3488
      , "to":3269
    }
    , {
      "from":3488
      , "to":3285
    }
    , {
      "from":3301
      , "to":3488
    }
    , {
      "from":3491
      , "to":3492
    }
    , {
      "from":3492
      , "to":3491
    }
    , {
      "from":3492
      , "to":3254
    }
    , {
      "from":3492
      , "to":3256
    }
    , {
      "from":3492
      , "to":3258
    }
    , {
      "from":3492
      , "to":3260
    }
    , {
      "from":3492
      , "to":3262
    }
    , {
      "from":3492
      , "to":3264
    }
    , {
      "from":3492
      , "to":3266
    }
    , {
      "from":3492
      , "to":3268
    }
    , {
      "from":3492
      , "to":3276
    }
    , {
      "from":3286
      , "to":3492
    }
    , {
      "from":3302
      , "to":3492
    }
    , {
      "from":3493
      , "to":3494
    }
    , {
      "from":3494
      , "to":3493
    }
    , {
      "from":3494
      , "to":3255
    }
    , {
      "from":3494
      , "to":3257
    }
    , {
      "from":3494
      , "to":3259
    }
    , {
      "from":3494
      , "to":3261
    }
    , {
      "from":3494
      , "to":3263
    }
    , {
      "from":3494
      , "to":3265
    }
    , {
      "from":3494
      , "to":3267
    }
    , {
      "from":3494
      , "to":3269
    }
    , {
      "from":3494
      , "to":3275
    }
    , {
      "from":3292
      , "to":3494
    }
    , {
      "from":3552
      , "to":3553
    }
    , {
      "from":3553
      , "to":3552
    }
    , {
      "from":3553
      , "to":3496
    }
    , {
      "from":3553
      , "to":3498
    }
    , {
      "from":3553
      , "to":3500
    }
    , {
      "from":3553
      , "to":3502
    }
    , {
      "from":3553
      , "to":3504
    }
    , {
      "from":3553
      , "to":3506
    }
    , {
      "from":3553
      , "to":3508
    }
    , {
      "from":3553
      , "to":3510
    }
    , {
      "from":3553
      , "to":3513
    }
    , {
      "from":3523
      , "to":3553
    }
    , {
      "from":3533
      , "to":3553
    }
    , {
      "from":3535
      , "to":3553
    }
    , {
      "from":3537
      , "to":3553
    }
    , {
      "from":3539
      , "to":3553
    }
    , {
      "from":3541
      , "to":3553
    }
    , {
      "from":3543
      , "to":3553
    }
    , {
      "from":3545
      , "to":3553
    }
    , {
      "from":3547
      , "to":3553
    }
    , {
      "from":3549
      , "to":3553
    }
    , {
      "from":3554
      , "to":3555
    }
    , {
      "from":3555
      , "to":3554
    }
    , {
      "from":3555
      , "to":3497
    }
    , {
      "from":3555
      , "to":3499
    }
    , {
      "from":3555
      , "to":3501
    }
    , {
      "from":3555
      , "to":3503
    }
    , {
      "from":3555
      , "to":3505
    }
    , {
      "from":3555
      , "to":3507
    }
    , {
      "from":3555
      , "to":3509
    }
    , {
      "from":3555
      , "to":3511
    }
    , {
      "from":3555
      , "to":3512
    }
    , {
      "from":3555
      , "to":3516
    }
    , {
      "from":3524
      , "to":3555
    }
    , {
      "from":3534
      , "to":3555
    }
    , {
      "from":3536
      , "to":3555
    }
    , {
      "from":3538
      , "to":3555
    }
    , {
      "from":3540
      , "to":3555
    }
    , {
      "from":3542
      , "to":3555
    }
    , {
      "from":3544
      , "to":3555
    }
    , {
      "from":3546
      , "to":3555
    }
    , {
      "from":3548
      , "to":3555
    }
    , {
      "from":3558
      , "to":3559
    }
    , {
      "from":3559
      , "to":3558
    }
    , {
      "from":3559
      , "to":3496
    }
    , {
      "from":3559
      , "to":3499
    }
    , {
      "from":3559
      , "to":3501
    }
    , {
      "from":3559
      , "to":3503
    }
    , {
      "from":3559
      , "to":3505
    }
    , {
      "from":3559
      , "to":3507
    }
    , {
      "from":3559
      , "to":3509
    }
    , {
      "from":3559
      , "to":3511
    }
    , {
      "from":3559
      , "to":3513
    }
    , {
      "from":3523
      , "to":3559
    }
    , {
      "from":3532
      , "to":3559
    }
    , {
      "from":3533
      , "to":3559
    }
    , {
      "from":3536
      , "to":3559
    }
    , {
      "from":3538
      , "to":3559
    }
    , {
      "from":3540
      , "to":3559
    }
    , {
      "from":3542
      , "to":3559
    }
    , {
      "from":3544
      , "to":3559
    }
    , {
      "from":3546
      , "to":3559
    }
    , {
      "from":3548
      , "to":3559
    }
    , {
      "from":3549
      , "to":3559
    }
    , {
      "from":3560
      , "to":3561
    }
    , {
      "from":3561
      , "to":3560
    }
    , {
      "from":3561
      , "to":3497
    }
    , {
      "from":3561
      , "to":3498
    }
    , {
      "from":3561
      , "to":3500
    }
    , {
      "from":3561
      , "to":3502
    }
    , {
      "from":3561
      , "to":3504
    }
    , {
      "from":3561
      , "to":3506
    }
    , {
      "from":3561
      , "to":3508
    }
    , {
      "from":3561
      , "to":3510
    }
    , {
      "from":3561
      , "to":3512
    }
    , {
      "from":3561
      , "to":3514
    }
    , {
      "from":3561
      , "to":3515
    }
    , {
      "from":3525
      , "to":3561
    }
    , {
      "from":3534
      , "to":3561
    }
    , {
      "from":3535
      , "to":3561
    }
    , {
      "from":3537
      , "to":3561
    }
    , {
      "from":3539
      , "to":3561
    }
    , {
      "from":3541
      , "to":3561
    }
    , {
      "from":3543
      , "to":3561
    }
    , {
      "from":3545
      , "to":3561
    }
    , {
      "from":3547
      , "to":3561
    }
    , {
      "from":3564
      , "to":3565
    }
    , {
      "from":3565
      , "to":3564
    }
    , {
      "from":3565
      , "to":3496
    }
    , {
      "from":3565
      , "to":3498
    }
    , {
      "from":3565
      , "to":3500
    }
    , {
      "from":3565
      , "to":3502
    }
    , {
      "from":3565
      , "to":3504
    }
    , {
      "from":3565
      , "to":3506
    }
    , {
      "from":3565
      , "to":3508
    }
    , {
      "from":3565
      , "to":3510
    }
    , {
      "from":3565
      , "to":3513
    }
    , {
      "from":3523
      , "to":3565
    }
    , {
      "from":3533
      , "to":3565
    }
    , {
      "from":3535
      , "to":3565
    }
    , {
      "from":3537
      , "to":3565
    }
    , {
      "from":3539
      , "to":3565
    }
    , {
      "from":3541
      , "to":3565
    }
    , {
      "from":3543
      , "to":3565
    }
    , {
      "from":3545
      , "to":3565
    }
    , {
      "from":3547
      , "to":3565
    }
    , {
      "from":3549
      , "to":3565
    }
    , {
      "from":3566
      , "to":3567
    }
    , {
      "from":3567
      , "to":3566
    }
    , {
      "from":3567
      , "to":3497
    }
    , {
      "from":3567
      , "to":3499
    }
    , {
      "from":3567
      , "to":3501
    }
    , {
      "from":3567
      , "to":3503
    }
    , {
      "from":3567
      , "to":3505
    }
    , {
      "from":3567
      , "to":3507
    }
    , {
      "from":3567
      , "to":3509
    }
    , {
      "from":3567
      , "to":3511
    }
    , {
      "from":3567
      , "to":3512
    }
    , {
      "from":3567
      , "to":3517
    }
    , {
      "from":3526
      , "to":3567
    }
    , {
      "from":3534
      , "to":3567
    }
    , {
      "from":3536
      , "to":3567
    }
    , {
      "from":3538
      , "to":3567
    }
    , {
      "from":3540
      , "to":3567
    }
    , {
      "from":3542
      , "to":3567
    }
    , {
      "from":3544
      , "to":3567
    }
    , {
      "from":3546
      , "to":3567
    }
    , {
      "from":3548
      , "to":3567
    }
    , {
      "from":3570
      , "to":3571
    }
    , {
      "from":3571
      , "to":3570
    }
    , {
      "from":3571
      , "to":3496
    }
    , {
      "from":3571
      , "to":3498
    }
    , {
      "from":3571
      , "to":3500
    }
    , {
      "from":3571
      , "to":3502
    }
    , {
      "from":3571
      , "to":3504
    }
    , {
      "from":3571
      , "to":3506
    }
    , {
      "from":3571
      , "to":3508
    }
    , {
      "from":3571
      , "to":3510
    }
    , {
      "from":3571
      , "to":3513
    }
    , {
      "from":3523
      , "to":3571
    }
    , {
      "from":3533
      , "to":3571
    }
    , {
      "from":3535
      , "to":3571
    }
    , {
      "from":3537
      , "to":3571
    }
    , {
      "from":3539
      , "to":3571
    }
    , {
      "from":3541
      , "to":3571
    }
    , {
      "from":3543
      , "to":3571
    }
    , {
      "from":3545
      , "to":3571
    }
    , {
      "from":3547
      , "to":3571
    }
    , {
      "from":3549
      , "to":3571
    }
    , {
      "from":3572
      , "to":3573
    }
    , {
      "from":3573
      , "to":3572
    }
    , {
      "from":3573
      , "to":3497
    }
    , {
      "from":3573
      , "to":3499
    }
    , {
      "from":3573
      , "to":3501
    }
    , {
      "from":3573
      , "to":3503
    }
    , {
      "from":3573
      , "to":3505
    }
    , {
      "from":3573
      , "to":3507
    }
    , {
      "from":3573
      , "to":3509
    }
    , {
      "from":3573
      , "to":3511
    }
    , {
      "from":3573
      , "to":3512
    }
    , {
      "from":3573
      , "to":3518
    }
    , {
      "from":3527
      , "to":3573
    }
    , {
      "from":3534
      , "to":3573
    }
    , {
      "from":3536
      , "to":3573
    }
    , {
      "from":3538
      , "to":3573
    }
    , {
      "from":3540
      , "to":3573
    }
    , {
      "from":3542
      , "to":3573
    }
    , {
      "from":3544
      , "to":3573
    }
    , {
      "from":3546
      , "to":3573
    }
    , {
      "from":3548
      , "to":3573
    }
    , {
      "from":3576
      , "to":3577
    }
    , {
      "from":3577
      , "to":3576
    }
    , {
      "from":3577
      , "to":3496
    }
    , {
      "from":3577
      , "to":3498
    }
    , {
      "from":3577
      , "to":3500
    }
    , {
      "from":3577
      , "to":3502
    }
    , {
      "from":3577
      , "to":3504
    }
    , {
      "from":3577
      , "to":3506
    }
    , {
      "from":3577
      , "to":3508
    }
    , {
      "from":3577
      , "to":3510
    }
    , {
      "from":3577
      , "to":3513
    }
    , {
      "from":3523
      , "to":3577
    }
    , {
      "from":3533
      , "to":3577
    }
    , {
      "from":3535
      , "to":3577
    }
    , {
      "from":3537
      , "to":3577
    }
    , {
      "from":3539
      , "to":3577
    }
    , {
      "from":3541
      , "to":3577
    }
    , {
      "from":3543
      , "to":3577
    }
    , {
      "from":3545
      , "to":3577
    }
    , {
      "from":3547
      , "to":3577
    }
    , {
      "from":3549
      , "to":3577
    }
    , {
      "from":3578
      , "to":3579
    }
    , {
      "from":3579
      , "to":3578
    }
    , {
      "from":3579
      , "to":3497
    }
    , {
      "from":3579
      , "to":3499
    }
    , {
      "from":3579
      , "to":3501
    }
    , {
      "from":3579
      , "to":3503
    }
    , {
      "from":3579
      , "to":3505
    }
    , {
      "from":3579
      , "to":3507
    }
    , {
      "from":3579
      , "to":3509
    }
    , {
      "from":3579
      , "to":3511
    }
    , {
      "from":3579
      , "to":3512
    }
    , {
      "from":3579
      , "to":3519
    }
    , {
      "from":3528
      , "to":3579
    }
    , {
      "from":3534
      , "to":3579
    }
    , {
      "from":3536
      , "to":3579
    }
    , {
      "from":3538
      , "to":3579
    }
    , {
      "from":3540
      , "to":3579
    }
    , {
      "from":3542
      , "to":3579
    }
    , {
      "from":3544
      , "to":3579
    }
    , {
      "from":3546
      , "to":3579
    }
    , {
      "from":3548
      , "to":3579
    }
    , {
      "from":3582
      , "to":3583
    }
    , {
      "from":3583
      , "to":3582
    }
    , {
      "from":3583
      , "to":3496
    }
    , {
      "from":3583
      , "to":3498
    }
    , {
      "from":3583
      , "to":3500
    }
    , {
      "from":3583
      , "to":3502
    }
    , {
      "from":3583
      , "to":3504
    }
    , {
      "from":3583
      , "to":3506
    }
    , {
      "from":3583
      , "to":3508
    }
    , {
      "from":3583
      , "to":3510
    }
    , {
      "from":3583
      , "to":3513
    }
    , {
      "from":3523
      , "to":3583
    }
    , {
      "from":3533
      , "to":3583
    }
    , {
      "from":3535
      , "to":3583
    }
    , {
      "from":3537
      , "to":3583
    }
    , {
      "from":3539
      , "to":3583
    }
    , {
      "from":3541
      , "to":3583
    }
    , {
      "from":3543
      , "to":3583
    }
    , {
      "from":3545
      , "to":3583
    }
    , {
      "from":3547
      , "to":3583
    }
    , {
      "from":3549
      , "to":3583
    }
    , {
      "from":3584
      , "to":3585
    }
    , {
      "from":3585
      , "to":3584
    }
    , {
      "from":3585
      , "to":3497
    }
    , {
      "from":3585
      , "to":3499
    }
    , {
      "from":3585
      , "to":3501
    }
    , {
      "from":3585
      , "to":3503
    }
    , {
      "from":3585
      , "to":3505
    }
    , {
      "from":3585
      , "to":3507
    }
    , {
      "from":3585
      , "to":3509
    }
    , {
      "from":3585
      , "to":3511
    }
    , {
      "from":3585
      , "to":3512
    }
    , {
      "from":3585
      , "to":3520
    }
    , {
      "from":3529
      , "to":3585
    }
    , {
      "from":3534
      , "to":3585
    }
    , {
      "from":3536
      , "to":3585
    }
    , {
      "from":3538
      , "to":3585
    }
    , {
      "from":3540
      , "to":3585
    }
    , {
      "from":3542
      , "to":3585
    }
    , {
      "from":3544
      , "to":3585
    }
    , {
      "from":3546
      , "to":3585
    }
    , {
      "from":3548
      , "to":3585
    }
    , {
      "from":3588
      , "to":3589
    }
    , {
      "from":3589
      , "to":3588
    }
    , {
      "from":3589
      , "to":3496
    }
    , {
      "from":3589
      , "to":3498
    }
    , {
      "from":3589
      , "to":3500
    }
    , {
      "from":3589
      , "to":3502
    }
    , {
      "from":3589
      , "to":3504
    }
    , {
      "from":3589
      , "to":3506
    }
    , {
      "from":3589
      , "to":3508
    }
    , {
      "from":3589
      , "to":3510
    }
    , {
      "from":3589
      , "to":3513
    }
    , {
      "from":3523
      , "to":3589
    }
    , {
      "from":3533
      , "to":3589
    }
    , {
      "from":3535
      , "to":3589
    }
    , {
      "from":3537
      , "to":3589
    }
    , {
      "from":3539
      , "to":3589
    }
    , {
      "from":3541
      , "to":3589
    }
    , {
      "from":3543
      , "to":3589
    }
    , {
      "from":3545
      , "to":3589
    }
    , {
      "from":3547
      , "to":3589
    }
    , {
      "from":3549
      , "to":3589
    }
    , {
      "from":3590
      , "to":3591
    }
    , {
      "from":3591
      , "to":3590
    }
    , {
      "from":3591
      , "to":3497
    }
    , {
      "from":3591
      , "to":3499
    }
    , {
      "from":3591
      , "to":3501
    }
    , {
      "from":3591
      , "to":3503
    }
    , {
      "from":3591
      , "to":3505
    }
    , {
      "from":3591
      , "to":3507
    }
    , {
      "from":3591
      , "to":3509
    }
    , {
      "from":3591
      , "to":3511
    }
    , {
      "from":3591
      , "to":3512
    }
    , {
      "from":3591
      , "to":3521
    }
    , {
      "from":3530
      , "to":3591
    }
    , {
      "from":3534
      , "to":3591
    }
    , {
      "from":3536
      , "to":3591
    }
    , {
      "from":3538
      , "to":3591
    }
    , {
      "from":3540
      , "to":3591
    }
    , {
      "from":3542
      , "to":3591
    }
    , {
      "from":3544
      , "to":3591
    }
    , {
      "from":3546
      , "to":3591
    }
    , {
      "from":3548
      , "to":3591
    }
    , {
      "from":3594
      , "to":3595
    }
    , {
      "from":3595
      , "to":3594
    }
    , {
      "from":3595
      , "to":3496
    }
    , {
      "from":3595
      , "to":3498
    }
    , {
      "from":3595
      , "to":3500
    }
    , {
      "from":3595
      , "to":3502
    }
    , {
      "from":3595
      , "to":3504
    }
    , {
      "from":3595
      , "to":3506
    }
    , {
      "from":3595
      , "to":3508
    }
    , {
      "from":3595
      , "to":3510
    }
    , {
      "from":3595
      , "to":3513
    }
    , {
      "from":3523
      , "to":3595
    }
    , {
      "from":3533
      , "to":3595
    }
    , {
      "from":3535
      , "to":3595
    }
    , {
      "from":3537
      , "to":3595
    }
    , {
      "from":3539
      , "to":3595
    }
    , {
      "from":3541
      , "to":3595
    }
    , {
      "from":3543
      , "to":3595
    }
    , {
      "from":3545
      , "to":3595
    }
    , {
      "from":3547
      , "to":3595
    }
    , {
      "from":3549
      , "to":3595
    }
    , {
      "from":3596
      , "to":3597
    }
    , {
      "from":3597
      , "to":3596
    }
    , {
      "from":3597
      , "to":3497
    }
    , {
      "from":3597
      , "to":3499
    }
    , {
      "from":3597
      , "to":3501
    }
    , {
      "from":3597
      , "to":3503
    }
    , {
      "from":3597
      , "to":3505
    }
    , {
      "from":3597
      , "to":3507
    }
    , {
      "from":3597
      , "to":3509
    }
    , {
      "from":3597
      , "to":3511
    }
    , {
      "from":3597
      , "to":3512
    }
    , {
      "from":3597
      , "to":3522
    }
    , {
      "from":3531
      , "to":3597
    }
    , {
      "from":3534
      , "to":3597
    }
    , {
      "from":3536
      , "to":3597
    }
    , {
      "from":3538
      , "to":3597
    }
    , {
      "from":3540
      , "to":3597
    }
    , {
      "from":3542
      , "to":3597
    }
    , {
      "from":3544
      , "to":3597
    }
    , {
      "from":3546
      , "to":3597
    }
    , {
      "from":3548
      , "to":3597
    }
    , {
      "from":3600
      , "to":3601
    }
    , {
      "from":3601
      , "to":3600
    }
    , {
      "from":3601
      , "to":3496
    }
    , {
      "from":3601
      , "to":3498
    }
    , {
      "from":3601
      , "to":3500
    }
    , {
      "from":3601
      , "to":3502
    }
    , {
      "from":3601
      , "to":3504
    }
    , {
      "from":3601
      , "to":3506
    }
    , {
      "from":3601
      , "to":3508
    }
    , {
      "from":3601
      , "to":3510
    }
    , {
      "from":3601
      , "to":3513
    }
    , {
      "from":3523
      , "to":3601
    }
    , {
      "from":3533
      , "to":3601
    }
    , {
      "from":3535
      , "to":3601
    }
    , {
      "from":3537
      , "to":3601
    }
    , {
      "from":3539
      , "to":3601
    }
    , {
      "from":3541
      , "to":3601
    }
    , {
      "from":3543
      , "to":3601
    }
    , {
      "from":3545
      , "to":3601
    }
    , {
      "from":3547
      , "to":3601
    }
    , {
      "from":3549
      , "to":3601
    }
    , {
      "from":3602
      , "to":3603
    }
    , {
      "from":3603
      , "to":3602
    }
    , {
      "from":3603
      , "to":3497
    }
    , {
      "from":3603
      , "to":3499
    }
    , {
      "from":3603
      , "to":3501
    }
    , {
      "from":3603
      , "to":3503
    }
    , {
      "from":3603
      , "to":3505
    }
    , {
      "from":3603
      , "to":3507
    }
    , {
      "from":3603
      , "to":3509
    }
    , {
      "from":3603
      , "to":3511
    }
    , {
      "from":3603
      , "to":3512
    }
    , {
      "from":3603
      , "to":3516
    }
    , {
      "from":3524
      , "to":3603
    }
    , {
      "from":3534
      , "to":3603
    }
    , {
      "from":3536
      , "to":3603
    }
    , {
      "from":3538
      , "to":3603
    }
    , {
      "from":3540
      , "to":3603
    }
    , {
      "from":3542
      , "to":3603
    }
    , {
      "from":3544
      , "to":3603
    }
    , {
      "from":3546
      , "to":3603
    }
    , {
      "from":3548
      , "to":3603
    }
    , {
      "from":3606
      , "to":3607
    }
    , {
      "from":3607
      , "to":3606
    }
    , {
      "from":3607
      , "to":3496
    }
    , {
      "from":3607
      , "to":3499
    }
    , {
      "from":3607
      , "to":3501
    }
    , {
      "from":3607
      , "to":3503
    }
    , {
      "from":3607
      , "to":3505
    }
    , {
      "from":3607
      , "to":3507
    }
    , {
      "from":3607
      , "to":3509
    }
    , {
      "from":3607
      , "to":3511
    }
    , {
      "from":3607
      , "to":3513
    }
    , {
      "from":3523
      , "to":3607
    }
    , {
      "from":3532
      , "to":3607
    }
    , {
      "from":3533
      , "to":3607
    }
    , {
      "from":3536
      , "to":3607
    }
    , {
      "from":3538
      , "to":3607
    }
    , {
      "from":3540
      , "to":3607
    }
    , {
      "from":3542
      , "to":3607
    }
    , {
      "from":3544
      , "to":3607
    }
    , {
      "from":3546
      , "to":3607
    }
    , {
      "from":3548
      , "to":3607
    }
    , {
      "from":3549
      , "to":3607
    }
    , {
      "from":3608
      , "to":3609
    }
    , {
      "from":3609
      , "to":3608
    }
    , {
      "from":3609
      , "to":3497
    }
    , {
      "from":3609
      , "to":3498
    }
    , {
      "from":3609
      , "to":3500
    }
    , {
      "from":3609
      , "to":3502
    }
    , {
      "from":3609
      , "to":3504
    }
    , {
      "from":3609
      , "to":3506
    }
    , {
      "from":3609
      , "to":3508
    }
    , {
      "from":3609
      , "to":3510
    }
    , {
      "from":3609
      , "to":3512
    }
    , {
      "from":3609
      , "to":3514
    }
    , {
      "from":3609
      , "to":3515
    }
    , {
      "from":3525
      , "to":3609
    }
    , {
      "from":3534
      , "to":3609
    }
    , {
      "from":3535
      , "to":3609
    }
    , {
      "from":3537
      , "to":3609
    }
    , {
      "from":3539
      , "to":3609
    }
    , {
      "from":3541
      , "to":3609
    }
    , {
      "from":3543
      , "to":3609
    }
    , {
      "from":3545
      , "to":3609
    }
    , {
      "from":3547
      , "to":3609
    }
    , {
      "from":3612
      , "to":3613
    }
    , {
      "from":3613
      , "to":3612
    }
    , {
      "from":3613
      , "to":3496
    }
    , {
      "from":3613
      , "to":3498
    }
    , {
      "from":3613
      , "to":3500
    }
    , {
      "from":3613
      , "to":3502
    }
    , {
      "from":3613
      , "to":3504
    }
    , {
      "from":3613
      , "to":3506
    }
    , {
      "from":3613
      , "to":3508
    }
    , {
      "from":3613
      , "to":3510
    }
    , {
      "from":3613
      , "to":3513
    }
    , {
      "from":3523
      , "to":3613
    }
    , {
      "from":3533
      , "to":3613
    }
    , {
      "from":3535
      , "to":3613
    }
    , {
      "from":3537
      , "to":3613
    }
    , {
      "from":3539
      , "to":3613
    }
    , {
      "from":3541
      , "to":3613
    }
    , {
      "from":3543
      , "to":3613
    }
    , {
      "from":3545
      , "to":3613
    }
    , {
      "from":3547
      , "to":3613
    }
    , {
      "from":3549
      , "to":3613
    }
    , {
      "from":3614
      , "to":3615
    }
    , {
      "from":3615
      , "to":3614
    }
    , {
      "from":3615
      , "to":3497
    }
    , {
      "from":3615
      , "to":3499
    }
    , {
      "from":3615
      , "to":3501
    }
    , {
      "from":3615
      , "to":3503
    }
    , {
      "from":3615
      , "to":3505
    }
    , {
      "from":3615
      , "to":3507
    }
    , {
      "from":3615
      , "to":3509
    }
    , {
      "from":3615
      , "to":3511
    }
    , {
      "from":3615
      , "to":3512
    }
    , {
      "from":3615
      , "to":3517
    }
    , {
      "from":3526
      , "to":3615
    }
    , {
      "from":3534
      , "to":3615
    }
    , {
      "from":3536
      , "to":3615
    }
    , {
      "from":3538
      , "to":3615
    }
    , {
      "from":3540
      , "to":3615
    }
    , {
      "from":3542
      , "to":3615
    }
    , {
      "from":3544
      , "to":3615
    }
    , {
      "from":3546
      , "to":3615
    }
    , {
      "from":3548
      , "to":3615
    }
    , {
      "from":3618
      , "to":3619
    }
    , {
      "from":3619
      , "to":3618
    }
    , {
      "from":3619
      , "to":3496
    }
    , {
      "from":3619
      , "to":3498
    }
    , {
      "from":3619
      , "to":3500
    }
    , {
      "from":3619
      , "to":3502
    }
    , {
      "from":3619
      , "to":3504
    }
    , {
      "from":3619
      , "to":3506
    }
    , {
      "from":3619
      , "to":3508
    }
    , {
      "from":3619
      , "to":3510
    }
    , {
      "from":3619
      , "to":3513
    }
    , {
      "from":3523
      , "to":3619
    }
    , {
      "from":3533
      , "to":3619
    }
    , {
      "from":3535
      , "to":3619
    }
    , {
      "from":3537
      , "to":3619
    }
    , {
      "from":3539
      , "to":3619
    }
    , {
      "from":3541
      , "to":3619
    }
    , {
      "from":3543
      , "to":3619
    }
    , {
      "from":3545
      , "to":3619
    }
    , {
      "from":3547
      , "to":3619
    }
    , {
      "from":3549
      , "to":3619
    }
    , {
      "from":3620
      , "to":3621
    }
    , {
      "from":3621
      , "to":3620
    }
    , {
      "from":3621
      , "to":3497
    }
    , {
      "from":3621
      , "to":3499
    }
    , {
      "from":3621
      , "to":3501
    }
    , {
      "from":3621
      , "to":3503
    }
    , {
      "from":3621
      , "to":3505
    }
    , {
      "from":3621
      , "to":3507
    }
    , {
      "from":3621
      , "to":3509
    }
    , {
      "from":3621
      , "to":3511
    }
    , {
      "from":3621
      , "to":3512
    }
    , {
      "from":3621
      , "to":3518
    }
    , {
      "from":3527
      , "to":3621
    }
    , {
      "from":3534
      , "to":3621
    }
    , {
      "from":3536
      , "to":3621
    }
    , {
      "from":3538
      , "to":3621
    }
    , {
      "from":3540
      , "to":3621
    }
    , {
      "from":3542
      , "to":3621
    }
    , {
      "from":3544
      , "to":3621
    }
    , {
      "from":3546
      , "to":3621
    }
    , {
      "from":3548
      , "to":3621
    }
    , {
      "from":3624
      , "to":3625
    }
    , {
      "from":3625
      , "to":3624
    }
    , {
      "from":3625
      , "to":3496
    }
    , {
      "from":3625
      , "to":3498
    }
    , {
      "from":3625
      , "to":3500
    }
    , {
      "from":3625
      , "to":3502
    }
    , {
      "from":3625
      , "to":3504
    }
    , {
      "from":3625
      , "to":3506
    }
    , {
      "from":3625
      , "to":3508
    }
    , {
      "from":3625
      , "to":3510
    }
    , {
      "from":3625
      , "to":3513
    }
    , {
      "from":3523
      , "to":3625
    }
    , {
      "from":3533
      , "to":3625
    }
    , {
      "from":3535
      , "to":3625
    }
    , {
      "from":3537
      , "to":3625
    }
    , {
      "from":3539
      , "to":3625
    }
    , {
      "from":3541
      , "to":3625
    }
    , {
      "from":3543
      , "to":3625
    }
    , {
      "from":3545
      , "to":3625
    }
    , {
      "from":3547
      , "to":3625
    }
    , {
      "from":3549
      , "to":3625
    }
    , {
      "from":3626
      , "to":3627
    }
    , {
      "from":3627
      , "to":3626
    }
    , {
      "from":3627
      , "to":3497
    }
    , {
      "from":3627
      , "to":3499
    }
    , {
      "from":3627
      , "to":3501
    }
    , {
      "from":3627
      , "to":3503
    }
    , {
      "from":3627
      , "to":3505
    }
    , {
      "from":3627
      , "to":3507
    }
    , {
      "from":3627
      , "to":3509
    }
    , {
      "from":3627
      , "to":3511
    }
    , {
      "from":3627
      , "to":3512
    }
    , {
      "from":3627
      , "to":3519
    }
    , {
      "from":3528
      , "to":3627
    }
    , {
      "from":3534
      , "to":3627
    }
    , {
      "from":3536
      , "to":3627
    }
    , {
      "from":3538
      , "to":3627
    }
    , {
      "from":3540
      , "to":3627
    }
    , {
      "from":3542
      , "to":3627
    }
    , {
      "from":3544
      , "to":3627
    }
    , {
      "from":3546
      , "to":3627
    }
    , {
      "from":3548
      , "to":3627
    }
    , {
      "from":3630
      , "to":3631
    }
    , {
      "from":3631
      , "to":3630
    }
    , {
      "from":3631
      , "to":3496
    }
    , {
      "from":3631
      , "to":3498
    }
    , {
      "from":3631
      , "to":3500
    }
    , {
      "from":3631
      , "to":3502
    }
    , {
      "from":3631
      , "to":3504
    }
    , {
      "from":3631
      , "to":3506
    }
    , {
      "from":3631
      , "to":3508
    }
    , {
      "from":3631
      , "to":3510
    }
    , {
      "from":3631
      , "to":3513
    }
    , {
      "from":3523
      , "to":3631
    }
    , {
      "from":3533
      , "to":3631
    }
    , {
      "from":3535
      , "to":3631
    }
    , {
      "from":3537
      , "to":3631
    }
    , {
      "from":3539
      , "to":3631
    }
    , {
      "from":3541
      , "to":3631
    }
    , {
      "from":3543
      , "to":3631
    }
    , {
      "from":3545
      , "to":3631
    }
    , {
      "from":3547
      , "to":3631
    }
    , {
      "from":3549
      , "to":3631
    }
    , {
      "from":3632
      , "to":3633
    }
    , {
      "from":3633
      , "to":3632
    }
    , {
      "from":3633
      , "to":3497
    }
    , {
      "from":3633
      , "to":3499
    }
    , {
      "from":3633
      , "to":3501
    }
    , {
      "from":3633
      , "to":3503
    }
    , {
      "from":3633
      , "to":3505
    }
    , {
      "from":3633
      , "to":3507
    }
    , {
      "from":3633
      , "to":3509
    }
    , {
      "from":3633
      , "to":3511
    }
    , {
      "from":3633
      , "to":3512
    }
    , {
      "from":3633
      , "to":3520
    }
    , {
      "from":3529
      , "to":3633
    }
    , {
      "from":3534
      , "to":3633
    }
    , {
      "from":3536
      , "to":3633
    }
    , {
      "from":3538
      , "to":3633
    }
    , {
      "from":3540
      , "to":3633
    }
    , {
      "from":3542
      , "to":3633
    }
    , {
      "from":3544
      , "to":3633
    }
    , {
      "from":3546
      , "to":3633
    }
    , {
      "from":3548
      , "to":3633
    }
    , {
      "from":3636
      , "to":3637
    }
    , {
      "from":3637
      , "to":3636
    }
    , {
      "from":3637
      , "to":3496
    }
    , {
      "from":3637
      , "to":3498
    }
    , {
      "from":3637
      , "to":3500
    }
    , {
      "from":3637
      , "to":3502
    }
    , {
      "from":3637
      , "to":3504
    }
    , {
      "from":3637
      , "to":3506
    }
    , {
      "from":3637
      , "to":3508
    }
    , {
      "from":3637
      , "to":3510
    }
    , {
      "from":3637
      , "to":3513
    }
    , {
      "from":3523
      , "to":3637
    }
    , {
      "from":3533
      , "to":3637
    }
    , {
      "from":3535
      , "to":3637
    }
    , {
      "from":3537
      , "to":3637
    }
    , {
      "from":3539
      , "to":3637
    }
    , {
      "from":3541
      , "to":3637
    }
    , {
      "from":3543
      , "to":3637
    }
    , {
      "from":3545
      , "to":3637
    }
    , {
      "from":3547
      , "to":3637
    }
    , {
      "from":3549
      , "to":3637
    }
    , {
      "from":3638
      , "to":3639
    }
    , {
      "from":3639
      , "to":3638
    }
    , {
      "from":3639
      , "to":3497
    }
    , {
      "from":3639
      , "to":3499
    }
    , {
      "from":3639
      , "to":3501
    }
    , {
      "from":3639
      , "to":3503
    }
    , {
      "from":3639
      , "to":3505
    }
    , {
      "from":3639
      , "to":3507
    }
    , {
      "from":3639
      , "to":3509
    }
    , {
      "from":3639
      , "to":3511
    }
    , {
      "from":3639
      , "to":3512
    }
    , {
      "from":3639
      , "to":3521
    }
    , {
      "from":3530
      , "to":3639
    }
    , {
      "from":3534
      , "to":3639
    }
    , {
      "from":3536
      , "to":3639
    }
    , {
      "from":3538
      , "to":3639
    }
    , {
      "from":3540
      , "to":3639
    }
    , {
      "from":3542
      , "to":3639
    }
    , {
      "from":3544
      , "to":3639
    }
    , {
      "from":3546
      , "to":3639
    }
    , {
      "from":3548
      , "to":3639
    }
    , {
      "from":3642
      , "to":3643
    }
    , {
      "from":3643
      , "to":3642
    }
    , {
      "from":3643
      , "to":3496
    }
    , {
      "from":3643
      , "to":3498
    }
    , {
      "from":3643
      , "to":3500
    }
    , {
      "from":3643
      , "to":3502
    }
    , {
      "from":3643
      , "to":3504
    }
    , {
      "from":3643
      , "to":3506
    }
    , {
      "from":3643
      , "to":3508
    }
    , {
      "from":3643
      , "to":3510
    }
    , {
      "from":3643
      , "to":3513
    }
    , {
      "from":3523
      , "to":3643
    }
    , {
      "from":3533
      , "to":3643
    }
    , {
      "from":3535
      , "to":3643
    }
    , {
      "from":3537
      , "to":3643
    }
    , {
      "from":3539
      , "to":3643
    }
    , {
      "from":3541
      , "to":3643
    }
    , {
      "from":3543
      , "to":3643
    }
    , {
      "from":3545
      , "to":3643
    }
    , {
      "from":3547
      , "to":3643
    }
    , {
      "from":3549
      , "to":3643
    }
    , {
      "from":3644
      , "to":3645
    }
    , {
      "from":3645
      , "to":3644
    }
    , {
      "from":3645
      , "to":3497
    }
    , {
      "from":3645
      , "to":3499
    }
    , {
      "from":3645
      , "to":3501
    }
    , {
      "from":3645
      , "to":3503
    }
    , {
      "from":3645
      , "to":3505
    }
    , {
      "from":3645
      , "to":3507
    }
    , {
      "from":3645
      , "to":3509
    }
    , {
      "from":3645
      , "to":3511
    }
    , {
      "from":3645
      , "to":3512
    }
    , {
      "from":3645
      , "to":3522
    }
    , {
      "from":3531
      , "to":3645
    }
    , {
      "from":3534
      , "to":3645
    }
    , {
      "from":3536
      , "to":3645
    }
    , {
      "from":3538
      , "to":3645
    }
    , {
      "from":3540
      , "to":3645
    }
    , {
      "from":3542
      , "to":3645
    }
    , {
      "from":3544
      , "to":3645
    }
    , {
      "from":3546
      , "to":3645
    }
    , {
      "from":3548
      , "to":3645
    }
    , {
      "from":3648
      , "to":3649
    }
    , {
      "from":3649
      , "to":3648
    }
    , {
      "from":3649
      , "to":3496
    }
    , {
      "from":3649
      , "to":3498
    }
    , {
      "from":3649
      , "to":3500
    }
    , {
      "from":3649
      , "to":3502
    }
    , {
      "from":3649
      , "to":3504
    }
    , {
      "from":3649
      , "to":3506
    }
    , {
      "from":3649
      , "to":3508
    }
    , {
      "from":3649
      , "to":3510
    }
    , {
      "from":3649
      , "to":3513
    }
    , {
      "from":3523
      , "to":3649
    }
    , {
      "from":3533
      , "to":3649
    }
    , {
      "from":3535
      , "to":3649
    }
    , {
      "from":3537
      , "to":3649
    }
    , {
      "from":3539
      , "to":3649
    }
    , {
      "from":3541
      , "to":3649
    }
    , {
      "from":3543
      , "to":3649
    }
    , {
      "from":3545
      , "to":3649
    }
    , {
      "from":3547
      , "to":3649
    }
    , {
      "from":3549
      , "to":3649
    }
    , {
      "from":3650
      , "to":3651
    }
    , {
      "from":3651
      , "to":3650
    }
    , {
      "from":3651
      , "to":3497
    }
    , {
      "from":3651
      , "to":3499
    }
    , {
      "from":3651
      , "to":3501
    }
    , {
      "from":3651
      , "to":3503
    }
    , {
      "from":3651
      , "to":3505
    }
    , {
      "from":3651
      , "to":3507
    }
    , {
      "from":3651
      , "to":3509
    }
    , {
      "from":3651
      , "to":3511
    }
    , {
      "from":3651
      , "to":3512
    }
    , {
      "from":3651
      , "to":3516
    }
    , {
      "from":3524
      , "to":3651
    }
    , {
      "from":3534
      , "to":3651
    }
    , {
      "from":3536
      , "to":3651
    }
    , {
      "from":3538
      , "to":3651
    }
    , {
      "from":3540
      , "to":3651
    }
    , {
      "from":3542
      , "to":3651
    }
    , {
      "from":3544
      , "to":3651
    }
    , {
      "from":3546
      , "to":3651
    }
    , {
      "from":3548
      , "to":3651
    }
    , {
      "from":3654
      , "to":3655
    }
    , {
      "from":3655
      , "to":3654
    }
    , {
      "from":3655
      , "to":3496
    }
    , {
      "from":3655
      , "to":3499
    }
    , {
      "from":3655
      , "to":3501
    }
    , {
      "from":3655
      , "to":3503
    }
    , {
      "from":3655
      , "to":3505
    }
    , {
      "from":3655
      , "to":3507
    }
    , {
      "from":3655
      , "to":3509
    }
    , {
      "from":3655
      , "to":3511
    }
    , {
      "from":3655
      , "to":3513
    }
    , {
      "from":3523
      , "to":3655
    }
    , {
      "from":3532
      , "to":3655
    }
    , {
      "from":3533
      , "to":3655
    }
    , {
      "from":3536
      , "to":3655
    }
    , {
      "from":3538
      , "to":3655
    }
    , {
      "from":3540
      , "to":3655
    }
    , {
      "from":3542
      , "to":3655
    }
    , {
      "from":3544
      , "to":3655
    }
    , {
      "from":3546
      , "to":3655
    }
    , {
      "from":3548
      , "to":3655
    }
    , {
      "from":3549
      , "to":3655
    }
    , {
      "from":3656
      , "to":3657
    }
    , {
      "from":3657
      , "to":3656
    }
    , {
      "from":3657
      , "to":3497
    }
    , {
      "from":3657
      , "to":3498
    }
    , {
      "from":3657
      , "to":3500
    }
    , {
      "from":3657
      , "to":3502
    }
    , {
      "from":3657
      , "to":3504
    }
    , {
      "from":3657
      , "to":3506
    }
    , {
      "from":3657
      , "to":3508
    }
    , {
      "from":3657
      , "to":3510
    }
    , {
      "from":3657
      , "to":3512
    }
    , {
      "from":3657
      , "to":3514
    }
    , {
      "from":3657
      , "to":3515
    }
    , {
      "from":3525
      , "to":3657
    }
    , {
      "from":3534
      , "to":3657
    }
    , {
      "from":3535
      , "to":3657
    }
    , {
      "from":3537
      , "to":3657
    }
    , {
      "from":3539
      , "to":3657
    }
    , {
      "from":3541
      , "to":3657
    }
    , {
      "from":3543
      , "to":3657
    }
    , {
      "from":3545
      , "to":3657
    }
    , {
      "from":3547
      , "to":3657
    }
    , {
      "from":3660
      , "to":3661
    }
    , {
      "from":3661
      , "to":3660
    }
    , {
      "from":3661
      , "to":3496
    }
    , {
      "from":3661
      , "to":3498
    }
    , {
      "from":3661
      , "to":3500
    }
    , {
      "from":3661
      , "to":3502
    }
    , {
      "from":3661
      , "to":3504
    }
    , {
      "from":3661
      , "to":3506
    }
    , {
      "from":3661
      , "to":3508
    }
    , {
      "from":3661
      , "to":3510
    }
    , {
      "from":3661
      , "to":3513
    }
    , {
      "from":3523
      , "to":3661
    }
    , {
      "from":3533
      , "to":3661
    }
    , {
      "from":3535
      , "to":3661
    }
    , {
      "from":3537
      , "to":3661
    }
    , {
      "from":3539
      , "to":3661
    }
    , {
      "from":3541
      , "to":3661
    }
    , {
      "from":3543
      , "to":3661
    }
    , {
      "from":3545
      , "to":3661
    }
    , {
      "from":3547
      , "to":3661
    }
    , {
      "from":3549
      , "to":3661
    }
    , {
      "from":3662
      , "to":3663
    }
    , {
      "from":3663
      , "to":3662
    }
    , {
      "from":3663
      , "to":3497
    }
    , {
      "from":3663
      , "to":3499
    }
    , {
      "from":3663
      , "to":3501
    }
    , {
      "from":3663
      , "to":3503
    }
    , {
      "from":3663
      , "to":3505
    }
    , {
      "from":3663
      , "to":3507
    }
    , {
      "from":3663
      , "to":3509
    }
    , {
      "from":3663
      , "to":3511
    }
    , {
      "from":3663
      , "to":3512
    }
    , {
      "from":3663
      , "to":3517
    }
    , {
      "from":3526
      , "to":3663
    }
    , {
      "from":3534
      , "to":3663
    }
    , {
      "from":3536
      , "to":3663
    }
    , {
      "from":3538
      , "to":3663
    }
    , {
      "from":3540
      , "to":3663
    }
    , {
      "from":3542
      , "to":3663
    }
    , {
      "from":3544
      , "to":3663
    }
    , {
      "from":3546
      , "to":3663
    }
    , {
      "from":3548
      , "to":3663
    }
    , {
      "from":3666
      , "to":3667
    }
    , {
      "from":3667
      , "to":3666
    }
    , {
      "from":3667
      , "to":3496
    }
    , {
      "from":3667
      , "to":3498
    }
    , {
      "from":3667
      , "to":3500
    }
    , {
      "from":3667
      , "to":3502
    }
    , {
      "from":3667
      , "to":3504
    }
    , {
      "from":3667
      , "to":3506
    }
    , {
      "from":3667
      , "to":3508
    }
    , {
      "from":3667
      , "to":3510
    }
    , {
      "from":3667
      , "to":3513
    }
    , {
      "from":3523
      , "to":3667
    }
    , {
      "from":3533
      , "to":3667
    }
    , {
      "from":3535
      , "to":3667
    }
    , {
      "from":3537
      , "to":3667
    }
    , {
      "from":3539
      , "to":3667
    }
    , {
      "from":3541
      , "to":3667
    }
    , {
      "from":3543
      , "to":3667
    }
    , {
      "from":3545
      , "to":3667
    }
    , {
      "from":3547
      , "to":3667
    }
    , {
      "from":3549
      , "to":3667
    }
    , {
      "from":3668
      , "to":3669
    }
    , {
      "from":3669
      , "to":3668
    }
    , {
      "from":3669
      , "to":3497
    }
    , {
      "from":3669
      , "to":3499
    }
    , {
      "from":3669
      , "to":3501
    }
    , {
      "from":3669
      , "to":3503
    }
    , {
      "from":3669
      , "to":3505
    }
    , {
      "from":3669
      , "to":3507
    }
    , {
      "from":3669
      , "to":3509
    }
    , {
      "from":3669
      , "to":3511
    }
    , {
      "from":3669
      , "to":3512
    }
    , {
      "from":3669
      , "to":3518
    }
    , {
      "from":3527
      , "to":3669
    }
    , {
      "from":3534
      , "to":3669
    }
    , {
      "from":3536
      , "to":3669
    }
    , {
      "from":3538
      , "to":3669
    }
    , {
      "from":3540
      , "to":3669
    }
    , {
      "from":3542
      , "to":3669
    }
    , {
      "from":3544
      , "to":3669
    }
    , {
      "from":3546
      , "to":3669
    }
    , {
      "from":3548
      , "to":3669
    }
    , {
      "from":3672
      , "to":3673
    }
    , {
      "from":3673
      , "to":3672
    }
    , {
      "from":3673
      , "to":3496
    }
    , {
      "from":3673
      , "to":3498
    }
    , {
      "from":3673
      , "to":3500
    }
    , {
      "from":3673
      , "to":3502
    }
    , {
      "from":3673
      , "to":3504
    }
    , {
      "from":3673
      , "to":3506
    }
    , {
      "from":3673
      , "to":3508
    }
    , {
      "from":3673
      , "to":3510
    }
    , {
      "from":3673
      , "to":3513
    }
    , {
      "from":3523
      , "to":3673
    }
    , {
      "from":3533
      , "to":3673
    }
    , {
      "from":3535
      , "to":3673
    }
    , {
      "from":3537
      , "to":3673
    }
    , {
      "from":3539
      , "to":3673
    }
    , {
      "from":3541
      , "to":3673
    }
    , {
      "from":3543
      , "to":3673
    }
    , {
      "from":3545
      , "to":3673
    }
    , {
      "from":3547
      , "to":3673
    }
    , {
      "from":3549
      , "to":3673
    }
    , {
      "from":3674
      , "to":3675
    }
    , {
      "from":3675
      , "to":3674
    }
    , {
      "from":3675
      , "to":3497
    }
    , {
      "from":3675
      , "to":3499
    }
    , {
      "from":3675
      , "to":3501
    }
    , {
      "from":3675
      , "to":3503
    }
    , {
      "from":3675
      , "to":3505
    }
    , {
      "from":3675
      , "to":3507
    }
    , {
      "from":3675
      , "to":3509
    }
    , {
      "from":3675
      , "to":3511
    }
    , {
      "from":3675
      , "to":3512
    }
    , {
      "from":3675
      , "to":3519
    }
    , {
      "from":3528
      , "to":3675
    }
    , {
      "from":3534
      , "to":3675
    }
    , {
      "from":3536
      , "to":3675
    }
    , {
      "from":3538
      , "to":3675
    }
    , {
      "from":3540
      , "to":3675
    }
    , {
      "from":3542
      , "to":3675
    }
    , {
      "from":3544
      , "to":3675
    }
    , {
      "from":3546
      , "to":3675
    }
    , {
      "from":3548
      , "to":3675
    }
    , {
      "from":3678
      , "to":3679
    }
    , {
      "from":3679
      , "to":3678
    }
    , {
      "from":3679
      , "to":3496
    }
    , {
      "from":3679
      , "to":3498
    }
    , {
      "from":3679
      , "to":3500
    }
    , {
      "from":3679
      , "to":3502
    }
    , {
      "from":3679
      , "to":3504
    }
    , {
      "from":3679
      , "to":3506
    }
    , {
      "from":3679
      , "to":3508
    }
    , {
      "from":3679
      , "to":3510
    }
    , {
      "from":3679
      , "to":3513
    }
    , {
      "from":3523
      , "to":3679
    }
    , {
      "from":3533
      , "to":3679
    }
    , {
      "from":3535
      , "to":3679
    }
    , {
      "from":3537
      , "to":3679
    }
    , {
      "from":3539
      , "to":3679
    }
    , {
      "from":3541
      , "to":3679
    }
    , {
      "from":3543
      , "to":3679
    }
    , {
      "from":3545
      , "to":3679
    }
    , {
      "from":3547
      , "to":3679
    }
    , {
      "from":3549
      , "to":3679
    }
    , {
      "from":3680
      , "to":3681
    }
    , {
      "from":3681
      , "to":3680
    }
    , {
      "from":3681
      , "to":3497
    }
    , {
      "from":3681
      , "to":3499
    }
    , {
      "from":3681
      , "to":3501
    }
    , {
      "from":3681
      , "to":3503
    }
    , {
      "from":3681
      , "to":3505
    }
    , {
      "from":3681
      , "to":3507
    }
    , {
      "from":3681
      , "to":3509
    }
    , {
      "from":3681
      , "to":3511
    }
    , {
      "from":3681
      , "to":3512
    }
    , {
      "from":3681
      , "to":3520
    }
    , {
      "from":3529
      , "to":3681
    }
    , {
      "from":3534
      , "to":3681
    }
    , {
      "from":3536
      , "to":3681
    }
    , {
      "from":3538
      , "to":3681
    }
    , {
      "from":3540
      , "to":3681
    }
    , {
      "from":3542
      , "to":3681
    }
    , {
      "from":3544
      , "to":3681
    }
    , {
      "from":3546
      , "to":3681
    }
    , {
      "from":3548
      , "to":3681
    }
    , {
      "from":3684
      , "to":3685
    }
    , {
      "from":3685
      , "to":3684
    }
    , {
      "from":3685
      , "to":3496
    }
    , {
      "from":3685
      , "to":3498
    }
    , {
      "from":3685
      , "to":3500
    }
    , {
      "from":3685
      , "to":3502
    }
    , {
      "from":3685
      , "to":3504
    }
    , {
      "from":3685
      , "to":3506
    }
    , {
      "from":3685
      , "to":3508
    }
    , {
      "from":3685
      , "to":3510
    }
    , {
      "from":3685
      , "to":3513
    }
    , {
      "from":3523
      , "to":3685
    }
    , {
      "from":3533
      , "to":3685
    }
    , {
      "from":3535
      , "to":3685
    }
    , {
      "from":3537
      , "to":3685
    }
    , {
      "from":3539
      , "to":3685
    }
    , {
      "from":3541
      , "to":3685
    }
    , {
      "from":3543
      , "to":3685
    }
    , {
      "from":3545
      , "to":3685
    }
    , {
      "from":3547
      , "to":3685
    }
    , {
      "from":3549
      , "to":3685
    }
    , {
      "from":3686
      , "to":3687
    }
    , {
      "from":3687
      , "to":3686
    }
    , {
      "from":3687
      , "to":3497
    }
    , {
      "from":3687
      , "to":3499
    }
    , {
      "from":3687
      , "to":3501
    }
    , {
      "from":3687
      , "to":3503
    }
    , {
      "from":3687
      , "to":3505
    }
    , {
      "from":3687
      , "to":3507
    }
    , {
      "from":3687
      , "to":3509
    }
    , {
      "from":3687
      , "to":3511
    }
    , {
      "from":3687
      , "to":3512
    }
    , {
      "from":3687
      , "to":3521
    }
    , {
      "from":3530
      , "to":3687
    }
    , {
      "from":3534
      , "to":3687
    }
    , {
      "from":3536
      , "to":3687
    }
    , {
      "from":3538
      , "to":3687
    }
    , {
      "from":3540
      , "to":3687
    }
    , {
      "from":3542
      , "to":3687
    }
    , {
      "from":3544
      , "to":3687
    }
    , {
      "from":3546
      , "to":3687
    }
    , {
      "from":3548
      , "to":3687
    }
    , {
      "from":3690
      , "to":3691
    }
    , {
      "from":3691
      , "to":3690
    }
    , {
      "from":3691
      , "to":3496
    }
    , {
      "from":3691
      , "to":3498
    }
    , {
      "from":3691
      , "to":3500
    }
    , {
      "from":3691
      , "to":3502
    }
    , {
      "from":3691
      , "to":3504
    }
    , {
      "from":3691
      , "to":3506
    }
    , {
      "from":3691
      , "to":3508
    }
    , {
      "from":3691
      , "to":3510
    }
    , {
      "from":3691
      , "to":3513
    }
    , {
      "from":3523
      , "to":3691
    }
    , {
      "from":3533
      , "to":3691
    }
    , {
      "from":3535
      , "to":3691
    }
    , {
      "from":3537
      , "to":3691
    }
    , {
      "from":3539
      , "to":3691
    }
    , {
      "from":3541
      , "to":3691
    }
    , {
      "from":3543
      , "to":3691
    }
    , {
      "from":3545
      , "to":3691
    }
    , {
      "from":3547
      , "to":3691
    }
    , {
      "from":3549
      , "to":3691
    }
    , {
      "from":3692
      , "to":3693
    }
    , {
      "from":3693
      , "to":3692
    }
    , {
      "from":3693
      , "to":3497
    }
    , {
      "from":3693
      , "to":3499
    }
    , {
      "from":3693
      , "to":3501
    }
    , {
      "from":3693
      , "to":3503
    }
    , {
      "from":3693
      , "to":3505
    }
    , {
      "from":3693
      , "to":3507
    }
    , {
      "from":3693
      , "to":3509
    }
    , {
      "from":3693
      , "to":3511
    }
    , {
      "from":3693
      , "to":3512
    }
    , {
      "from":3693
      , "to":3522
    }
    , {
      "from":3531
      , "to":3693
    }
    , {
      "from":3534
      , "to":3693
    }
    , {
      "from":3536
      , "to":3693
    }
    , {
      "from":3538
      , "to":3693
    }
    , {
      "from":3540
      , "to":3693
    }
    , {
      "from":3542
      , "to":3693
    }
    , {
      "from":3544
      , "to":3693
    }
    , {
      "from":3546
      , "to":3693
    }
    , {
      "from":3548
      , "to":3693
    }
    , {
      "from":3696
      , "to":3697
    }
    , {
      "from":3697
      , "to":3696
    }
    , {
      "from":3697
      , "to":3496
    }
    , {
      "from":3697
      , "to":3498
    }
    , {
      "from":3697
      , "to":3500
    }
    , {
      "from":3697
      , "to":3502
    }
    , {
      "from":3697
      , "to":3504
    }
    , {
      "from":3697
      , "to":3506
    }
    , {
      "from":3697
      , "to":3508
    }
    , {
      "from":3697
      , "to":3510
    }
    , {
      "from":3697
      , "to":3513
    }
    , {
      "from":3523
      , "to":3697
    }
    , {
      "from":3533
      , "to":3697
    }
    , {
      "from":3535
      , "to":3697
    }
    , {
      "from":3537
      , "to":3697
    }
    , {
      "from":3539
      , "to":3697
    }
    , {
      "from":3541
      , "to":3697
    }
    , {
      "from":3543
      , "to":3697
    }
    , {
      "from":3545
      , "to":3697
    }
    , {
      "from":3547
      , "to":3697
    }
    , {
      "from":3549
      , "to":3697
    }
    , {
      "from":3698
      , "to":3699
    }
    , {
      "from":3699
      , "to":3698
    }
    , {
      "from":3699
      , "to":3497
    }
    , {
      "from":3699
      , "to":3499
    }
    , {
      "from":3699
      , "to":3501
    }
    , {
      "from":3699
      , "to":3503
    }
    , {
      "from":3699
      , "to":3505
    }
    , {
      "from":3699
      , "to":3507
    }
    , {
      "from":3699
      , "to":3509
    }
    , {
      "from":3699
      , "to":3511
    }
    , {
      "from":3699
      , "to":3512
    }
    , {
      "from":3699
      , "to":3516
    }
    , {
      "from":3524
      , "to":3699
    }
    , {
      "from":3534
      , "to":3699
    }
    , {
      "from":3536
      , "to":3699
    }
    , {
      "from":3538
      , "to":3699
    }
    , {
      "from":3540
      , "to":3699
    }
    , {
      "from":3542
      , "to":3699
    }
    , {
      "from":3544
      , "to":3699
    }
    , {
      "from":3546
      , "to":3699
    }
    , {
      "from":3548
      , "to":3699
    }
    , {
      "from":3702
      , "to":3703
    }
    , {
      "from":3703
      , "to":3702
    }
    , {
      "from":3703
      , "to":3496
    }
    , {
      "from":3703
      , "to":3499
    }
    , {
      "from":3703
      , "to":3501
    }
    , {
      "from":3703
      , "to":3503
    }
    , {
      "from":3703
      , "to":3505
    }
    , {
      "from":3703
      , "to":3507
    }
    , {
      "from":3703
      , "to":3509
    }
    , {
      "from":3703
      , "to":3511
    }
    , {
      "from":3703
      , "to":3513
    }
    , {
      "from":3523
      , "to":3703
    }
    , {
      "from":3532
      , "to":3703
    }
    , {
      "from":3533
      , "to":3703
    }
    , {
      "from":3536
      , "to":3703
    }
    , {
      "from":3538
      , "to":3703
    }
    , {
      "from":3540
      , "to":3703
    }
    , {
      "from":3542
      , "to":3703
    }
    , {
      "from":3544
      , "to":3703
    }
    , {
      "from":3546
      , "to":3703
    }
    , {
      "from":3548
      , "to":3703
    }
    , {
      "from":3549
      , "to":3703
    }
    , {
      "from":3704
      , "to":3705
    }
    , {
      "from":3705
      , "to":3704
    }
    , {
      "from":3705
      , "to":3497
    }
    , {
      "from":3705
      , "to":3498
    }
    , {
      "from":3705
      , "to":3500
    }
    , {
      "from":3705
      , "to":3502
    }
    , {
      "from":3705
      , "to":3504
    }
    , {
      "from":3705
      , "to":3506
    }
    , {
      "from":3705
      , "to":3508
    }
    , {
      "from":3705
      , "to":3510
    }
    , {
      "from":3705
      , "to":3512
    }
    , {
      "from":3705
      , "to":3514
    }
    , {
      "from":3705
      , "to":3515
    }
    , {
      "from":3525
      , "to":3705
    }
    , {
      "from":3534
      , "to":3705
    }
    , {
      "from":3535
      , "to":3705
    }
    , {
      "from":3537
      , "to":3705
    }
    , {
      "from":3539
      , "to":3705
    }
    , {
      "from":3541
      , "to":3705
    }
    , {
      "from":3543
      , "to":3705
    }
    , {
      "from":3545
      , "to":3705
    }
    , {
      "from":3547
      , "to":3705
    }
    , {
      "from":3708
      , "to":3709
    }
    , {
      "from":3709
      , "to":3708
    }
    , {
      "from":3709
      , "to":3496
    }
    , {
      "from":3709
      , "to":3498
    }
    , {
      "from":3709
      , "to":3500
    }
    , {
      "from":3709
      , "to":3502
    }
    , {
      "from":3709
      , "to":3504
    }
    , {
      "from":3709
      , "to":3506
    }
    , {
      "from":3709
      , "to":3508
    }
    , {
      "from":3709
      , "to":3510
    }
    , {
      "from":3709
      , "to":3513
    }
    , {
      "from":3523
      , "to":3709
    }
    , {
      "from":3533
      , "to":3709
    }
    , {
      "from":3535
      , "to":3709
    }
    , {
      "from":3537
      , "to":3709
    }
    , {
      "from":3539
      , "to":3709
    }
    , {
      "from":3541
      , "to":3709
    }
    , {
      "from":3543
      , "to":3709
    }
    , {
      "from":3545
      , "to":3709
    }
    , {
      "from":3547
      , "to":3709
    }
    , {
      "from":3549
      , "to":3709
    }
    , {
      "from":3710
      , "to":3711
    }
    , {
      "from":3711
      , "to":3710
    }
    , {
      "from":3711
      , "to":3497
    }
    , {
      "from":3711
      , "to":3499
    }
    , {
      "from":3711
      , "to":3501
    }
    , {
      "from":3711
      , "to":3503
    }
    , {
      "from":3711
      , "to":3505
    }
    , {
      "from":3711
      , "to":3507
    }
    , {
      "from":3711
      , "to":3509
    }
    , {
      "from":3711
      , "to":3511
    }
    , {
      "from":3711
      , "to":3512
    }
    , {
      "from":3711
      , "to":3517
    }
    , {
      "from":3526
      , "to":3711
    }
    , {
      "from":3534
      , "to":3711
    }
    , {
      "from":3536
      , "to":3711
    }
    , {
      "from":3538
      , "to":3711
    }
    , {
      "from":3540
      , "to":3711
    }
    , {
      "from":3542
      , "to":3711
    }
    , {
      "from":3544
      , "to":3711
    }
    , {
      "from":3546
      , "to":3711
    }
    , {
      "from":3548
      , "to":3711
    }
    , {
      "from":3714
      , "to":3715
    }
    , {
      "from":3715
      , "to":3714
    }
    , {
      "from":3715
      , "to":3496
    }
    , {
      "from":3715
      , "to":3498
    }
    , {
      "from":3715
      , "to":3500
    }
    , {
      "from":3715
      , "to":3502
    }
    , {
      "from":3715
      , "to":3504
    }
    , {
      "from":3715
      , "to":3506
    }
    , {
      "from":3715
      , "to":3508
    }
    , {
      "from":3715
      , "to":3510
    }
    , {
      "from":3715
      , "to":3513
    }
    , {
      "from":3523
      , "to":3715
    }
    , {
      "from":3533
      , "to":3715
    }
    , {
      "from":3535
      , "to":3715
    }
    , {
      "from":3537
      , "to":3715
    }
    , {
      "from":3539
      , "to":3715
    }
    , {
      "from":3541
      , "to":3715
    }
    , {
      "from":3543
      , "to":3715
    }
    , {
      "from":3545
      , "to":3715
    }
    , {
      "from":3547
      , "to":3715
    }
    , {
      "from":3549
      , "to":3715
    }
    , {
      "from":3716
      , "to":3717
    }
    , {
      "from":3717
      , "to":3716
    }
    , {
      "from":3717
      , "to":3497
    }
    , {
      "from":3717
      , "to":3499
    }
    , {
      "from":3717
      , "to":3501
    }
    , {
      "from":3717
      , "to":3503
    }
    , {
      "from":3717
      , "to":3505
    }
    , {
      "from":3717
      , "to":3507
    }
    , {
      "from":3717
      , "to":3509
    }
    , {
      "from":3717
      , "to":3511
    }
    , {
      "from":3717
      , "to":3512
    }
    , {
      "from":3717
      , "to":3518
    }
    , {
      "from":3527
      , "to":3717
    }
    , {
      "from":3534
      , "to":3717
    }
    , {
      "from":3536
      , "to":3717
    }
    , {
      "from":3538
      , "to":3717
    }
    , {
      "from":3540
      , "to":3717
    }
    , {
      "from":3542
      , "to":3717
    }
    , {
      "from":3544
      , "to":3717
    }
    , {
      "from":3546
      , "to":3717
    }
    , {
      "from":3548
      , "to":3717
    }
    , {
      "from":3720
      , "to":3721
    }
    , {
      "from":3721
      , "to":3720
    }
    , {
      "from":3721
      , "to":3496
    }
    , {
      "from":3721
      , "to":3498
    }
    , {
      "from":3721
      , "to":3500
    }
    , {
      "from":3721
      , "to":3502
    }
    , {
      "from":3721
      , "to":3504
    }
    , {
      "from":3721
      , "to":3506
    }
    , {
      "from":3721
      , "to":3508
    }
    , {
      "from":3721
      , "to":3510
    }
    , {
      "from":3721
      , "to":3513
    }
    , {
      "from":3523
      , "to":3721
    }
    , {
      "from":3533
      , "to":3721
    }
    , {
      "from":3535
      , "to":3721
    }
    , {
      "from":3537
      , "to":3721
    }
    , {
      "from":3539
      , "to":3721
    }
    , {
      "from":3541
      , "to":3721
    }
    , {
      "from":3543
      , "to":3721
    }
    , {
      "from":3545
      , "to":3721
    }
    , {
      "from":3547
      , "to":3721
    }
    , {
      "from":3549
      , "to":3721
    }
    , {
      "from":3722
      , "to":3723
    }
    , {
      "from":3723
      , "to":3722
    }
    , {
      "from":3723
      , "to":3497
    }
    , {
      "from":3723
      , "to":3499
    }
    , {
      "from":3723
      , "to":3501
    }
    , {
      "from":3723
      , "to":3503
    }
    , {
      "from":3723
      , "to":3505
    }
    , {
      "from":3723
      , "to":3507
    }
    , {
      "from":3723
      , "to":3509
    }
    , {
      "from":3723
      , "to":3511
    }
    , {
      "from":3723
      , "to":3512
    }
    , {
      "from":3723
      , "to":3519
    }
    , {
      "from":3528
      , "to":3723
    }
    , {
      "from":3534
      , "to":3723
    }
    , {
      "from":3536
      , "to":3723
    }
    , {
      "from":3538
      , "to":3723
    }
    , {
      "from":3540
      , "to":3723
    }
    , {
      "from":3542
      , "to":3723
    }
    , {
      "from":3544
      , "to":3723
    }
    , {
      "from":3546
      , "to":3723
    }
    , {
      "from":3548
      , "to":3723
    }
    , {
      "from":3726
      , "to":3727
    }
    , {
      "from":3727
      , "to":3726
    }
    , {
      "from":3727
      , "to":3496
    }
    , {
      "from":3727
      , "to":3498
    }
    , {
      "from":3727
      , "to":3500
    }
    , {
      "from":3727
      , "to":3502
    }
    , {
      "from":3727
      , "to":3504
    }
    , {
      "from":3727
      , "to":3506
    }
    , {
      "from":3727
      , "to":3508
    }
    , {
      "from":3727
      , "to":3510
    }
    , {
      "from":3727
      , "to":3513
    }
    , {
      "from":3523
      , "to":3727
    }
    , {
      "from":3533
      , "to":3727
    }
    , {
      "from":3535
      , "to":3727
    }
    , {
      "from":3537
      , "to":3727
    }
    , {
      "from":3539
      , "to":3727
    }
    , {
      "from":3541
      , "to":3727
    }
    , {
      "from":3543
      , "to":3727
    }
    , {
      "from":3545
      , "to":3727
    }
    , {
      "from":3547
      , "to":3727
    }
    , {
      "from":3549
      , "to":3727
    }
    , {
      "from":3728
      , "to":3729
    }
    , {
      "from":3729
      , "to":3728
    }
    , {
      "from":3729
      , "to":3497
    }
    , {
      "from":3729
      , "to":3499
    }
    , {
      "from":3729
      , "to":3501
    }
    , {
      "from":3729
      , "to":3503
    }
    , {
      "from":3729
      , "to":3505
    }
    , {
      "from":3729
      , "to":3507
    }
    , {
      "from":3729
      , "to":3509
    }
    , {
      "from":3729
      , "to":3511
    }
    , {
      "from":3729
      , "to":3512
    }
    , {
      "from":3729
      , "to":3520
    }
    , {
      "from":3529
      , "to":3729
    }
    , {
      "from":3534
      , "to":3729
    }
    , {
      "from":3536
      , "to":3729
    }
    , {
      "from":3538
      , "to":3729
    }
    , {
      "from":3540
      , "to":3729
    }
    , {
      "from":3542
      , "to":3729
    }
    , {
      "from":3544
      , "to":3729
    }
    , {
      "from":3546
      , "to":3729
    }
    , {
      "from":3548
      , "to":3729
    }
    , {
      "from":3732
      , "to":3733
    }
    , {
      "from":3733
      , "to":3732
    }
    , {
      "from":3733
      , "to":3496
    }
    , {
      "from":3733
      , "to":3498
    }
    , {
      "from":3733
      , "to":3500
    }
    , {
      "from":3733
      , "to":3502
    }
    , {
      "from":3733
      , "to":3504
    }
    , {
      "from":3733
      , "to":3506
    }
    , {
      "from":3733
      , "to":3508
    }
    , {
      "from":3733
      , "to":3510
    }
    , {
      "from":3733
      , "to":3513
    }
    , {
      "from":3523
      , "to":3733
    }
    , {
      "from":3533
      , "to":3733
    }
    , {
      "from":3535
      , "to":3733
    }
    , {
      "from":3537
      , "to":3733
    }
    , {
      "from":3539
      , "to":3733
    }
    , {
      "from":3541
      , "to":3733
    }
    , {
      "from":3543
      , "to":3733
    }
    , {
      "from":3545
      , "to":3733
    }
    , {
      "from":3547
      , "to":3733
    }
    , {
      "from":3549
      , "to":3733
    }
    , {
      "from":3734
      , "to":3735
    }
    , {
      "from":3735
      , "to":3734
    }
    , {
      "from":3735
      , "to":3497
    }
    , {
      "from":3735
      , "to":3499
    }
    , {
      "from":3735
      , "to":3501
    }
    , {
      "from":3735
      , "to":3503
    }
    , {
      "from":3735
      , "to":3505
    }
    , {
      "from":3735
      , "to":3507
    }
    , {
      "from":3735
      , "to":3509
    }
    , {
      "from":3735
      , "to":3511
    }
    , {
      "from":3735
      , "to":3512
    }
    , {
      "from":3735
      , "to":3521
    }
    , {
      "from":3530
      , "to":3735
    }
    , {
      "from":3534
      , "to":3735
    }
    , {
      "from":3536
      , "to":3735
    }
    , {
      "from":3538
      , "to":3735
    }
    , {
      "from":3540
      , "to":3735
    }
    , {
      "from":3542
      , "to":3735
    }
    , {
      "from":3544
      , "to":3735
    }
    , {
      "from":3546
      , "to":3735
    }
    , {
      "from":3548
      , "to":3735
    }
    , {
      "from":3738
      , "to":3739
    }
    , {
      "from":3739
      , "to":3738
    }
    , {
      "from":3739
      , "to":3496
    }
    , {
      "from":3739
      , "to":3498
    }
    , {
      "from":3739
      , "to":3500
    }
    , {
      "from":3739
      , "to":3502
    }
    , {
      "from":3739
      , "to":3504
    }
    , {
      "from":3739
      , "to":3506
    }
    , {
      "from":3739
      , "to":3508
    }
    , {
      "from":3739
      , "to":3510
    }
    , {
      "from":3739
      , "to":3513
    }
    , {
      "from":3523
      , "to":3739
    }
    , {
      "from":3533
      , "to":3739
    }
    , {
      "from":3535
      , "to":3739
    }
    , {
      "from":3537
      , "to":3739
    }
    , {
      "from":3539
      , "to":3739
    }
    , {
      "from":3541
      , "to":3739
    }
    , {
      "from":3543
      , "to":3739
    }
    , {
      "from":3545
      , "to":3739
    }
    , {
      "from":3547
      , "to":3739
    }
    , {
      "from":3549
      , "to":3739
    }
    , {
      "from":3740
      , "to":3741
    }
    , {
      "from":3741
      , "to":3740
    }
    , {
      "from":3741
      , "to":3497
    }
    , {
      "from":3741
      , "to":3499
    }
    , {
      "from":3741
      , "to":3501
    }
    , {
      "from":3741
      , "to":3503
    }
    , {
      "from":3741
      , "to":3505
    }
    , {
      "from":3741
      , "to":3507
    }
    , {
      "from":3741
      , "to":3509
    }
    , {
      "from":3741
      , "to":3511
    }
    , {
      "from":3741
      , "to":3512
    }
    , {
      "from":3741
      , "to":3522
    }
    , {
      "from":3531
      , "to":3741
    }
    , {
      "from":3534
      , "to":3741
    }
    , {
      "from":3536
      , "to":3741
    }
    , {
      "from":3538
      , "to":3741
    }
    , {
      "from":3540
      , "to":3741
    }
    , {
      "from":3542
      , "to":3741
    }
    , {
      "from":3544
      , "to":3741
    }
    , {
      "from":3546
      , "to":3741
    }
    , {
      "from":3548
      , "to":3741
    }
  ]
}
