Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /software/Xilinx/Vitis_2023.2/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData1_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData1_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData2_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData2_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData3_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData3_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData4_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData4_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData5_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData5_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData6_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData6_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData7_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData7_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData8_P' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'DACData8_N' [/home/dracho/Downloads/OneChannelTest/OneChannelTest/OneChannelTest.srcs/sim_1/new/main_tb.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.uart_rcv
Compiling module xil_defaultlib.clkDiv(COUNTTO=200)
Compiling module xil_defaultlib.uart_trx
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.realSPI
Compiling module xil_defaultlib.pll_sync
Compiling module xil_defaultlib.pll_sync_rqst
Compiling module xil_defaultlib.clock_10Hz
Compiling module xil_defaultlib.clock_1khz_100khz
Compiling module xil_defaultlib.signalgen_DDR_default
Compiling module xil_defaultlib.main_default
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav
