#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jul 31 13:36:44 2024
# Process ID: 214140
# Current directory: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent214716 D:\FPGA\MLK\document\timing_analysis\41_eth_udp_loop\prj\eth_udp_loop.xpr
# Log file: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/vivado.log
# Journal file: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_1/eth_udp_loop.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_1/eth_udp_loop.xdc
reset_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_clock -period 20.000 -name sys_clk -waveform {0.000 10.000} -add [get_ports sys_clk]
create_clock -period 8.000 -name eth_rxc -waveform {0.000 4.000} -add [get_ports eth_rxc]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints_as constrs_2 -target_constrs_file new2.xdc
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
close_design
add_files -fileset constrs_1 -norecurse D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_1/eth_udp_loop.xdc
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
set_property is_enabled false [get_files  D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_2/new/new2.xdc]
reset_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
