
---------- Begin Simulation Statistics ----------
final_tick                                82647229000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364255                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696508                       # Number of bytes of host memory used
host_op_rate                                   364969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.53                       # Real time elapsed on the host
host_tick_rate                              301046761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100195890                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082647                       # Number of seconds simulated
sim_ticks                                 82647229000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.859129                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3635786                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3640915                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83444                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3633769                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             520                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              246                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4873549                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65964                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100195890                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.652945                       # CPI: cycles per instruction
system.cpu.discardedOps                        208379                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           43386689                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          42286009                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11036452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33693450                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604981                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165294458                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                47626926     47.53%     47.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                    241      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.53% # Class of committed instruction
system.cpu.op_class_0::MemRead               41598902     41.52%     89.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10969820     10.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100195890                       # Class of committed instruction
system.cpu.tickCycles                       131601008                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       711791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          468                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1425051                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            468                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111119                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56696                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136111                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19971264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19971264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200932                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200932    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200932                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082071250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           850124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       747659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          253                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426182                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2136662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2138311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86342528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86403392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168283                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7111616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           881543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000569                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023856                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 881041     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    502      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             881543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1349318500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1068845495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1047499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               512276                       # number of demand (read+write) hits
system.l2.demand_hits::total                   512322                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  46                       # number of overall hits
system.l2.overall_hits::.cpu.data              512276                       # number of overall hits
system.l2.overall_hits::total                  512322                       # number of overall hits
system.l2.demand_misses::.cpu.inst                652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200286                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200938                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               652                       # number of overall misses
system.l2.overall_misses::.cpu.data            200286                       # number of overall misses
system.l2.overall_misses::total                200938                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51104500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17010065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17061169500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51104500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17010065000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17061169500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           712562                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               713260                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          712562                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              713260                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78381.134969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84928.876706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84907.630712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78381.134969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84928.876706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84907.630712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111119                       # number of writebacks
system.l2.writebacks::total                    111119                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200932                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200932                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15006893500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15051418500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15006893500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15051418500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.932665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.932665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68394.777266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74929.191985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74908.021122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68394.777266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74929.191985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74908.021122                       # average overall mshr miss latency
system.l2.replacements                         168283                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       636540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           636540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       636540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       636540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              245                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          245                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150269                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136111                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11891433500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11891433500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87365.705196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87365.705196                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10530323500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10530323500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77365.705196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77365.705196                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51104500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51104500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78381.134969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78381.134969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.932665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.932665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68394.777266                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68394.777266                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        362007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            362007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5118631500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5118631500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       426182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79760.522010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79760.522010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4476570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4476570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69761.103319                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69761.103319                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31896.517568                       # Cycle average of tags in use
system.l2.tags.total_refs                     1425011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201051                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.087809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.141045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.969009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31762.407514                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973404                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11601187                       # Number of tag accesses
system.l2.tags.data_accesses                 11601187                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12817984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12859648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7111616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7111616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            504119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         155092725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             155596844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       504119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           504119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86047846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86047846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86047846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           504119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        155092725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            241644690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002966342500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6650                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111119                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111119                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2999788250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6766550750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14932.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33682.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69717                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111119                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.701380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.438494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.836744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68991     66.24%     66.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14323     13.75%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2288      2.20%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1276      1.23%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9685      9.30%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          861      0.83%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          487      0.47%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          529      0.51%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5719      5.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.208421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.728235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.022554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6480     97.44%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      0.57%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.94%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6650                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4380     65.86%     65.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.45%     66.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2066     31.07%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.47%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6650                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12857216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7110208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12859648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7111616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       155.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    155.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82642813000                       # Total gap between requests
system.mem_ctrls.avgGap                     264837.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12815552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7110208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 504118.534935998847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 155063299.218416631222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86030809.333002552390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111119                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17853500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6748697250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1977391255000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27424.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33696.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17795257.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            370466040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            196907370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           713821500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          289850940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6523788960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21722949660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13443526080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43261310550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.445384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34727671000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2759640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45159918000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            373229220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            198376035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           720561660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          290075400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6523788960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21385783260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13727455680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43219270215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.936712                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35468340500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2759640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44419248500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13602490                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13602490                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13602490                       # number of overall hits
system.cpu.icache.overall_hits::total        13602490                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          698                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            698                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          698                       # number of overall misses
system.cpu.icache.overall_misses::total           698                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53341500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53341500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53341500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53341500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13603188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13603188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13603188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13603188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76420.487106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76420.487106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76420.487106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76420.487106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          253                       # number of writebacks
system.cpu.icache.writebacks::total               253                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          698                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          698                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52643500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52643500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75420.487106                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75420.487106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75420.487106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75420.487106                       # average overall mshr miss latency
system.cpu.icache.replacements                    253                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13602490                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13602490                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          698                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           698                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53341500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53341500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13603188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13603188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76420.487106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76420.487106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75420.487106                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75420.487106                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           358.739279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13603188                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19488.808023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   358.739279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.700663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.700663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27207074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27207074                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50218493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50218493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50218986                       # number of overall hits
system.cpu.dcache.overall_hits::total        50218986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       767554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         767554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       775471                       # number of overall misses
system.cpu.dcache.overall_misses::total        775471                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25141739988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25141739988                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25141739988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25141739988                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50986047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50986047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50994457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50994457                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015054                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015054                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015207                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015207                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32755.662778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32755.662778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32421.251069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32421.251069                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       208693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3464                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.246247                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       636540                       # number of writebacks
system.cpu.dcache.writebacks::total            636540                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62911                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       712555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       712555                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22780599500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22780599500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23462239944                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23462239944                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32329.278088                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32329.278088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32926.917844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32926.917844                       # average overall mshr miss latency
system.cpu.dcache.replacements                 711538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39597903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39597903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9322790500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9322790500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40016780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40016780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22256.630228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22256.630228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8880059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8880059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21230.802151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21230.802151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10620590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10620590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15818949488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15818949488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10969267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10969267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45368.491435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45368.491435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62297                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62297                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13900540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13900540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48538.796354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48538.796354                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7917                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7917                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941379                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941379                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7912                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7912                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    681640444                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    681640444                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940785                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940785                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86152.735592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86152.735592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.114754                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.114754                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 55857.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55857.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.114754                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.114754                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 54857.142857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54857.142857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           61                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.424364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50931663                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            712562                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.476816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.424364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          596                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         102701720                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        102701720                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82647229000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
