{"Source Block": ["oh/elink/hdl/axi_elink.v@192:202@HdlIdDef", "   wire\t\t\telink_en;\t\t// From elink of elink.v\n   wire\t\t\telink_reset;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n"], "Clone Blocks": [["oh/elink/hdl/axi_elink.v@195:205", "   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/axi_elink.v@190:200", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink_en;\t\t// From elink of elink.v\n   wire\t\t\telink_reset;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/hdl/axi_elink.v@200:210", "   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n"], ["oh/elink/hdl/axi_elink.v@206:216", "   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/axi_elink.v@208:218", "   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxwr_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxwr_packet;\t\t// From esaxi of esaxi.v\n"], ["oh/elink/hdl/axi_elink.v@196:206", "   wire\t\t\trx_lclk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/hdl/axi_elink.v@197:207", "   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/axi_elink.v@201:211", "   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n"], ["oh/elink/hdl/axi_elink.v@207:217", "   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxwr_access;\t\t// From esaxi of esaxi.v\n"], ["oh/elink/hdl/axi_elink.v@204:214", "   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/hdl/axi_elink.v@191:201", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink_en;\t\t// From elink of elink.v\n   wire\t\t\telink_reset;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/axi_elink.v@193:203", "   wire\t\t\telink_reset;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n"], ["oh/elink/hdl/axi_elink.v@203:213", "   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/axi_elink.v@199:209", "   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n"], ["oh/elink/hdl/axi_elink.v@202:212", "   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n"], ["oh/elink/hdl/axi_elink.v@194:204", "   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/axi_elink.v@198:208", "   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttimeout;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n"]], "Diff Content": {"Delete": [[197, "   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n"]], "Add": []}}