-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/full_adder_full_adder_sch_tb_isim_beh.exe" -prj "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/full_adder_full_adder_sch_tb_beh.prj" "work.full_adder_full_adder_sch_tb" "work.glbl" 
