TimeQuest Timing Analyzer report for n6480
Thu Mar 19 22:28:04 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'n64_clock'
 26. Fast Model Hold: 'n64_clock'
 27. Fast Model Minimum Pulse Width: 'n64_clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 207.47 MHz ; 207.47 MHz      ; n64_clock  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -3.222 ; -962.551      ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.391 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1465.344         ;
+-----------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -3.222 ; n64_px_count[12] ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; -0.023     ; 4.235      ;
; -3.153 ; n64_px_count[13] ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; -0.023     ; 4.166      ;
; -3.114 ; n64_px_count[1]  ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; -0.023     ; 4.127      ;
; -3.106 ; n64_px_count[6]  ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; -0.023     ; 4.119      ;
; -3.086 ; n64_px_count[2]  ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; -0.023     ; 4.099      ;
; -3.075 ; n64_px_count[15] ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; -0.023     ; 4.088      ;
; -3.052 ; n64_px_count[0]  ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; -0.023     ; 4.065      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.955 ; hsync_time[6]    ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.997      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.939 ; hsync_time[2]    ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.981      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.935 ; hsync_time[3]    ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.977      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.911 ; hsync_time[10]   ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.953      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.904 ; hsync_time[8]    ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.946      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
; -2.901 ; hsync_time[0]    ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 3.943      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                        ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; n64_pixel:rgb_decoder|green_final[0]                                                                       ; n64_pixel:rgb_decoder|green_out[0]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; n64_pixel:rgb_decoder|blue_final[3]                                                                        ; n64_pixel:rgb_decoder|blue_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; out_blue[2]                                                                                                ; vga_blue[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|green_final[5]                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|green_final[1]                                                                       ; n64_pixel:rgb_decoder|green_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_green[1]                                                                                               ; vga_green[4]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; vga_osc                                                                                                    ; vga_clk~reg0                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; n64_pixel:rgb_decoder|red_cap[5]                                                                           ; n64_pixel:rgb_decoder|red_final[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; n64_pixel:rgb_decoder|red_cap[3]                                                                           ; n64_pixel:rgb_decoder|red_final[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; n64_pixel:rgb_decoder|blue_final[0]                                                                        ; n64_pixel:rgb_decoder|blue_out[0]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; n64_pixel:rgb_decoder|red_cap[1]                                                                           ; n64_pixel:rgb_decoder|red_final[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.786      ;
; 0.531 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.653 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.920      ;
; 0.653 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.920      ;
; 0.655 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.922      ;
; 0.657 ; n64_pixel:rgb_decoder|blue_final[2]                                                                        ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.923      ;
; 0.664 ; n64_pixel:rgb_decoder|green_cap[6]                                                                         ; n64_pixel:rgb_decoder|green_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.931      ;
; 0.664 ; out_blue[1]                                                                                                ; vga_blue[4]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.929      ;
; 0.682 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 0.999      ;
; 0.686 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.003      ;
; 0.697 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.964      ;
; 0.698 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.964      ;
; 0.698 ; n64_pixel:rgb_decoder|green_cap[0]                                                                         ; n64_pixel:rgb_decoder|green_final[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.965      ;
; 0.698 ; n64_pixel:rgb_decoder|blue_final[6]                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.965      ;
; 0.699 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.966      ;
; 0.700 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.017      ;
; 0.702 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.968      ;
; 0.703 ; n64_pixel:rgb_decoder|blue_cap[4]                                                                          ; n64_pixel:rgb_decoder|blue_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.969      ;
; 0.709 ; n64_pixel:rgb_decoder|blue_cap[1]                                                                          ; n64_pixel:rgb_decoder|blue_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.976      ;
; 0.710 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 0.999      ;
; 0.714 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.003      ;
; 0.716 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.033      ;
; 0.718 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.035      ;
; 0.722 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.039      ;
; 0.728 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.017      ;
; 0.744 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.033      ;
; 0.746 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.035      ;
; 0.750 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.039      ;
; 0.776 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.042      ;
; 0.794 ; n64_pixel:rgb_decoder|red_final[5]                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.061      ;
; 0.795 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.799 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.065      ;
; 0.804 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[14]                                                                                             ; line_count[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.089 ; 4.089 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 3.657 ; 3.657 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 3.526 ; 3.526 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 3.546 ; 3.546 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.028 ; 4.028 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.089 ; 4.089 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 3.936 ; 3.936 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 3.712 ; 3.712 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.461 ; 4.461 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 1.369 ; 1.369 ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.127 ; 1.127 ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 1.369 ; 1.369 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -3.287 ; -3.287 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -3.298 ; -3.298 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -3.287 ; -3.287 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -3.307 ; -3.307 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -3.657 ; -3.657 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -3.693 ; -3.693 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -3.688 ; -3.688 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -3.350 ; -3.350 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -4.231 ; -4.231 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.044  ; 0.044  ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.044  ; 0.044  ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -0.581 ; -0.581 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 9.353 ; 9.353 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 9.353 ; 9.353 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 7.177 ; 7.177 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.106 ; 8.106 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.605 ; 6.605 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.616 ; 6.616 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.363 ; 6.363 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.352 ; 6.352 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.829 ; 7.829 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.106 ; 8.106 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.586 ; 6.586 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.609 ; 6.609 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.606 ; 6.606 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.603 ; 6.603 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 6.380 ; 6.380 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.932 ; 6.932 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.385 ; 6.385 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.845 ; 6.845 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.832 ; 6.832 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.838 ; 6.838 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.696 ; 6.696 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.932 ; 6.932 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.350 ; 6.350 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.600 ; 6.600 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.611 ; 6.611 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.612 ; 6.612 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 6.922 ; 6.922 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.109 ; 7.109 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 6.612 ; 6.612 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.636 ; 6.636 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 6.591 ; 6.591 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.109 ; 7.109 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 6.833 ; 6.833 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 6.828 ; 6.828 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.362 ; 6.362 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 6.374 ; 6.374 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 6.353 ; 6.353 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 6.838 ; 6.838 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.404 ; 7.404 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 9.353 ; 9.353 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 9.353 ; 9.353 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 7.177 ; 7.177 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.352 ; 6.352 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.605 ; 6.605 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.616 ; 6.616 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.363 ; 6.363 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.352 ; 6.352 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.829 ; 7.829 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.106 ; 8.106 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.586 ; 6.586 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.609 ; 6.609 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.606 ; 6.606 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.603 ; 6.603 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 6.380 ; 6.380 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.350 ; 6.350 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.385 ; 6.385 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.845 ; 6.845 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.832 ; 6.832 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.838 ; 6.838 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.696 ; 6.696 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.932 ; 6.932 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.350 ; 6.350 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.600 ; 6.600 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.611 ; 6.611 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.612 ; 6.612 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 6.922 ; 6.922 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 6.353 ; 6.353 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 6.612 ; 6.612 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.636 ; 6.636 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 6.591 ; 6.591 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.109 ; 7.109 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 6.833 ; 6.833 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 6.828 ; 6.828 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.362 ; 6.362 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 6.374 ; 6.374 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 6.353 ; 6.353 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 6.838 ; 6.838 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.404 ; 7.404 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 9.723 ; 9.723 ;       ;
; n64_dsync_n ; led[3]      ; 9.723 ;       ;       ; 9.723 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 9.723 ; 9.723 ;       ;
; n64_dsync_n ; led[3]      ; 9.723 ;       ;       ; 9.723 ;
+-------------+-------------+-------+-------+-------+-------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.460 ; -298.391      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1465.344         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                        ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; n64_pixel:rgb_decoder|green_final[0]                                                                       ; n64_pixel:rgb_decoder|green_out[0]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; out_blue[2]                                                                                                ; vga_blue[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; n64_pixel:rgb_decoder|green_final[5]                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; n64_pixel:rgb_decoder|blue_final[3]                                                                        ; n64_pixel:rgb_decoder|blue_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; n64_pixel:rgb_decoder|green_final[1]                                                                       ; n64_pixel:rgb_decoder|green_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; out_green[1]                                                                                               ; vga_green[4]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; vga_osc                                                                                                    ; vga_clk~reg0                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; n64_pixel:rgb_decoder|red_cap[5]                                                                           ; n64_pixel:rgb_decoder|red_final[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_final[0]                                                                        ; n64_pixel:rgb_decoder|blue_out[0]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; n64_pixel:rgb_decoder|red_cap[3]                                                                           ; n64_pixel:rgb_decoder|red_final[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; n64_pixel:rgb_decoder|red_cap[1]                                                                           ; n64_pixel:rgb_decoder|red_final[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.294 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.498      ;
; 0.297 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.501      ;
; 0.298 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.498      ;
; 0.301 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.501      ;
; 0.304 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.508      ;
; 0.305 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.458      ;
; 0.305 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.458      ;
; 0.308 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.508      ;
; 0.308 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.460      ;
; 0.311 ; n64_pixel:rgb_decoder|green_cap[6]                                                                         ; n64_pixel:rgb_decoder|green_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.463      ;
; 0.313 ; out_blue[1]                                                                                                ; vga_blue[4]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.463      ;
; 0.314 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.518      ;
; 0.315 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.519      ;
; 0.317 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.521      ;
; 0.317 ; n64_pixel:rgb_decoder|green_cap[0]                                                                         ; n64_pixel:rgb_decoder|green_final[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.470      ;
; 0.318 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.318 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.470      ;
; 0.318 ; n64_pixel:rgb_decoder|blue_final[6]                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.519      ;
; 0.319 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; n64_pixel:rgb_decoder|blue_cap[4]                                                                          ; n64_pixel:rgb_decoder|blue_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.521      ;
; 0.321 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.474      ;
; 0.324 ; n64_pixel:rgb_decoder|blue_final[2]                                                                        ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; n64_pixel:rgb_decoder|blue_cap[1]                                                                          ; n64_pixel:rgb_decoder|blue_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.477      ;
; 0.355 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[11]                                                                                           ; n64_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[14]                                                                                             ; line_count[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 2.242 ; 2.242 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 2.025 ; 2.025 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 1.933 ; 1.933 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 1.957 ; 1.957 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 2.218 ; 2.218 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 2.242 ; 2.242 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.145 ; 2.145 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.043 ; 2.043 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 2.433 ; 2.433 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.399 ; 0.399 ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.285 ; 0.285 ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.399 ; 0.399 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -1.806 ; -1.806 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -1.827 ; -1.827 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -1.806 ; -1.806 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -1.834 ; -1.834 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.009 ; -2.009 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.011 ; -2.011 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.013 ; -2.013 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -1.844 ; -1.844 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.313 ; -2.313 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.306  ; 0.306  ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.306  ; 0.306  ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -0.033 ; -0.033 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 5.166 ; 5.166 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 5.166 ; 5.166 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 4.032 ; 4.032 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 4.449 ; 4.449 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.759 ; 3.759 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.766 ; 3.766 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.643 ; 3.643 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 4.327 ; 4.327 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.449 ; 4.449 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.753 ; 3.753 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.768 ; 3.768 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.762 ; 3.762 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.761 ; 3.761 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.658 ; 3.658 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.930 ; 3.930 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.662 ; 3.662 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.877 ; 3.877 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.865 ; 3.865 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.868 ; 3.868 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.822 ; 3.822 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.930 ; 3.930 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.627 ; 3.627 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.757 ; 3.757 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.767 ; 3.767 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.767 ; 3.767 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.919 ; 3.919 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.999 ; 3.999 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.766 ; 3.766 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.773 ; 3.773 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.745 ; 3.745 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.999 ; 3.999 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.860 ; 3.860 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.861 ; 3.861 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.640 ; 3.640 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.651 ; 3.651 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.861 ; 3.861 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.128 ; 4.128 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 5.166 ; 5.166 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 5.166 ; 5.166 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 4.032 ; 4.032 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.759 ; 3.759 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.766 ; 3.766 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.643 ; 3.643 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 4.327 ; 4.327 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.449 ; 4.449 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.753 ; 3.753 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.768 ; 3.768 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.762 ; 3.762 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.761 ; 3.761 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.658 ; 3.658 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.627 ; 3.627 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.662 ; 3.662 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.877 ; 3.877 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.865 ; 3.865 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.868 ; 3.868 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.822 ; 3.822 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.930 ; 3.930 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.627 ; 3.627 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.757 ; 3.757 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.767 ; 3.767 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.767 ; 3.767 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.919 ; 3.919 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.766 ; 3.766 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.773 ; 3.773 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.745 ; 3.745 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.999 ; 3.999 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.860 ; 3.860 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.861 ; 3.861 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.640 ; 3.640 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.651 ; 3.651 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.861 ; 3.861 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.128 ; 4.128 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.544 ; 5.544 ;       ;
; n64_dsync_n ; led[3]      ; 5.544 ;       ;       ; 5.544 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.544 ; 5.544 ;       ;
; n64_dsync_n ; led[3]      ; 5.544 ;       ;       ; 5.544 ;
+-------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.222   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  n64_clock       ; -3.222   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -962.551 ; 0.0   ; 0.0      ; 0.0     ; -1465.344           ;
;  n64_clock       ; -962.551 ; 0.000 ; N/A      ; N/A     ; -1465.344           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.089 ; 4.089 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 3.657 ; 3.657 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 3.526 ; 3.526 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 3.546 ; 3.546 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.028 ; 4.028 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.089 ; 4.089 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 3.936 ; 3.936 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 3.712 ; 3.712 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.461 ; 4.461 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 1.369 ; 1.369 ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.127 ; 1.127 ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 1.369 ; 1.369 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -1.806 ; -1.806 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -1.827 ; -1.827 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -1.806 ; -1.806 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -1.834 ; -1.834 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.009 ; -2.009 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.011 ; -2.011 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.013 ; -2.013 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -1.844 ; -1.844 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.313 ; -2.313 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.306  ; 0.306  ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.306  ; 0.306  ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -0.033 ; -0.033 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 9.353 ; 9.353 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 9.353 ; 9.353 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 7.177 ; 7.177 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.106 ; 8.106 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.605 ; 6.605 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.616 ; 6.616 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.363 ; 6.363 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.352 ; 6.352 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.829 ; 7.829 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.106 ; 8.106 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.586 ; 6.586 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.609 ; 6.609 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.606 ; 6.606 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.603 ; 6.603 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 6.380 ; 6.380 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.932 ; 6.932 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.385 ; 6.385 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.845 ; 6.845 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.832 ; 6.832 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.838 ; 6.838 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.696 ; 6.696 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.932 ; 6.932 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.350 ; 6.350 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.600 ; 6.600 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.611 ; 6.611 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.612 ; 6.612 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 6.922 ; 6.922 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.109 ; 7.109 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 6.612 ; 6.612 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.636 ; 6.636 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 6.591 ; 6.591 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.109 ; 7.109 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 6.833 ; 6.833 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 6.828 ; 6.828 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.362 ; 6.362 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 6.374 ; 6.374 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 6.353 ; 6.353 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 6.838 ; 6.838 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.404 ; 7.404 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 5.166 ; 5.166 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 5.166 ; 5.166 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 4.032 ; 4.032 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.759 ; 3.759 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.766 ; 3.766 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.643 ; 3.643 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 4.327 ; 4.327 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.449 ; 4.449 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.753 ; 3.753 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.768 ; 3.768 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.762 ; 3.762 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.761 ; 3.761 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.658 ; 3.658 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.627 ; 3.627 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.662 ; 3.662 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.877 ; 3.877 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.865 ; 3.865 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.868 ; 3.868 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.822 ; 3.822 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.930 ; 3.930 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.627 ; 3.627 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.757 ; 3.757 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.767 ; 3.767 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.767 ; 3.767 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.919 ; 3.919 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.766 ; 3.766 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.773 ; 3.773 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.745 ; 3.745 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.999 ; 3.999 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.860 ; 3.860 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.861 ; 3.861 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.640 ; 3.640 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.651 ; 3.651 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.631 ; 3.631 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.861 ; 3.861 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.128 ; 4.128 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 9.723 ; 9.723 ;       ;
; n64_dsync_n ; led[3]      ; 9.723 ;       ;       ; 9.723 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.544 ; 5.544 ;       ;
; n64_dsync_n ; led[3]      ; 5.544 ;       ;       ; 5.544 ;
+-------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 1212     ; 386      ; 84       ; 2524     ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 1212     ; 386      ; 84       ; 2524     ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 81    ; 81   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 19 22:28:03 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.222      -962.551 n64_clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1465.344 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -298.391 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1465.344 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 299 megabytes
    Info: Processing ended: Thu Mar 19 22:28:04 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


