 
****************************************
Report : qor
Design : s386
Version: L-2016.03-SP5-1
Date   : Sun Mar 10 14:57:07 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.44
  Critical Path Slack:           2.01
  Critical Path Clk Period:      6.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:         30
  Leaf Cell Count:                 79
  Buf/Inv Cell Count:              17
  Buf Cell Count:                   0
  Inv Cell Count:                  17
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        73
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      139.779201
  Noncombinational Area:    39.646465
  Buf/Inv Area:             21.602240
  Total Buffer Area:             0.00
  Total Inverter Area:          21.60
  Macro/Black Box Area:      0.000000
  Net Area:                 19.165017
  Net XLength        :         457.68
  Net YLength        :         492.97
  -----------------------------------
  Cell Area:               179.425666
  Design Area:             198.590684
  Net Length        :          950.65


  Design Rules
  -----------------------------------
  Total Number of Nets:            89
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.18
  Mapping Optimization:                0.72
  -----------------------------------------
  Overall Compile Time:                2.48
  Overall Compile Wall Clock Time:     2.88

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
