Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 20 14:41:14 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.073    -9302.119                   4058                20448        0.017        0.000                      0                20448       -0.402       -1.608                       4                 10439  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
SP_OV_i/DELAY_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_1    {0.000 1.613}        3.226           310.000         
  clkfbout_SP_OV_clk_wiz_0_1    {0.000 25.000}       50.000          20.000          
SP_OV_i/REF_CLK/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_1_1  {0.000 1.087}        2.174           460.000         
  clk_out2_SP_OV_clk_wiz_1_1_1  {0.272 1.359}        2.174           460.000         
  clk_out3_SP_OV_clk_wiz_1_1_1  {0.543 1.630}        2.174           460.000         
  clk_out4_SP_OV_clk_wiz_1_1_1  {0.815 1.902}        2.174           460.000         
  clkfbout_SP_OV_clk_wiz_1_1_1  {0.000 25.000}       50.000          20.000          
SP_OV_i/TIMER_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_2_1  {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_clk_wiz_1_2_1  {0.000 5.000}        10.000          100.000         
clk_fpga_0                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SP_OV_i/DELAY_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_1                                                                                                                                                      0.001        0.000                       0                    51  
  clkfbout_SP_OV_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  
SP_OV_i/REF_CLK/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_1_1       -2.766    -1092.141                   1647                 2179        0.057        0.000                      0                 2179       -0.402       -1.608                       4                  1834  
  clk_out2_SP_OV_clk_wiz_1_1_1                                                                                                                                                    0.019        0.000                       0                    18  
  clk_out3_SP_OV_clk_wiz_1_1_1                                                                                                                                                    0.019        0.000                       0                    18  
  clk_out4_SP_OV_clk_wiz_1_1_1                                                                                                                                                    0.019        0.000                       0                    18  
  clkfbout_SP_OV_clk_wiz_1_1_1                                                                                                                                                   47.845        0.000                       0                     3  
SP_OV_i/TIMER_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_2_1        0.144        0.000                      0                  528        0.224        0.000                      0                  528        3.500        0.000                       0                   402  
  clkfbout_SP_OV_clk_wiz_1_2_1                                                                                                                                                    7.845        0.000                       0                     3  
clk_fpga_0                            0.061        0.000                      0                15480        0.053        0.000                      0                15480        4.020        0.000                       0                  8086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_0_1         -4.146     -850.357                    240                  240        0.065        0.000                      0                  240  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_0_1         -3.311     -153.008                     48                   48        0.078        0.000                      0                   48  
clk_out2_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.476       -8.927                     15                   16        0.075        0.000                      0                   16  
clk_out3_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.470      -10.122                     13                   16        0.201        0.000                      0                   16  
clk_out4_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.832      -14.986                     16                   16        0.450        0.000                      0                   16  
clk_out1_SP_OV_clk_wiz_1_2_1  clk_out1_SP_OV_clk_wiz_1_1_1       -3.674       -3.674                      1                    1        0.159        0.000                      0                    1  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_1_1       -5.073    -6150.443                   1745                 1745        0.017        0.000                      0                 1745  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_2_1       -3.938     -955.428                    272                  272        0.105        0.000                      0                  272  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_2_1       -3.018     -845.560                    396                  396        0.029        0.000                      0                  396  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DELAY_CLK/inst/clk_in1
  To Clock:  SP_OV_i/DELAY_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DELAY_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DELAY_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  SP_OV_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y149    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y147    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y148    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y145    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y146    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y143    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y144    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y141    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y142    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  SP_OV_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   SP_OV_i/DELAY_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/REF_CLK/inst/clk_in1
  To Clock:  SP_OV_i/REF_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/REF_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :         1647  Failing Endpoints,  Worst Slack       -2.766ns,  Total Violation    -1092.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            4  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -1.608ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.766ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.468ns (30.305%)  route 3.376ns (69.695%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 4.026 - 2.174 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.043     2.046    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.419     2.465 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[12]/Q
                         net (fo=2, routed)           1.923     4.388    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr[12]
    SLICE_X101Y106       LUT4 (Prop_lut4_I0_O)        0.299     4.687 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.687    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0_i_6_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.085 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.085    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.199    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2/CO[3]
                         net (fo=1, routed)           1.453     6.766    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I0_O)        0.124     6.890 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1/O
                         net (fo=1, routed)           0.000     6.890    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1_n_0
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.849     4.026    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                         clock pessimism              0.132     4.158    
                         clock uncertainty           -0.111     4.047    
    SLICE_X108Y120       FDRE (Setup_fdre_C_D)        0.077     4.124    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                 -2.766    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.766ns (19.096%)  route 3.245ns (80.904%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 4.028 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.920     6.059    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X110Y128       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.851     4.028    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y128       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/C
                         clock pessimism              0.132     4.160    
                         clock uncertainty           -0.111     4.049    
    SLICE_X110Y128       FDRE (Setup_fdre_C_CE)      -0.205     3.844    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.766ns (19.096%)  route 3.245ns (80.904%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 4.028 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.920     6.059    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X110Y128       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.851     4.028    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y128       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[31]/C
                         clock pessimism              0.132     4.160    
                         clock uncertainty           -0.111     4.049    
    SLICE_X110Y128       FDRE (Setup_fdre_C_CE)      -0.205     3.844    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[31]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.675%)  route 3.127ns (80.325%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.022 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.802     5.941    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.845     4.022    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[10]/C
                         clock pessimism              0.132     4.154    
                         clock uncertainty           -0.111     4.043    
    SLICE_X109Y126       FDRE (Setup_fdre_C_CE)      -0.205     3.838    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[10]
  -------------------------------------------------------------------
                         required time                          3.838    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.675%)  route 3.127ns (80.325%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.022 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.802     5.941    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.845     4.022    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]/C
                         clock pessimism              0.132     4.154    
                         clock uncertainty           -0.111     4.043    
    SLICE_X109Y126       FDRE (Setup_fdre_C_CE)      -0.205     3.838    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]
  -------------------------------------------------------------------
                         required time                          3.838    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.675%)  route 3.127ns (80.325%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.022 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.802     5.941    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.845     4.022    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[23]/C
                         clock pessimism              0.132     4.154    
                         clock uncertainty           -0.111     4.043    
    SLICE_X109Y126       FDRE (Setup_fdre_C_CE)      -0.205     3.838    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[23]
  -------------------------------------------------------------------
                         required time                          3.838    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.675%)  route 3.127ns (80.325%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.022 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.802     5.941    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.845     4.022    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[24]/C
                         clock pessimism              0.132     4.154    
                         clock uncertainty           -0.111     4.043    
    SLICE_X109Y126       FDRE (Setup_fdre_C_CE)      -0.205     3.838    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[24]
  -------------------------------------------------------------------
                         required time                          3.838    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.675%)  route 3.127ns (80.325%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.022 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.802     5.941    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.845     4.022    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[29]/C
                         clock pessimism              0.132     4.154    
                         clock uncertainty           -0.111     4.043    
    SLICE_X109Y126       FDRE (Setup_fdre_C_CE)      -0.205     3.838    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[29]
  -------------------------------------------------------------------
                         required time                          3.838    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.675%)  route 3.127ns (80.325%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.022 - 2.174 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.045     2.048    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.518     2.566 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/Q
                         net (fo=19, routed)          1.498     4.064    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg_n_0
    SLICE_X106Y111       LUT4 (Prop_lut4_I1_O)        0.124     4.188 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL[7]_i_1/O
                         net (fo=16, routed)          0.828     5.015    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.124     5.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.802     5.941    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.845     4.022    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[2]/C
                         clock pessimism              0.132     4.154    
                         clock uncertainty           -0.111     4.043    
    SLICE_X109Y126       FDRE (Setup_fdre_C_CE)      -0.205     3.838    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[2]
  -------------------------------------------------------------------
                         required time                          3.838    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.734ns (42.680%)  route 2.329ns (57.320%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 3.784 - 2.174 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.772     1.775    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X93Y78         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.419     2.194 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[2]/Q
                         net (fo=2, routed)           1.209     3.403    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg_n_0_[2]
    SLICE_X99Y82         LUT4 (Prop_lut4_I1_O)        0.299     3.702 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.702    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry_i_7__2_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.252 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.252    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.366    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__0_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.480 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.480    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.594 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           1.120     5.714    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN17_in
    SLICE_X102Y85        LUT6 (Prop_lut6_I3_O)        0.124     5.838 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/disabled_i_1__2/O
                         net (fo=1, routed)           0.000     5.838    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/disabled_i_1__2_n_0
    SLICE_X102Y85        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.607     3.784    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X102Y85        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/disabled_reg/C
                         clock pessimism              0.114     3.898    
                         clock uncertainty           -0.111     3.787    
    SLICE_X102Y85        FDRE (Setup_fdre_C_D)        0.081     3.868    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.868    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                 -1.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.125     0.852    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.008 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.008    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.049    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.102 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.102    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[12]
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.045    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.457ns (88.106%)  route 0.062ns (11.894%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.061     0.788    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[6]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.988 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.027    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.081 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.081    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[13]
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.016    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.125     0.852    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.008 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.008    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.049    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.115 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.115    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[14]
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.045    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.468ns (88.353%)  route 0.062ns (11.647%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.061     0.788    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[6]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.988 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.027    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.092 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.092    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[15]
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.016    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.125     0.852    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.008 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.008    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.049    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.138 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.138    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[13]
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.045    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.125     0.852    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.008 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.008    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.049    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.140 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.140    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[15]
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.045    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.125     0.852    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.008 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.008    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.049    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.089 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.089    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.142 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.142    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X34Y101        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y101        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134     1.045    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.925%)  route 0.445ns (73.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.632     0.634    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X32Y122        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=1, routed)           0.445     1.243    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[7]
    RAMB18_X3Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.966     0.968    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X3Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.009     0.960    
    RAMB18_X3Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.143    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.493ns (88.878%)  route 0.062ns (11.122%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.061     0.788    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[6]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.988 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.027    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.117 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.117    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[14]
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.016    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.493ns (88.878%)  route 0.062ns (11.122%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.561     0.563    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.061     0.788    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[6]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.988 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.027    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.117 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.117    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[16]
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.914     0.916    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]/C
                         clock pessimism             -0.005     0.911    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.016    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y44     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y46     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y48     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y48     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y83    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y83    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y86     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y86     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y86     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y85     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y85     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y85     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y85     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y86     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y85     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y85     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y88    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X61Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X61Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X61Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X61Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out2_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SP_OV_i/REF_CLK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X33Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X62Y107    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X67Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y114   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X104Y111   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X67Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y126   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X102Y113   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X33Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X33Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X62Y107    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X67Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y114   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X62Y107    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X33Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X62Y107    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X67Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y114   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y114   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out3_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SP_OV_i/REF_CLK/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X37Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y100    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X60Y109    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X65Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X65Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X37Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X37Y97     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y109    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y115   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out4_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.815 1.902 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y4    SP_OV_i/REF_CLK/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y98     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y98     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X63Y104    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X66Y108    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X100Y112   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X104Y113   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y108   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X63Y104    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X63Y104    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X100Y112   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X100Y112   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X101Y116   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y127   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_1_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/TIMER_CLK/inst/clk_in1
  To Clock:  SP_OV_i/TIMER_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/TIMER_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/TIMER_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_2_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.061ns (40.497%)  route 4.498ns (59.503%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542     9.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525     9.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/C
                         clock pessimism              0.150     9.678    
                         clock uncertainty           -0.072     9.606    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 3.061ns (40.564%)  route 4.485ns (59.436%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.529     9.244    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X58Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.523     9.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
                         clock pessimism              0.114     9.640    
                         clock uncertainty           -0.072     9.568    
    SLICE_X58Y74         FDRE (Setup_fdre_C_CE)      -0.169     9.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 3.061ns (40.564%)  route 4.485ns (59.436%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695     1.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     2.176 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           1.445     3.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[5]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.301     3.922 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     3.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_i_4__2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.568 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.577    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__3_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.959     6.212    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/minusOp_carry__5_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.303     6.515 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.515    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_i_7__2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.543     8.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim0_carry__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.715 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.529     9.244    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X58Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.523     9.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/C
                         clock pessimism              0.114     9.640    
                         clock uncertainty           -0.072     9.568    
    SLICE_X58Y74         FDRE (Setup_fdre_C_CE)      -0.169     9.399    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  0.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.355ns (74.340%)  route 0.123ns (25.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.761     0.763    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.808 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.299     1.106    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.247 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.123     1.370    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.530 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.584    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[12]
    SLICE_X53Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.071     1.073    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.056     1.129 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.447     1.576    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.321     1.254    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.105     1.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.057%)  route 1.092ns (86.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y79         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDSE (Prop_fdse_C_Q)         0.164     0.735 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.092     1.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.110     1.112    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.056     1.168 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.446     1.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.000     1.613    
    SLICE_X56Y73         FDRE (Hold_fdre_C_R)        -0.018     1.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.057%)  route 1.092ns (86.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y79         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDSE (Prop_fdse_C_Q)         0.164     0.735 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.092     1.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.110     1.112    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.056     1.168 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.446     1.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.000     1.613    
    SLICE_X56Y73         FDRE (Hold_fdre_C_R)        -0.018     1.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.057%)  route 1.092ns (86.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y79         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDSE (Prop_fdse_C_Q)         0.164     0.735 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.092     1.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.110     1.112    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.056     1.168 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.446     1.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.000     1.613    
    SLICE_X56Y73         FDRE (Hold_fdre_C_R)        -0.018     1.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.057%)  route 1.092ns (86.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y79         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDSE (Prop_fdse_C_Q)         0.164     0.735 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.092     1.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.110     1.112    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.056     1.168 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.446     1.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X56Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.000     1.613    
    SLICE_X56Y73         FDRE (Hold_fdre_C_R)        -0.018     1.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.366ns (74.917%)  route 0.123ns (25.083%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.761     0.763    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.808 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.299     1.106    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.247 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.123     1.370    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.530 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.595 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.595    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[14]
    SLICE_X53Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.071     1.073    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.056     1.129 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.447     1.576    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.321     1.254    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.105     1.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y79         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDSE (Prop_fdse_C_Q)         0.141     0.712 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg/Q
                         net (fo=2, routed)           0.156     0.867    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.912 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_i_1__1/O
                         net (fo=1, routed)           0.000     0.912    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_i_1__1_n_0
    SLICE_X55Y79         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y79         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg/C
                         clock pessimism             -0.267     0.571    
    SLICE_X55Y79         FDSE (Hold_fdse_C_D)         0.092     0.663    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_clk_ctl_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.355ns (72.327%)  route 0.136ns (27.673%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.629     0.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X56Y78         LUT2 (Prop_lut2_I1_O)        0.045     0.676 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.419     1.095    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     1.236 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.136     1.372    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.532 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.532    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.586 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.586    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[8]
    SLICE_X52Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.906     0.908    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X56Y78         LUT2 (Prop_lut2_I1_O)        0.056     0.964 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.553     1.517    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.288     1.229    
    SLICE_X52Y74         FDRE (Hold_fdre_C_D)         0.105     1.334    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.777%)  route 1.060ns (89.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.566     0.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y75         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDSE (Prop_fdse_C_Q)         0.128     0.696 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.060     1.755    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.096     1.098    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y77         LUT2 (Prop_lut2_I1_O)        0.056     1.154 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.418     1.572    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     1.572    
    SLICE_X48Y74         FDRE (Hold_fdre_C_R)        -0.072     1.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.128ns (10.777%)  route 1.060ns (89.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.566     0.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y75         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDSE (Prop_fdse_C_Q)         0.128     0.696 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.060     1.755    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.096     1.098    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y77         LUT2 (Prop_lut2_I1_O)        0.056     1.154 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.418     1.572    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000     1.572    
    SLICE_X48Y74         FDRE (Hold_fdre_C_R)        -0.072     1.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    SP_OV_i/TIMER_CLK/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y24      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y24      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y26      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y28      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X59Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X59Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X58Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X59Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X59Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X59Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X59Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_2_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    SP_OV_i/TIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 1.460ns (17.298%)  route 6.980ns (82.702%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.038     3.332    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/s_axi_aclk
    SLICE_X107Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDRE (Prop_fdre_C_Q)         0.419     3.751 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.158     4.909    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.297     5.206 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.673     5.879    SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
    SLICE_X104Y125       LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.990     6.993    SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I2_O)        0.124     7.117 f  SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.275     7.392    SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X103Y121       LUT2 (Prop_lut2_I1_O)        0.124     7.516 r  SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.731     9.247    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X57Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.348     9.719    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.036    10.879    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124    11.003 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.769    11.772    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.562    12.742    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    SP_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 1.450ns (15.649%)  route 7.816ns (84.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=34, routed)          7.816    12.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[8]
    SLICE_X63Y74         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.523    12.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y74         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[23]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X63Y74         FDSE (Setup_fdse_C_D)       -0.062    12.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[23]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 1.450ns (15.556%)  route 7.871ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=34, routed)          7.871    12.352    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[11]
    SLICE_X40Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.464    12.643    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)       -0.043    12.675    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.450ns (15.805%)  route 7.724ns (84.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=35, routed)          7.724    12.205    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[5]
    SLICE_X63Y76         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.525    12.704    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y76         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X63Y76         FDSE (Setup_fdse_C_D)       -0.093    12.586    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[26]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 1.450ns (15.446%)  route 7.938ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=34, routed)          7.938    12.419    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/s_axi_wdata[14]
    SLICE_X88Y114        FDSE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.715    12.894    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y114        FDSE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X88Y114        FDSE (Setup_fdse_C_D)       -0.067    12.802    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[17]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.450ns (15.650%)  route 7.815ns (84.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=28, routed)          7.815    12.296    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_wdata[26]
    SLICE_X44Y64         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.473    12.652    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y64         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X44Y64         FDSE (Setup_fdse_C_D)       -0.047    12.680    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[5]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 1.450ns (15.690%)  route 7.792ns (84.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=28, routed)          7.792    12.272    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[26]
    SLICE_X39Y70         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.468    12.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y70         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X39Y70         FDSE (Setup_fdse_C_D)       -0.058    12.664    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[5]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 1.450ns (15.848%)  route 7.699ns (84.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          7.699    12.180    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_wdata[7]
    SLICE_X59Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.529    12.708    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)       -0.108    12.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 1.450ns (15.633%)  route 7.825ns (84.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=28, routed)          7.825    12.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[23]
    SLICE_X42Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.462    12.641    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)       -0.013    12.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 1.450ns (15.494%)  route 7.908ns (84.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=34, routed)          7.908    12.389    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/s_axi_wdata[14]
    SLICE_X83Y113        FDSE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.715    12.894    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y113        FDSE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[17]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X83Y113        FDSE (Setup_fdse_C_D)       -0.081    12.788    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[17]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.gpio_OE_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.137%)  route 0.140ns (42.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.639     0.975    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDSE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.gpio_OE_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.gpio_OE_reg[28]/Q
                         net (fo=1, routed)           0.140     1.256    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/gpio_io_t[3]
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.301 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.301    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1[28]_i_1_n_0
    SLICE_X45Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.825     1.191    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.413%)  route 0.246ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.632     0.968    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X49Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.246     1.355    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[19]
    SLICE_X52Y115        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.900     1.266    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y115        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.070     1.297    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.424%)  route 0.246ns (63.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.631     0.967    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X37Y118        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.246     1.354    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[6]
    SLICE_X53Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.898     1.264    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X53Y117        FDRE (Hold_fdre_C_D)         0.070     1.295    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.980%)  route 0.236ns (59.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.625     0.961    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/s_axi_aclk
    SLICE_X50Y120        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     1.125 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.236     1.361    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[30]
    SLICE_X48Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.902     1.268    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.072     1.301    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.191%)  route 0.225ns (57.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/s_axi_aclk
    SLICE_X46Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.225     1.276    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[5]
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.815     1.181    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.070     1.216    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.323%)  route 0.223ns (57.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.633     0.969    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X46Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.223     1.356    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[20]
    SLICE_X53Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.898     1.264    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X53Y117        FDRE (Hold_fdre_C_D)         0.070     1.295    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.877%)  route 0.210ns (50.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.630     0.966    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y115        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=19, routed)          0.210     1.340    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X49Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.385 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.385    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data[12]
    SLICE_X49Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.903     1.269    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X49Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.092     1.322    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].reg3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.574%)  route 0.255ns (64.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.624     0.960    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y122        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.255     1.356    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/gpio2_io_o[11]
    SLICE_X48Y124        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].reg3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.894     1.260    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y124        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].reg3_reg[20]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X48Y124        FDRE (Hold_fdre_C_D)         0.070     1.291    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.803%)  route 0.253ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.632     0.968    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X49Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.253     1.362    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[21]
    SLICE_X53Y115        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.900     1.266    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y115        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X53Y115        FDRE (Hold_fdre_C_D)         0.066     1.293    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.103%)  route 0.211ns (59.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.659     0.995    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.211     1.347    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X30Y99         SRL16E                                       r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.845     1.211    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y85    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y85    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y85    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X103Y118  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :          240  Failing Endpoints,  Worst Slack       -4.146ns,  Total Violation     -850.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.146ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        3.277ns  (logic 0.518ns (15.809%)  route 2.759ns (84.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 95.409 - 93.548 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 95.541 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.060    95.541    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y143       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_fdre_C_Q)         0.518    96.059 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/Q
                         net (fo=1, routed)           2.759    98.818    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/DEBUG3[3]
    IDELAY_X1Y144        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    95.409    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y144        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.409    
                         clock uncertainty           -0.636    94.774    
    IDELAY_X1Y144        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.672    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.672    
                         arrival time                         -98.818    
  -------------------------------------------------------------------
                         slack                                 -4.146    

Slack (VIOLATED) :        -3.985ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        3.113ns  (logic 0.456ns (14.646%)  route 2.657ns (85.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 95.399 - 93.548 ) 
    Source Clock Delay      (SCD):    2.055ns = ( 95.533 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.052    95.533    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y116       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456    95.989 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[3]/Q
                         net (fo=1, routed)           2.657    98.647    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[3]
    IDELAY_X1Y118        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.851    95.399    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y118        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.399    
                         clock uncertainty           -0.636    94.764    
    IDELAY_X1Y118        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.662    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.662    
                         arrival time                         -98.647    
  -------------------------------------------------------------------
                         slack                                 -3.985    

Slack (VIOLATED) :        -3.891ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        3.029ns  (logic 0.456ns (15.055%)  route 2.573ns (84.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 95.403 - 93.548 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 95.528 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.047    95.528    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y129       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    95.984 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/Q
                         net (fo=1, routed)           2.573    98.557    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[4]
    IDELAY_X1Y134        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.855    95.403    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y134        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.403    
                         clock uncertainty           -0.636    94.768    
    IDELAY_X1Y134        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    94.666    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.666    
                         arrival time                         -98.557    
  -------------------------------------------------------------------
                         slack                                 -3.891    

Slack (VIOLATED) :        -3.874ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        3.005ns  (logic 0.456ns (15.173%)  route 2.549ns (84.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 95.408 - 93.548 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 95.539 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.058    95.539    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y139       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.456    95.995 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/Q
                         net (fo=1, routed)           2.549    98.545    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[4]
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.860    95.408    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.408    
                         clock uncertainty           -0.636    94.773    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    94.671    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.671    
                         arrival time                         -98.545    
  -------------------------------------------------------------------
                         slack                                 -3.874    

Slack (VIOLATED) :        -3.833ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.964ns  (logic 0.456ns (15.386%)  route 2.508ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 95.407 - 93.548 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 95.539 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.058    95.539    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y139       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y139       FDRE (Prop_fdre_C_Q)         0.456    95.995 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[6]/Q
                         net (fo=1, routed)           2.508    98.503    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y139        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.859    95.407    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y139        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.407    
                         clock uncertainty           -0.636    94.772    
    IDELAY_X1Y139        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.670    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.670    
                         arrival time                         -98.503    
  -------------------------------------------------------------------
                         slack                                 -3.833    

Slack (VIOLATED) :        -3.793ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.924ns  (logic 0.456ns (15.596%)  route 2.468ns (84.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 95.409 - 93.548 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 95.541 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.060    95.541    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.456    95.997 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/Q
                         net (fo=1, routed)           2.468    98.465    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    95.409    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.409    
                         clock uncertainty           -0.636    94.774    
    IDELAY_X1Y103        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.672    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.672    
                         arrival time                         -98.465    
  -------------------------------------------------------------------
                         slack                                 -3.793    

Slack (VIOLATED) :        -3.791ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.920ns  (logic 0.456ns (15.618%)  route 2.464ns (84.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 95.399 - 93.548 ) 
    Source Clock Delay      (SCD):    2.055ns = ( 95.533 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.052    95.533    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y116       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456    95.989 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/Q
                         net (fo=1, routed)           2.464    98.453    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[4]
    IDELAY_X1Y118        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.851    95.399    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y118        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.399    
                         clock uncertainty           -0.636    94.764    
    IDELAY_X1Y118        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    94.662    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.662    
                         arrival time                         -98.453    
  -------------------------------------------------------------------
                         slack                                 -3.791    

Slack (VIOLATED) :        -3.791ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.923ns  (logic 0.456ns (15.599%)  route 2.467ns (84.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 95.404 - 93.548 ) 
    Source Clock Delay      (SCD):    2.056ns = ( 95.534 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.053    95.534    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y115       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.456    95.990 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[24]/Q
                         net (fo=1, routed)           2.467    98.458    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/DEBUG2[4]
    IDELAY_X1Y114        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.856    95.404    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y114        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.404    
                         clock uncertainty           -0.636    94.769    
    IDELAY_X1Y114        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    94.667    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.667    
                         arrival time                         -98.458    
  -------------------------------------------------------------------
                         slack                                 -3.791    

Slack (VIOLATED) :        -3.787ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.920ns  (logic 0.518ns (17.738%)  route 2.402ns (82.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 95.398 - 93.548 ) 
    Source Clock Delay      (SCD):    2.049ns = ( 95.527 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.046    95.527    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y128       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518    96.045 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[23]/Q
                         net (fo=1, routed)           2.402    98.447    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/DEBUG2[3]
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.850    95.398    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.398    
                         clock uncertainty           -0.636    94.763    
    IDELAY_X1Y130        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.661    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.661    
                         arrival time                         -98.447    
  -------------------------------------------------------------------
                         slack                                 -3.787    

Slack (VIOLATED) :        -3.770ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.902ns  (logic 0.456ns (15.714%)  route 2.446ns (84.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 95.410 - 93.548 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 95.541 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        2.060    95.541    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y143       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y143       FDRE (Prop_fdre_C_Q)         0.456    95.997 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[13]/Q
                         net (fo=1, routed)           2.446    98.443    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/DEBUG1[3]
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.862    95.410    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.410    
                         clock uncertainty           -0.636    94.775    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.673    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.673    
                         arrival time                         -98.443    
  -------------------------------------------------------------------
                         slack                                 -3.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.141ns (13.653%)  route 0.892ns (86.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.710     0.712    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y121       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[17]/Q
                         net (fo=1, routed)           0.892     1.745    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[2]
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.984     0.984    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.984    
                         clock uncertainty            0.636     1.620    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.680    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.622%)  route 0.894ns (86.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.717     0.719    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y137       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.141     0.860 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[34]/Q
                         net (fo=1, routed)           0.894     1.754    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/DEBUG3[4]
    IDELAY_X1Y136        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.991     0.991    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y136        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.636     1.627    
    IDELAY_X1Y136        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.687    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.141ns (13.606%)  route 0.895ns (86.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.717     0.719    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y137       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.141     0.860 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[39]/Q
                         net (fo=1, routed)           0.895     1.755    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/CNTVALUEIN[4]
    IDELAY_X1Y133        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.989     0.989    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y133        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.636     1.625    
    IDELAY_X1Y133        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.685    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.164ns (15.728%)  route 0.879ns (84.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.720     0.722    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     0.886 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/Q
                         net (fo=1, routed)           0.879     1.765    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/DEBUG1[4]
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.995     0.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.636     1.631    
    IDELAY_X1Y108        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.691    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.141ns (13.332%)  route 0.917ns (86.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.721     0.723    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y101       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.141     0.864 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/Q
                         net (fo=1, routed)           0.917     1.781    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[4]
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.636     1.632    
    IDELAY_X1Y103        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.692    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.164ns (15.359%)  route 0.904ns (84.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.707     0.709    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y124       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     0.873 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[31]/Q
                         net (fo=1, routed)           0.904     1.777    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/DEBUG3[1]
    IDELAY_X1Y120        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.985     0.985    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y120        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.985    
                         clock uncertainty            0.636     1.621    
    IDELAY_X1Y120        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.681    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.164ns (15.195%)  route 0.915ns (84.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.708     0.710    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     0.874 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/Q
                         net (fo=1, routed)           0.915     1.789    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/DEBUG1[4]
    IDELAY_X1Y124        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.980     0.980    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y124        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.980    
                         clock uncertainty            0.636     1.616    
    IDELAY_X1Y124        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.676    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.938%)  route 0.949ns (87.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.710     0.712    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y121       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/Q
                         net (fo=1, routed)           0.949     1.802    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.984     0.984    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.984    
                         clock uncertainty            0.636     1.620    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.680    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.164ns (14.933%)  route 0.934ns (85.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.710     0.712    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y128       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.164     0.876 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[23]/Q
                         net (fo=1, routed)           0.934     1.810    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/DEBUG2[3]
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.986     0.986    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.636     1.622    
    IDELAY_X1Y130        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.682    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.141ns (12.760%)  route 0.964ns (87.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.719     0.721    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X106Y145       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y145       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[15]/Q
                         net (fo=1, routed)           0.964     1.826    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[0]
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.636     1.632    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.692    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           48  Failing Endpoints,  Worst Slack       -3.311ns,  Total Violation     -153.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.311ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.562ns  (logic 0.518ns (33.155%)  route 1.044ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 92.184 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.058    93.352    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y101       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDSE (Prop_fdse_C_Q)         0.518    93.870 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.044    94.914    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/LD
    IDELAY_X1Y104        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    92.184    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y104        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.184    
                         clock uncertainty           -0.483    91.701    
    IDELAY_X1Y104        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.604    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.604    
                         arrival time                         -94.914    
  -------------------------------------------------------------------
                         slack                                 -3.311    

Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.560ns  (logic 0.518ns (33.202%)  route 1.042ns (66.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 92.184 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.058    93.352    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y101       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDSE (Prop_fdse_C_Q)         0.518    93.870 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.042    94.912    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/LD
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    92.184    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.184    
                         clock uncertainty           -0.483    91.701    
    IDELAY_X1Y103        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.604    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.604    
                         arrival time                         -94.912    
  -------------------------------------------------------------------
                         slack                                 -3.308    

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.553ns  (logic 0.518ns (33.352%)  route 1.035ns (66.648%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 92.185 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.058    93.352    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y101       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDSE (Prop_fdse_C_Q)         0.518    93.870 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.035    94.905    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y101        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.862    92.185    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y101        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.185    
                         clock uncertainty           -0.483    91.702    
    IDELAY_X1Y101        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.605    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.605    
                         arrival time                         -94.905    
  -------------------------------------------------------------------
                         slack                                 -3.300    

Slack (VIOLATED) :        -3.296ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.549ns  (logic 0.518ns (33.444%)  route 1.031ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 92.172 - 90.323 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 93.339 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.045    93.339    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y130       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.518    93.857 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.031    94.888    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/LD
    IDELAY_X1Y128        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.849    92.172    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y128        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.172    
                         clock uncertainty           -0.483    91.689    
    IDELAY_X1Y128        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.592    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.592    
                         arrival time                         -94.888    
  -------------------------------------------------------------------
                         slack                                 -3.296    

Slack (VIOLATED) :        -3.284ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.538ns  (logic 0.518ns (33.679%)  route 1.020ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 92.173 - 90.323 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 93.339 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.045    93.339    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y130       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.518    93.857 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.020    94.877    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.850    92.173    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.173    
                         clock uncertainty           -0.483    91.690    
    IDELAY_X1Y130        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.593    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.593    
                         arrival time                         -94.877    
  -------------------------------------------------------------------
                         slack                                 -3.284    

Slack (VIOLATED) :        -3.281ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.535ns  (logic 0.518ns (33.742%)  route 1.017ns (66.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 92.182 - 90.323 ) 
    Source Clock Delay      (SCD):    3.348ns = ( 93.348 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.054    93.348    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.518    93.866 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.017    94.883    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/LD
    IDELAY_X1Y140        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.859    92.182    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y140        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.182    
                         clock uncertainty           -0.483    91.699    
    IDELAY_X1Y140        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.602    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.602    
                         arrival time                         -94.883    
  -------------------------------------------------------------------
                         slack                                 -3.281    

Slack (VIOLATED) :        -3.259ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.512ns  (logic 0.518ns (34.266%)  route 0.994ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 92.181 - 90.323 ) 
    Source Clock Delay      (SCD):    3.348ns = ( 93.348 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.054    93.348    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.518    93.866 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.994    94.860    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.858    92.181    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.181    
                         clock uncertainty           -0.483    91.698    
    IDELAY_X1Y138        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.601    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.601    
                         arrival time                         -94.860    
  -------------------------------------------------------------------
                         slack                                 -3.259    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.379%)  route 0.989ns (65.621%))
  Logic Levels:           0  
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 92.170 - 90.323 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 93.339 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.045    93.339    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y130       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.518    93.857 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.989    94.846    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/LD
    IDELAY_X1Y127        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.847    92.170    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y127        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.170    
                         clock uncertainty           -0.483    91.687    
    IDELAY_X1Y127        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.590    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.590    
                         arrival time                         -94.846    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.251ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.502ns  (logic 0.456ns (30.367%)  route 1.046ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 92.174 - 90.323 ) 
    Source Clock Delay      (SCD):    3.343ns = ( 93.343 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.049    93.343    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y116       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDSE (Prop_fdse_C_Q)         0.456    93.799 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.046    94.845    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y118        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.851    92.174    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y118        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.174    
                         clock uncertainty           -0.483    91.691    
    IDELAY_X1Y118        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.594    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.594    
                         arrival time                         -94.845    
  -------------------------------------------------------------------
                         slack                                 -3.251    

Slack (VIOLATED) :        -3.245ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.499ns  (logic 0.456ns (30.424%)  route 1.043ns (69.576%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 92.185 - 90.323 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 93.351 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.057    93.351    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y145       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDSE (Prop_fdse_C_Q)         0.456    93.807 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.043    94.850    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/LD
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.862    92.185    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.185    
                         clock uncertainty           -0.483    91.702    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.605    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.605    
                         arrival time                         -94.850    
  -------------------------------------------------------------------
                         slack                                 -3.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.371%)  route 0.376ns (69.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.710     1.046    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y130       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.164     1.210 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.376     1.586    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y134        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.990     0.990    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y134        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.990    
                         clock uncertainty            0.483     1.473    
    IDELAY_X1Y134        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.508    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.064%)  route 0.382ns (69.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.710     1.046    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y130       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.164     1.210 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.382     1.592    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/LD
    IDELAY_X1Y132        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.988     0.988    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y132        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.483     1.471    
    IDELAY_X1Y132        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.506    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.164ns (30.160%)  route 0.380ns (69.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.710     1.046    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y130       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.164     1.210 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.380     1.590    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/LD
    IDELAY_X1Y129        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.985     0.985    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y129        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.985    
                         clock uncertainty            0.483     1.468    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.503    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.047%)  route 0.382ns (69.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.710     1.046    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y130       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.164     1.210 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.382     1.592    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/LD
    IDELAY_X1Y131        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.987     0.987    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y131        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.987    
                         clock uncertainty            0.483     1.470    
    IDELAY_X1Y131        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.505    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.762%)  route 0.387ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.716     1.052    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.164     1.216 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.387     1.603    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/LD
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.992     0.992    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.992    
                         clock uncertainty            0.483     1.475    
    IDELAY_X1Y137        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.510    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.578%)  route 0.390ns (70.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.716     1.052    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.164     1.216 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.390     1.606    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.995     0.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.483     1.478    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.513    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.645%)  route 0.389ns (70.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.716     1.052    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.164     1.216 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.389     1.605    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y133        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.989     0.989    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y133        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.483     1.472    
    IDELAY_X1Y133        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.507    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.223%)  route 0.418ns (74.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.709     1.045    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y120       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDSE (Prop_fdse_C_Q)         0.141     1.186 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.418     1.604    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/LD
    IDELAY_X1Y119        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.986     0.986    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y119        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.483     1.469    
    IDELAY_X1Y119        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.504    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.071%)  route 0.421ns (74.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.713     1.049    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y116       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDSE (Prop_fdse_C_Q)         0.141     1.190 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.421     1.611    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/LD
    IDELAY_X1Y115        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.990     0.990    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y115        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.990    
                         clock uncertainty            0.483     1.473    
    IDELAY_X1Y115        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.508    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.689%)  route 0.430ns (75.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.713     1.049    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y116       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDSE (Prop_fdse_C_Q)         0.141     1.190 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.430     1.620    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y109        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.995     0.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y109        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.483     1.478    
    IDELAY_X1Y109        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.513    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           15  Failing Endpoints,  Worst Slack       -1.476ns,  Total Violation       -8.927ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.663ns  (logic 0.524ns (31.502%)  route 1.139ns (68.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 4.026 - 2.174 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 3.339 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.977     3.339    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X104Y111       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.524     3.863 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.139     5.002    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X111Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.849     4.026    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism             -0.174     3.852    
                         clock uncertainty           -0.231     3.621    
    SLICE_X111Y127       FDRE (Setup_fdre_C_D)       -0.095     3.526    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                 -1.476    

Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.244ns  (logic 0.524ns (42.113%)  route 0.720ns (57.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 3.949 - 2.174 ) 
    Source Clock Delay      (SCD):    1.969ns = ( 3.328 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.966     3.328    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X100Y121       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.524     3.852 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.720     4.572    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[5]
    SLICE_X105Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.772     3.949    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism             -0.174     3.775    
                         clock uncertainty           -0.231     3.544    
    SLICE_X105Y127       FDRE (Setup_fdre_C_D)       -0.067     3.477    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.477    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.041ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.155ns  (logic 0.459ns (39.752%)  route 0.696ns (60.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 4.029 - 2.174 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 3.418 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          2.056     3.418    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X111Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.459     3.877 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.696     4.572    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[5]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.852     4.029    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism             -0.174     3.855    
                         clock uncertainty           -0.231     3.624    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)       -0.093     3.531    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 -1.041    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.135ns  (logic 0.459ns (40.430%)  route 0.676ns (59.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 4.029 - 2.174 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 3.418 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          2.056     3.418    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X111Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.459     3.877 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.676     4.553    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[5]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.852     4.029    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism             -0.174     3.855    
                         clock uncertainty           -0.231     3.624    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)       -0.062     3.562    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.127ns  (logic 0.459ns (40.735%)  route 0.668ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 4.027 - 2.174 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 3.418 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          2.056     3.418    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X111Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.459     3.877 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.668     4.545    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[5]
    SLICE_X108Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.850     4.027    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism             -0.174     3.853    
                         clock uncertainty           -0.231     3.622    
    SLICE_X108Y118       FDRE (Setup_fdre_C_D)       -0.016     3.606    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                          3.606    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.931ns  (logic 0.459ns (49.289%)  route 0.472ns (50.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 3.893 - 2.174 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.271 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.909     3.271    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X67Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.459     3.730 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/Q
                         net (fo=1, routed)           0.472     4.202    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[5]
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.716     3.893    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/C
                         clock pessimism             -0.174     3.719    
                         clock uncertainty           -0.231     3.488    
    SLICE_X63Y108        FDRE (Setup_fdre_C_D)       -0.062     3.426    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.976ns  (logic 0.459ns (47.013%)  route 0.517ns (52.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 3.018 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.656     3.018    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X33Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.459     3.477 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.517     3.994    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.016     3.239    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.239    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 -0.755    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.791ns  (logic 0.459ns (58.027%)  route 0.332ns (41.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 3.018 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.656     3.018    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X39Y97         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.459     3.477 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.332     3.809    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[5]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)       -0.047     3.208    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        1.646ns  (logic 0.518ns (31.471%)  route 1.128ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 4.023 - 2.174 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 2.315 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.034    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.681 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.174    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          2.040     2.315    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X108Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.518     2.833 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.128     3.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[1]
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.846     4.023    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism             -0.174     3.849    
                         clock uncertainty           -0.231     3.618    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)       -0.061     3.557    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        1.459ns  (logic 0.456ns (31.246%)  route 1.003ns (68.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 1.930 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.034    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.681 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.174    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.655     1.930    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X40Y97         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456     2.386 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.003     3.389    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[1]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)       -0.093     3.162    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                 -0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.056%)  route 0.261ns (64.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.718ns = ( 0.990 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.716     0.990    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X113Y114       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     1.131 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.261     1.392    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.982     0.984    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism              0.049     1.033    
                         clock uncertainty            0.231     1.264    
    SLICE_X108Y120       FDRE (Hold_fdre_C_D)         0.053     1.317    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.023%)  route 0.299ns (67.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.718ns = ( 0.990 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.716     0.990    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X113Y114       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     1.131 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.299     1.430    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[1]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.985     0.987    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism              0.049     1.036    
                         clock uncertainty            0.231     1.267    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.075     1.342    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.514%)  route 0.311ns (65.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns = ( 0.936 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.662     0.936    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X62Y107        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.100 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/Q
                         net (fo=1, routed)           0.311     1.411    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[1]
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.935     0.937    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/C
                         clock pessimism              0.049     0.986    
                         clock uncertainty            0.231     1.217    
    SLICE_X63Y108        FDRE (Hold_fdre_C_D)         0.047     1.264    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.812%)  route 0.336ns (67.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.690ns = ( 0.962 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.688     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X102Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDRE (Prop_fdre_C_Q)         0.164     1.126 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.336     1.462    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[1]
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism              0.049     1.010    
                         clock uncertainty            0.231     1.241    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.060     1.301    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.200%)  route 0.377ns (72.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.832 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.559     0.832    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X40Y97         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     0.973 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.377     1.351    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[1]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.047     1.156    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.370%)  route 0.415ns (74.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.832 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.559     0.832    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X44Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     0.973 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.415     1.388    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[1]
    SLICE_X38Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X38Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.060     1.169    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.547%)  route 0.411ns (74.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.718ns = ( 0.990 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.716     0.990    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X113Y114       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     1.131 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.411     1.542    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[1]
    SLICE_X108Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.984     0.986    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism              0.049     1.035    
                         clock uncertainty            0.231     1.266    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.052     1.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.701ns  (logic 0.164ns (23.396%)  route 0.537ns (76.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns = ( 0.981 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.707     0.981    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X108Y126       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.164     1.145 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.537     1.682    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[1]
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.980     0.982    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism              0.049     1.031    
                         clock uncertainty            0.231     1.262    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.070     1.332    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.919 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.938    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.817 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.335    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.559     1.919    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X39Y97         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.146     2.065 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.112     2.177    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[5]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.075     1.184    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.519%)  route 0.161ns (52.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns = ( 2.023 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.938    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.817 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.335    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.662     2.023    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X67Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.146     2.169 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/Q
                         net (fo=1, routed)           0.161     2.330    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[5]
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.935     0.937    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/C
                         clock pessimism              0.049     0.986    
                         clock uncertainty            0.231     1.217    
    SLICE_X63Y108        FDRE (Hold_fdre_C_D)         0.071     1.288    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  1.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           13  Failing Endpoints,  Worst Slack       -1.470ns,  Total Violation      -10.122ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.345ns  (logic 0.459ns (34.123%)  route 0.886ns (65.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 4.023 - 2.174 ) 
    Source Clock Delay      (SCD):    2.054ns = ( 3.684 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          2.051     3.684    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X107Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDRE (Prop_fdre_C_Q)         0.459     4.143 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.886     5.030    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[6]
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.846     4.023    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism             -0.174     3.849    
                         clock uncertainty           -0.231     3.618    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)       -0.058     3.560    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.560    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.306ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.127ns  (logic 0.459ns (40.727%)  route 0.668ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    2.054ns = ( 3.684 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          2.051     3.684    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X107Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDRE (Prop_fdre_C_Q)         0.459     4.143 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.668     4.811    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[6]
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism             -0.174     3.781    
                         clock uncertainty           -0.231     3.550    
    SLICE_X104Y117       FDRE (Setup_fdre_C_D)       -0.045     3.505    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 -1.306    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.131ns  (logic 0.459ns (40.586%)  route 0.672ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 4.026 - 2.174 ) 
    Source Clock Delay      (SCD):    2.054ns = ( 3.684 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          2.051     3.684    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X107Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDRE (Prop_fdre_C_Q)         0.459     4.143 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.672     4.815    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[6]
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.849     4.026    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism             -0.174     3.852    
                         clock uncertainty           -0.231     3.621    
    SLICE_X108Y120       FDRE (Setup_fdre_C_D)       -0.028     3.593    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                          3.593    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.082ns  (logic 0.459ns (42.412%)  route 0.623ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 3.893 - 2.174 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.542 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.909     3.542    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X65Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.459     4.001 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/Q
                         net (fo=1, routed)           0.623     4.625    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[6]
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.716     3.893    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/C
                         clock pessimism             -0.174     3.719    
                         clock uncertainty           -0.231     3.488    
    SLICE_X63Y108        FDRE (Setup_fdre_C_D)       -0.043     3.445    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.087ns  (logic 0.459ns (42.214%)  route 0.628ns (57.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.288 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.655     3.288    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X40Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.459     3.747 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.628     4.376    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.030     3.225    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                          3.225    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.047ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 4.032 - 2.174 ) 
    Source Clock Delay      (SCD):    2.054ns = ( 3.684 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          2.051     3.684    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X107Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDRE (Prop_fdre_C_Q)         0.459     4.143 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.468     4.612    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.855     4.032    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism             -0.174     3.858    
                         clock uncertainty           -0.231     3.627    
    SLICE_X109Y113       FDRE (Setup_fdre_C_D)       -0.062     3.565    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 -1.047    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.759ns  (logic 0.422ns (55.598%)  route 0.337ns (44.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 4.029 - 2.174 ) 
    Source Clock Delay      (SCD):    2.054ns = ( 3.684 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          2.051     3.684    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X107Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDRE (Prop_fdre_C_Q)         0.422     4.106 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.337     4.443    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[6]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.852     4.029    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism             -0.174     3.855    
                         clock uncertainty           -0.231     3.624    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)       -0.215     3.409    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                          3.409    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.906ns  (logic 0.459ns (50.657%)  route 0.447ns (49.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.288 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.655     3.288    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X40Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.459     3.747 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.447     4.195    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[6]
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.045     3.210    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.210    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.490%)  route 0.617ns (57.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 2.393 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.305    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.410 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.445    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.847     2.393    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     2.849 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.617     3.467    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)       -0.040     3.215    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.117%)  route 0.627ns (57.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 3.952 - 2.174 ) 
    Source Clock Delay      (SCD):    1.976ns = ( 2.519 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.305    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.410 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.445    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.973     2.519    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X105Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456     2.975 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.627     3.602    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[2]
    SLICE_X105Y119       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.775     3.952    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y119       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism             -0.174     3.778    
                         clock uncertainty           -0.231     3.547    
    SLICE_X105Y119       FDRE (Setup_fdre_C_D)       -0.092     3.455    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.455    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                 -0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.554%)  route 0.144ns (50.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.234 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.688     1.234    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X105Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.141     1.375 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.144     1.518    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[2]
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism              0.049     1.010    
                         clock uncertainty            0.231     1.241    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.076     1.317    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.719ns = ( 1.263 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.717     1.263    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X113Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.141     1.404 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.172     1.576    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[2]
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.988     0.990    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism              0.049     1.039    
                         clock uncertainty            0.231     1.270    
    SLICE_X109Y113       FDRE (Hold_fdre_C_D)         0.075     1.345    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.659%)  route 0.175ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.104 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.559     1.104    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X37Y97         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.245 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.175     1.420    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[2]
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.076     1.185    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.047%)  route 0.230ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns = ( 1.208 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.662     1.208    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X60Y109        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.141     1.349 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/Q
                         net (fo=1, routed)           0.230     1.578    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[2]
    SLICE_X61Y109        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.935     0.937    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X61Y109        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/C
                         clock pessimism              0.049     0.986    
                         clock uncertainty            0.231     1.217    
    SLICE_X61Y109        FDRE (Hold_fdre_C_D)         0.070     1.287    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.630%)  route 0.234ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.234 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.688     1.234    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X105Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.141     1.375 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.234     1.608    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[2]
    SLICE_X105Y119       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.957     0.959    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y119       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism              0.049     1.008    
                         clock uncertainty            0.231     1.239    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.047     1.286    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.924%)  route 0.301ns (68.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.234 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.688     1.234    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X105Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.141     1.375 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.301     1.675    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.985     0.987    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism              0.049     1.036    
                         clock uncertainty            0.231     1.267    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.078     1.345    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.234 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.688     1.234    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X105Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.141     1.375 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.297     1.671    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[2]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.985     0.987    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism              0.049     1.036    
                         clock uncertainty            0.231     1.267    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.046     1.313    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns = ( 1.187 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.641     1.187    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.328 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.218     1.546    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.078     1.187    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.253ns  (logic 0.133ns (52.566%)  route 0.120ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.717ns = ( 2.348 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.210    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     1.089 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.606    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.715     2.348    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X107Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDRE (Prop_fdre_C_Q)         0.133     2.481 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.120     2.601    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[6]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.985     0.987    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism              0.049     1.036    
                         clock uncertainty            0.231     1.267    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.023     1.290    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.381%)  route 0.162ns (52.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.717ns = ( 2.348 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.210    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     1.089 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.606    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.715     2.348    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X107Y115       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDRE (Prop_fdre_C_Q)         0.146     2.494 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.162     2.656    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.988     0.990    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism              0.049     1.039    
                         clock uncertainty            0.231     1.270    
    SLICE_X109Y113       FDRE (Hold_fdre_C_D)         0.071     1.341    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  1.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.832ns,  Total Violation      -14.986ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        1.474ns  (logic 0.524ns (35.539%)  route 0.950ns (64.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 4.026 - 2.174 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 3.962 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          2.057     3.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X108Y108       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.524     4.486 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.950     5.437    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[7]
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.849     4.026    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y120       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism             -0.174     3.852    
                         clock uncertainty           -0.231     3.621    
    SLICE_X108Y120       FDRE (Setup_fdre_C_D)       -0.016     3.605    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        1.398ns  (logic 0.524ns (37.495%)  route 0.874ns (62.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 4.027 - 2.174 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 3.962 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          2.057     3.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X108Y108       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.524     4.486 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.874     5.360    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[7]
    SLICE_X108Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.850     4.027    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism             -0.174     3.853    
                         clock uncertainty           -0.231     3.622    
    SLICE_X108Y118       FDRE (Setup_fdre_C_D)       -0.028     3.594    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.594    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        1.153ns  (logic 0.524ns (45.448%)  route 0.629ns (54.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 4.033 - 2.174 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 3.962 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          2.057     3.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X108Y108       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.524     4.486 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.629     5.115    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[7]
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.856     4.033    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism             -0.174     3.859    
                         clock uncertainty           -0.231     3.628    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.093     3.535    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.526ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        1.145ns  (logic 0.524ns (45.754%)  route 0.621ns (54.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 4.033 - 2.174 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 3.962 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          2.057     3.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X108Y108       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.524     4.486 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.621     5.107    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.856     4.033    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism             -0.174     3.859    
                         clock uncertainty           -0.231     3.628    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)       -0.047     3.581    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                          3.581    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 -1.526    

Slack (VIOLATED) :        -1.443ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        1.015ns  (logic 0.524ns (51.632%)  route 0.491ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 3.952 - 2.174 ) 
    Source Clock Delay      (SCD):    1.978ns = ( 3.880 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.975     3.880    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X104Y113       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113       FDRE (Prop_fdre_C_Q)         0.524     4.404 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.491     4.895    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[7]
    SLICE_X105Y119       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.775     3.952    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X105Y119       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism             -0.174     3.778    
                         clock uncertainty           -0.231     3.547    
    SLICE_X105Y119       FDRE (Setup_fdre_C_D)       -0.095     3.452    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.452    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 -1.443    

Slack (VIOLATED) :        -1.377ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        1.011ns  (logic 0.524ns (51.835%)  route 0.487ns (48.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 3.893 - 2.174 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.814 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.909     3.814    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X66Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.524     4.338 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/Q
                         net (fo=1, routed)           0.487     4.825    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[7]
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.716     3.893    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/C
                         clock pessimism             -0.174     3.719    
                         clock uncertainty           -0.231     3.488    
    SLICE_X63Y108        FDRE (Setup_fdre_C_D)       -0.040     3.448    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                 -1.377    

Slack (VIOLATED) :        -1.355ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.988ns  (logic 0.459ns (46.471%)  route 0.529ns (53.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.560 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.655     3.560    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X41Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     4.019 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.529     4.548    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[7]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)       -0.062     3.193    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 -1.355    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.993ns  (logic 0.459ns (46.224%)  route 0.534ns (53.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.560 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.655     3.560    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X41Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     4.019 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.534     4.553    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[7]
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.483     3.660    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X36Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.013     3.242    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.242    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -0.931ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        1.711ns  (logic 0.518ns (30.270%)  route 1.193ns (69.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 4.026 - 2.174 ) 
    Source Clock Delay      (SCD):    1.979ns = ( 2.794 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.577    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.138 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.717    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.976     2.794    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X100Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.518     3.312 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           1.193     4.505    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X111Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.849     4.026    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism             -0.174     3.852    
                         clock uncertainty           -0.231     3.621    
    SLICE_X111Y127       FDRE (Setup_fdre_C_D)       -0.047     3.574    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                 -0.931    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        1.383ns  (logic 0.518ns (37.468%)  route 0.865ns (62.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 4.029 - 2.174 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 2.874 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.577    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.138 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.717    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          2.056     2.874    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X108Y110       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.518     3.392 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.865     4.257    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[3]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.852     4.029    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism             -0.174     3.855    
                         clock uncertainty           -0.231     3.624    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)       -0.093     3.531    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                 -0.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.376 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.559     1.376    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X43Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.118     1.635    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[3]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.076     1.185    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.861%)  route 0.111ns (44.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.376 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.559     1.376    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X43Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.111     1.628    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[3]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.047     1.156    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.711ns = ( 1.526 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.709     1.526    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X108Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.164     1.690 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.104     1.794    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[3]
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.980     0.982    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism              0.049     1.031    
                         clock uncertainty            0.231     1.262    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.047     1.309    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.665ns = ( 1.480 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.663     1.480    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X63Y104        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/Q
                         net (fo=1, routed)           0.176     1.798    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[3]
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.935     0.937    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/C
                         clock pessimism              0.049     0.986    
                         clock uncertainty            0.231     1.217    
    SLICE_X63Y108        FDRE (Hold_fdre_C_D)         0.075     1.292    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.690%)  route 0.153ns (48.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.719ns = ( 1.534 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.717     1.534    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X108Y110       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.164     1.698 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.153     1.852    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[3]
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.989     0.991    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism              0.049     1.040    
                         clock uncertainty            0.231     1.271    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.047     1.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.174%)  route 0.249ns (63.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.689ns = ( 1.504 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.687     1.504    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X101Y116       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.141     1.645 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.249     1.894    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[3]
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism              0.049     1.010    
                         clock uncertainty            0.231     1.241    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.075     1.316    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.060%)  route 0.318ns (65.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.719ns = ( 1.534 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.717     1.534    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X108Y110       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.164     1.698 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.318     2.016    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[3]
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.985     0.987    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism              0.049     1.036    
                         clock uncertainty            0.231     1.267    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.047     1.314    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.487%)  route 0.534ns (76.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.691ns = ( 1.506 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.689     1.506    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X100Y112       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.534     2.205    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X111Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.983     0.985    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism              0.049     1.034    
                         clock uncertainty            0.231     1.265    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.075     1.340    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.326ns  (logic 0.167ns (51.243%)  route 0.159ns (48.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns = ( 2.566 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.482    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     1.360 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.878    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.662     2.566    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X66Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.167     2.733 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/Q
                         net (fo=1, routed)           0.159     2.892    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[7]
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.935     0.937    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X63Y108        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/C
                         clock pessimism              0.049     0.986    
                         clock uncertainty            0.231     1.217    
    SLICE_X63Y108        FDRE (Hold_fdre_C_D)         0.078     1.295    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.383%)  route 0.176ns (54.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 2.463 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.482    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     1.360 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.878    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.559     2.463    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X41Y99         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.146     2.609 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.176     2.785    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[7]
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.827     0.829    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y98         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.071     1.180    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  1.604    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_2_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.674ns,  Total Violation       -3.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@176.087ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@176.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.145%)  route 2.475ns (77.855%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 177.615 - 176.087 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 177.698 - 176.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                    176.000   176.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   176.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806   177.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   174.013 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.902    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   176.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.695   177.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.456   178.154 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           1.550   179.704    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op1[0]
    SLICE_X61Y75         LUT6 (Prop_lut6_I0_O)        0.124   179.828 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.925   180.753    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.124   180.877 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000   180.877    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    176.087   176.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   176.087 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570   177.657    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349   174.308 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   175.999    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.090 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.525   177.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000   177.615    
                         clock uncertainty           -0.491   177.124    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.079   177.203    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                        177.203    
                         arrival time                        -180.877    
  -------------------------------------------------------------------
                         slack                                 -3.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.231ns (22.297%)  route 0.805ns (77.703%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           0.455     1.167    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op2[0]
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.212 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.350     1.562    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000     1.607    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.834     0.836    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.491     1.327    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.121     1.448    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :         1745  Failing Endpoints,  Worst Slack       -5.073ns,  Total Violation    -6150.443ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.073ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.165%)  route 2.613ns (81.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 32.046 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.025    34.489    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.613 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.588    36.201    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/p_0_in
    SLICE_X99Y90         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.609    32.046    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X99Y90         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    32.046    
                         clock uncertainty           -0.490    31.557    
    SLICE_X99Y90         FDRE (Setup_fdre_C_R)       -0.429    31.128    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.128    
                         arrival time                         -36.201    
  -------------------------------------------------------------------
                         slack                                 -5.073    

Slack (VIOLATED) :        -5.039ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.962%)  route 2.479ns (81.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 32.041 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.025    34.489    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.613 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.454    36.067    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/p_0_in
    SLICE_X92Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.604    32.041    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X92Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    32.041    
                         clock uncertainty           -0.490    31.552    
    SLICE_X92Y85         FDRE (Setup_fdre_C_R)       -0.524    31.028    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.028    
                         arrival time                         -36.067    
  -------------------------------------------------------------------
                         slack                                 -5.039    

Slack (VIOLATED) :        -4.851ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.907ns  (logic 0.580ns (19.952%)  route 2.327ns (80.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31.982 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.025    34.489    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.613 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.302    35.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/p_0_in
    SLICE_X87Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.545    31.982    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X87Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.982    
                         clock uncertainty           -0.490    31.493    
    SLICE_X87Y87         FDRE (Setup_fdre_C_R)       -0.429    31.064    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.064    
                         arrival time                         -35.915    
  -------------------------------------------------------------------
                         slack                                 -4.851    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.890ns  (logic 0.580ns (20.072%)  route 2.310ns (79.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31.982 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.025    34.489    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.613 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.284    35.898    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/p_0_in
    SLICE_X84Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.545    31.982    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X84Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    31.982    
                         clock uncertainty           -0.490    31.493    
    SLICE_X84Y87         FDRE (Setup_fdre_C_R)       -0.429    31.064    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.064    
                         arrival time                         -35.898    
  -------------------------------------------------------------------
                         slack                                 -4.834    

Slack (VIOLATED) :        -4.607ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.125ns  (logic 1.568ns (50.169%)  route 1.557ns (49.831%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 32.046 - 30.435 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 33.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.776    33.070    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.456    33.526 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.809    34.335    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL0[1]
    SLICE_X94Y86         LUT4 (Prop_lut4_I3_O)        0.124    34.459 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_37/O
                         net (fo=1, routed)           0.000    34.459    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_37_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.972 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.972    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.089 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.089    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.206 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.206    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.323 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.749    36.071    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2_n_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.195 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1/O
                         net (fo=1, routed)           0.000    36.195    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1_n_0
    SLICE_X99Y90         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.609    32.046    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X99Y90         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    32.046    
                         clock uncertainty           -0.490    31.557    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.032    31.589    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.589    
                         arrival time                         -36.195    
  -------------------------------------------------------------------
                         slack                                 -4.607    

Slack (VIOLATED) :        -4.486ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.998ns  (logic 1.596ns (53.233%)  route 1.402ns (46.767%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31.982 - 30.435 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.717    33.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    33.467 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.657    34.124    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL1[3]
    SLICE_X88Y85         LUT4 (Prop_lut4_I3_O)        0.124    34.248 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_36/O
                         net (fo=1, routed)           0.000    34.248    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_36_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.798 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.798    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.912 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.912    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.026 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.026    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.140 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.745    35.885    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X87Y87         LUT2 (Prop_lut2_I0_O)        0.124    36.009 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000    36.009    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X87Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.545    31.982    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X87Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.982    
                         clock uncertainty           -0.490    31.493    
    SLICE_X87Y87         FDRE (Setup_fdre_C_D)        0.031    31.524    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.524    
                         arrival time                         -36.009    
  -------------------------------------------------------------------
                         slack                                 -4.486    

Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.969ns  (logic 1.650ns (55.567%)  route 1.319ns (44.433%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 32.041 - 30.435 ) 
    Source Clock Delay      (SCD):    3.067ns = ( 33.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.773    33.067    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518    33.585 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.676    34.261    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL3[2]
    SLICE_X94Y82         LUT4 (Prop_lut4_I1_O)        0.124    34.385 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_36/O
                         net (fo=1, routed)           0.000    34.385    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_36_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.918 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.918    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.035 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.035    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12_n_0
    SLICE_X94Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.152 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.152    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X94Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.269 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.644    35.912    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X92Y85         LUT2 (Prop_lut2_I0_O)        0.124    36.036 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000    36.036    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X92Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.604    32.041    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X92Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    32.041    
                         clock uncertainty           -0.490    31.552    
    SLICE_X92Y85         FDRE (Setup_fdre_C_D)        0.079    31.631    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.631    
                         arrival time                         -36.036    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -4.388ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.901ns  (logic 1.482ns (51.079%)  route 1.419ns (48.922%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31.982 - 30.435 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.717    33.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.456    33.467 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=3, routed)           0.805    34.272    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL2[10]
    SLICE_X84Y84         LUT4 (Prop_lut4_I1_O)        0.124    34.396 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_28/O
                         net (fo=1, routed)           0.000    34.396    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_28_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.946 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.946    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.060 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.060    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.174 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.615    35.788    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2_n_0
    SLICE_X84Y87         LUT2 (Prop_lut2_I0_O)        0.124    35.912 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1/O
                         net (fo=1, routed)           0.000    35.912    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1_n_0
    SLICE_X84Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.545    31.982    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X84Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    31.982    
                         clock uncertainty           -0.490    31.493    
    SLICE_X84Y87         FDRE (Setup_fdre_C_D)        0.032    31.525    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.525    
                         arrival time                         -35.912    
  -------------------------------------------------------------------
                         slack                                 -4.388    

Slack (VIOLATED) :        -4.318ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.462%)  route 1.791ns (75.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 31.980 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.025    34.489    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.613 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           0.766    35.379    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/p_0_in
    SLICE_X63Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.543    31.980    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X63Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg/C
                         clock pessimism              0.000    31.980    
                         clock uncertainty           -0.490    31.491    
    SLICE_X63Y94         FDRE (Setup_fdre_C_R)       -0.429    31.062    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg
  -------------------------------------------------------------------
                         required time                         31.062    
                         arrival time                         -35.379    
  -------------------------------------------------------------------
                         slack                                 -4.318    

Slack (VIOLATED) :        -4.311ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.189ns  (logic 0.580ns (26.498%)  route 1.609ns (73.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 32.224 - 30.435 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 33.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.038    33.332    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y127       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDRE (Prop_fdre_C_Q)         0.456    33.788 f  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.194    33.982    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X106Y127       LUT1 (Prop_lut1_I0_O)        0.124    34.106 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         1.415    35.521    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X102Y106       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.786    32.224    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X102Y106       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/C
                         clock pessimism              0.000    32.224    
                         clock uncertainty           -0.490    31.734    
    SLICE_X102Y106       FDRE (Setup_fdre_C_R)       -0.524    31.210    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]
  -------------------------------------------------------------------
                         required time                         31.210    
                         arrival time                         -35.521    
  -------------------------------------------------------------------
                         slack                                 -4.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.470%)  route 0.354ns (65.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.708     1.044    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y122       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141     1.185 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=9, routed)           0.354     1.539    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/TAP[1]
    SLICE_X113Y121       LUT5 (Prop_lut5_I0_O)        0.045     1.584 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[16]_i_1/O
                         net (fo=1, routed)           0.000     1.584    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[16]_i_1_n_0
    SLICE_X113Y121       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.984     0.986    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y121       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.490     1.476    
    SLICE_X113Y121       FDRE (Hold_fdre_C_D)         0.091     1.567    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.403%)  route 0.335ns (61.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.714     1.050    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y113       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     1.214 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=9, routed)           0.335     1.549    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/TAP[1]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.045     1.594 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[26]_i_1/O
                         net (fo=1, routed)           0.000     1.594    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[26]_i_1_n_0
    SLICE_X110Y115       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.990     0.992    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y115       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                         clock pessimism              0.000     0.992    
                         clock uncertainty            0.490     1.482    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.091     1.573    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.063%)  route 0.340ns (61.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.715     1.051    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.164     1.215 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.340     1.555    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/TAP[4]
    SLICE_X111Y138       LUT5 (Prop_lut5_I0_O)        0.045     1.600 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[29]_i_2/O
                         net (fo=1, routed)           0.000     1.600    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[29]_i_2_n_0
    SLICE_X111Y138       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.994     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.490     1.486    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.092     1.578    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.901%)  route 0.416ns (69.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.708     1.044    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y122       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141     1.185 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.416     1.601    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/TAP[4]
    SLICE_X112Y122       LUT5 (Prop_lut5_I0_O)        0.045     1.646 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[4]_i_2/O
                         net (fo=1, routed)           0.000     1.646    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[4]_i_2_n_0
    SLICE_X112Y122       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.983     0.985    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y122       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
                         clock pessimism              0.000     0.985    
                         clock uncertainty            0.490     1.475    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.121     1.596    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.788%)  route 0.375ns (64.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.712     1.048    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y133       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDRE (Prop_fdre_C_Q)         0.164     1.212 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=45, routed)          0.375     1.587    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[0]
    SLICE_X110Y139       LUT5 (Prop_lut5_I2_O)        0.045     1.632 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[10]_i_1/O
                         net (fo=1, routed)           0.000     1.632    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[10]_i_1_n_0
    SLICE_X110Y139       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.994     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y139       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[10]/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.490     1.486    
    SLICE_X110Y139       FDRE (Hold_fdre_C_D)         0.092     1.578    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.198%)  route 0.368ns (63.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.714     1.050    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y113       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     1.214 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=9, routed)           0.368     1.582    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/TAP[3]
    SLICE_X113Y116       LUT5 (Prop_lut5_I0_O)        0.045     1.627 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[3]_i_1/O
                         net (fo=1, routed)           0.000     1.627    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[3]_i_1_n_0
    SLICE_X113Y116       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.989     0.991    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y116       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[3]/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.490     1.481    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.092     1.573    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.437%)  route 0.413ns (74.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.582     0.918    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y92         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.413     1.472    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[14]
    SLICE_X83Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.853     0.855    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X83Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.490     1.345    
    SLICE_X83Y91         FDRE (Hold_fdre_C_D)         0.070     1.415    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.339%)  route 0.415ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.582     0.918    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y92         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.415     1.474    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[22]
    SLICE_X83Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.853     0.855    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X83Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[22]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.490     1.345    
    SLICE_X83Y91         FDRE (Hold_fdre_C_D)         0.072     1.417    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_CONFIG/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.947%)  route 0.424ns (75.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.682     1.018    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y118        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_CONFIG/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y118        FDRE (Prop_fdre_C_Q)         0.141     1.159 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_CONFIG/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.424     1.583    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[13]
    SLICE_X110Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.987     0.989    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.490     1.479    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.047     1.526    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.971%)  route 0.402ns (71.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.654     0.990    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y118        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.402     1.556    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[3]
    SLICE_X63Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.936     0.938    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X63Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[3]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.490     1.428    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.070     1.498    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_2_1

Setup :          272  Failing Endpoints,  Worst Slack       -3.938ns,  Total Violation     -955.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.938ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.954ns  (logic 0.580ns (14.670%)  route 3.374ns (85.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 26.643 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X61Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456    26.069 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           1.470    27.539    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Op2[0]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.124    27.663 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Res[0]_INST_0/O
                         net (fo=1, routed)           1.904    29.567    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y24          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         2.020    26.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/TCLK
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.100    26.123 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/O_CLK/O
                         net (fo=1, routed)           0.520    26.643    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y24          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000    26.643    
                         clock uncertainty           -0.491    26.153    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    25.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         25.629    
                         arrival time                         -29.567    
  -------------------------------------------------------------------
                         slack                                 -3.938    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.083ns  (logic 0.962ns (31.199%)  route 2.121ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 25.528 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    28.697    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    25.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/C
                         clock pessimism              0.000    25.528    
                         clock uncertainty           -0.491    25.037    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    24.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.038ns  (logic 0.962ns (31.666%)  route 2.076ns (68.334%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 25.526 - 24.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 25.613 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        1.697    25.613    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    26.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.958    27.089    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.116    27.205 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    27.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    28.155 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.496    28.651    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.523    25.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
                         clock pessimism              0.000    25.526    
                         clock uncertainty           -0.491    25.035    
    SLICE_X59Y75         FDRE (Setup_fdre_C_CE)      -0.205    24.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                         -28.651    
  -------------------------------------------------------------------
                         slack                                 -3.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.579%)  route 0.641ns (75.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.477     1.419    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.839     0.841    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[25]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.491     1.332    
    SLICE_X57Y80         FDRE (Hold_fdre_C_R)        -0.018     1.314    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.579%)  route 0.641ns (75.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.477     1.419    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.839     0.841    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[28]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.491     1.332    
    SLICE_X57Y80         FDRE (Hold_fdre_C_R)        -0.018     1.314    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.579%)  route 0.641ns (75.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.477     1.419    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.839     0.841    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[29]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.491     1.332    
    SLICE_X57Y80         FDRE (Hold_fdre_C_R)        -0.018     1.314    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.579%)  route 0.641ns (75.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.477     1.419    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.839     0.841    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X57Y80         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[30]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.491     1.332    
    SLICE_X57Y80         FDRE (Hold_fdre_C_R)        -0.018     1.314    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.794%)  route 0.669ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.505     1.447    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.831     0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.491     1.324    
    SLICE_X54Y74         FDRE (Hold_fdre_C_R)         0.009     1.333    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.794%)  route 0.669ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.505     1.447    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.831     0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.491     1.324    
    SLICE_X54Y74         FDRE (Hold_fdre_C_R)         0.009     1.333    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.794%)  route 0.669ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.505     1.447    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.831     0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.491     1.324    
    SLICE_X54Y74         FDRE (Hold_fdre_C_R)         0.009     1.333    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.794%)  route 0.669ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.505     1.447    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.831     0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[8]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.491     1.324    
    SLICE_X54Y74         FDRE (Hold_fdre_C_R)         0.009     1.333    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.390%)  route 0.648ns (75.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.483     1.426    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.831     0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[14]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.491     1.324    
    SLICE_X55Y74         FDRE (Hold_fdre_C_R)        -0.018     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.390%)  route 0.648ns (75.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1832, routed)        0.567     0.569    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.733 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.165     0.897    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.942 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.483     1.426    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.831     0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[15]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.491     1.324    
    SLICE_X55Y74         FDRE (Hold_fdre_C_R)        -0.018     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/pipelined_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_2_1

Setup :          396  Failing Endpoints,  Worst Slack       -3.018ns,  Total Violation     -845.560ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 0.934ns (30.295%)  route 2.149ns (69.705%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 33.528 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.542    36.076    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.525    33.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/C
                         clock pessimism              0.000    33.528    
                         clock uncertainty           -0.265    33.263    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.205    33.058    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                         33.058    
                         arrival time                         -36.076    
  -------------------------------------------------------------------
                         slack                                 -3.018    

Slack (VIOLATED) :        -2.975ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.038ns  (logic 0.934ns (30.748%)  route 2.104ns (69.252%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.496    36.031    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.523    33.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
                         clock pessimism              0.000    33.526    
                         clock uncertainty           -0.265    33.261    
    SLICE_X59Y75         FDRE (Setup_fdre_C_CE)      -0.205    33.056    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                         33.056    
                         arrival time                         -36.031    
  -------------------------------------------------------------------
                         slack                                 -2.975    

Slack (VIOLATED) :        -2.975ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.038ns  (logic 0.934ns (30.748%)  route 2.104ns (69.252%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.985    34.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    34.584 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.622    35.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.328    35.534 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.496    36.031    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.523    33.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
                         clock pessimism              0.000    33.526    
                         clock uncertainty           -0.265    33.261    
    SLICE_X59Y75         FDRE (Setup_fdre_C_CE)      -0.205    33.056    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                         33.056    
                         arrival time                         -36.031    
  -------------------------------------------------------------------
                         slack                                 -2.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.843%)  route 0.160ns (53.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.542     0.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.160     1.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[19]
    SLICE_X50Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.807     0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X50Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.265     1.074    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.076     1.150    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.881%)  route 0.173ns (55.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.567     0.903    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.173     1.217    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[30]
    SLICE_X56Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X56Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.265     1.103    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.070     1.173    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.870%)  route 0.180ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.569     0.905    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.180     1.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[18]
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.265     1.103    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.076     1.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.789%)  route 0.134ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.569     0.905    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.134     1.167    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[26]
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.265     1.103    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.011     1.114    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.569     0.905    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.188     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[17]
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.265     1.103    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.075     1.178    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.789%)  route 0.134ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.569     0.905    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.134     1.167    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[23]
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.265     1.103    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.007     1.110    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.617%)  route 0.135ns (51.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.569     0.905    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.135     1.168    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[24]
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.265     1.103    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.000     1.103    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.177%)  route 0.168ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.569     0.905    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.168     1.201    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[1]
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.836     0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.265     1.103    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.022     1.125    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.248%)  route 0.193ns (57.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.547     0.883    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.193     1.216    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[21]
    SLICE_X50Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.810     0.812    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X50Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.265     1.077    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.059     1.136    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.437%)  route 0.199ns (58.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.547     0.883    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.199     1.223    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[25]
    SLICE_X50Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.810     0.812    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X50Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.265     1.077    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.063     1.140    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.083    





