==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:33 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22152 ; free virtual = 44660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:33 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22152 ; free virtual = 44660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:34 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22151 ; free virtual = 44659
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22152 ; free virtual = 44659
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22151 ; free virtual = 44659
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:35 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22151 ; free virtual = 44659
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.96 seconds; current allocated memory: 118.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.316 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:35 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22151 ; free virtual = 44659
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key'.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1/solution1.aps file found.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/get_virtual_key/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:34 ; elapsed = 01:12:21 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26845 ; free virtual = 37356
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:34 ; elapsed = 01:12:21 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26845 ; free virtual = 37356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:36 ; elapsed = 01:12:23 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26845 ; free virtual = 37357
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:10:36 ; elapsed = 01:12:23 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26845 ; free virtual = 37357
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:36 ; elapsed = 01:12:23 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26845 ; free virtual = 37357
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:36 ; elapsed = 01:12:23 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26845 ; free virtual = 37357
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 241.78 seconds; current allocated memory: 190.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 190.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 190.810 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:38 ; elapsed = 01:12:25 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26845 ; free virtual = 37357
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:11:39 ; elapsed = 01:18:31 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26837 ; free virtual = 37354
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:11:39 ; elapsed = 01:18:31 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26837 ; free virtual = 37354
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'get_virtual_key' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:11:53 ; elapsed = 01:20:06 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26837 ; free virtual = 37354
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:11:53 ; elapsed = 01:20:06 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26837 ; free virtual = 37354
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:11:55 ; elapsed = 01:20:07 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26838 ; free virtual = 37355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:11:55 ; elapsed = 01:20:07 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26838 ; free virtual = 37355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:55 ; elapsed = 01:20:08 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26831 ; free virtual = 37348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:55 ; elapsed = 01:20:08 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26831 ; free virtual = 37348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_virtual_key' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_virtual_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 190.63 seconds; current allocated memory: 188.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 188.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_virtual_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_virtual_key/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_virtual_key' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_virtual_key'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 189.875 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:59 ; elapsed = 01:20:12 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26827 ; free virtual = 37347
INFO: [VHDL 208-304] Generating VHDL RTL for get_virtual_key.
INFO: [VLOG 209-307] Generating Verilog RTL for get_virtual_key.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multGxGx_with_main.c'.
ERROR: [HLS 200-70] You must open a solution first
ERROR: [HLS 200-70] The name 'solution1/' contains illegal character '/' 
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multGxGx_with_main.c/solution1'.
