$date
	Thu Oct  8 15:32:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testD $end
$var wire 1 ! q $end
$var wire 1 " notq $end
$var reg 1 # clock $end
$var reg 1 $ d $end
$scope module dlatch $end
$var wire 1 # clock $end
$var wire 1 $ d $end
$var wire 1 % r $end
$var wire 1 & s $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$scope module sr $end
$var wire 1 " nq $end
$var wire 1 ' nw1 $end
$var wire 1 ( nw2 $end
$var wire 1 ! q $end
$var wire 1 % r $end
$var wire 1 & s $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
0&
0%
0$
0#
x"
x!
$end
#1
1!
1'
0"
0(
0)
1*
0%
1&
1$
1#
#2
0&
0#
#3
1"
1(
0*
0!
0'
1)
1%
1#
0$
#4
0%
0#
#5
1!
1'
0)
0"
0(
1*
1&
1#
1$
#6
0&
0#
#7
1&
1#
#8
0&
0#
#9
1&
1#
#10
0&
0#
