I rewrote the Verilog code from:
https://github.com/mozerpol/NotesFromLearning/tree/master/learningVerilog/SRflip-flop
for learinig purposes. Output from ModelSim: <br/>
![a](https://user-images.githubusercontent.com/43972902/143448523-1c8e7a74-5342-4ac7-a31e-5eddb284c0ba.png)
