// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CIFAR_10_wrapper_SMM_1u_800u_32u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_4_dout,
        connect_4_num_data_valid,
        connect_4_fifo_cap,
        connect_4_empty_n,
        connect_4_read,
        connect_5_din,
        connect_5_num_data_valid,
        connect_5_fifo_cap,
        connect_5_full_n,
        connect_5_write,
        valIn_a_29,
        mul_ln75_2,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1,
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] connect_4_dout;
input  [6:0] connect_4_num_data_valid;
input  [6:0] connect_4_fifo_cap;
input   connect_4_empty_n;
output   connect_4_read;
output  [31:0] connect_5_din;
input  [2:0] connect_5_num_data_valid;
input  [2:0] connect_5_fifo_cap;
input   connect_5_full_n;
output   connect_5_write;
input  [31:0] valIn_a_29;
input  [31:0] mul_ln75_2;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1;
output  [9:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
output  [15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1;
output  [9:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1;
output   p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1;
output  [15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1;

reg ap_idle;
reg connect_4_read;
reg connect_5_write;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
reg[15:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1;
reg p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1;
reg[15:0] p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
reg   [0:0] or_ln82_reg_947;
reg   [0:0] or_ln82_reg_947_pp0_iter13_reg;
reg    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln78_fu_682_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_5_blk_n;
wire    ap_block_pp0_stage0;
reg    connect_4_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln79_fu_697_p2;
reg   [0:0] icmp_ln79_reg_921;
reg   [0:0] icmp_ln79_reg_921_pp0_iter1_reg;
wire   [9:0] select_ln78_fu_703_p3;
reg   [9:0] select_ln78_reg_926;
wire   [0:0] icmp_ln82_fu_721_p2;
reg   [0:0] icmp_ln82_reg_932;
reg   [0:0] icmp_ln82_reg_932_pp0_iter1_reg;
reg   [5:0] tmp_reg_937;
wire   [9:0] add_ln84_fu_808_p2;
reg   [9:0] add_ln84_reg_942;
reg   [9:0] add_ln84_reg_942_pp0_iter3_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter4_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter5_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter6_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter7_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter8_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter9_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter10_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter11_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter12_reg;
reg   [9:0] add_ln84_reg_942_pp0_iter13_reg;
wire   [0:0] or_ln82_fu_819_p2;
reg   [0:0] or_ln82_reg_947_pp0_iter3_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter4_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter5_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter6_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter7_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter8_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter9_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter10_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter11_reg;
reg   [0:0] or_ln82_reg_947_pp0_iter12_reg;
wire   [4:0] trunc_ln79_fu_830_p1;
reg   [4:0] trunc_ln79_reg_951;
wire   [63:0] zext_ln84_fu_834_p1;
reg   [9:0] j_fu_176;
wire   [9:0] add_ln79_fu_727_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_j_load;
reg   [5:0] i_7_fu_180;
wire   [5:0] select_ln78_2_fu_771_p3;
reg   [14:0] indvar_flatten_fu_184;
wire   [14:0] add_ln78_2_fu_688_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] trunc_ln84_2_fu_862_p1;
wire   [5:0] grp_fu_715_p1;
wire   [31:0] zext_ln79_fu_711_p1;
wire   [9:0] mul_ln79_fu_746_p0;
wire   [11:0] mul_ln79_fu_746_p1;
wire   [20:0] mul_ln79_fu_746_p2;
wire   [5:0] add_ln78_fu_765_p2;
wire   [4:0] trunc_ln84_fu_778_p1;
wire   [31:0] zext_ln78_fu_790_p1;
wire   [0:0] ult_fu_794_p2;
wire   [9:0] tmp_s_fu_782_p3;
wire   [9:0] zext_ln79_3_fu_805_p1;
wire   [0:0] xor_ln82_fu_814_p2;
wire   [0:0] rev_fu_799_p2;
wire   [4:0] grp_fu_715_p2;
reg    grp_fu_715_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [20:0] mul_ln79_fu_746_p00;
reg    ap_condition_893;
reg    ap_condition_896;
reg    ap_condition_899;
reg    ap_condition_902;
reg    ap_condition_905;
reg    ap_condition_908;
reg    ap_condition_911;
reg    ap_condition_914;
reg    ap_condition_917;
reg    ap_condition_920;
reg    ap_condition_923;
reg    ap_condition_926;
reg    ap_condition_929;
reg    ap_condition_932;
reg    ap_condition_710;
reg    ap_condition_727;
reg    ap_condition_939;
reg    ap_condition_942;
reg    ap_condition_945;
reg    ap_condition_948;
reg    ap_condition_951;
reg    ap_condition_954;
reg    ap_condition_957;
reg    ap_condition_960;
reg    ap_condition_963;
reg    ap_condition_966;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 j_fu_176 = 10'd0;
#0 i_7_fu_180 = 6'd0;
#0 indvar_flatten_fu_184 = 15'd0;
#0 ap_done_reg = 1'b0;
end

CIFAR_10_wrapper_urem_10ns_6ns_5_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_10ns_6ns_5_14_1_U560(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln78_fu_703_p3),
    .din1(grp_fu_715_p1),
    .ce(grp_fu_715_ce),
    .dout(grp_fu_715_p2)
);

CIFAR_10_wrapper_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U561(
    .din0(mul_ln79_fu_746_p0),
    .din1(mul_ln79_fu_746_p1),
    .dout(mul_ln79_fu_746_p2)
);

CIFAR_10_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_7_fu_180 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            i_7_fu_180 <= select_ln78_2_fu_771_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_682_p2 == 1'd0))) begin
            indvar_flatten_fu_184 <= add_ln78_2_fu_688_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_184 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_682_p2 == 1'd0))) begin
            j_fu_176 <= add_ln79_fu_727_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_176 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln84_reg_942 <= add_ln84_fu_808_p2;
        add_ln84_reg_942_pp0_iter10_reg <= add_ln84_reg_942_pp0_iter9_reg;
        add_ln84_reg_942_pp0_iter11_reg <= add_ln84_reg_942_pp0_iter10_reg;
        add_ln84_reg_942_pp0_iter12_reg <= add_ln84_reg_942_pp0_iter11_reg;
        add_ln84_reg_942_pp0_iter13_reg <= add_ln84_reg_942_pp0_iter12_reg;
        add_ln84_reg_942_pp0_iter3_reg <= add_ln84_reg_942;
        add_ln84_reg_942_pp0_iter4_reg <= add_ln84_reg_942_pp0_iter3_reg;
        add_ln84_reg_942_pp0_iter5_reg <= add_ln84_reg_942_pp0_iter4_reg;
        add_ln84_reg_942_pp0_iter6_reg <= add_ln84_reg_942_pp0_iter5_reg;
        add_ln84_reg_942_pp0_iter7_reg <= add_ln84_reg_942_pp0_iter6_reg;
        add_ln84_reg_942_pp0_iter8_reg <= add_ln84_reg_942_pp0_iter7_reg;
        add_ln84_reg_942_pp0_iter9_reg <= add_ln84_reg_942_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        or_ln82_reg_947 <= or_ln82_fu_819_p2;
        or_ln82_reg_947_pp0_iter10_reg <= or_ln82_reg_947_pp0_iter9_reg;
        or_ln82_reg_947_pp0_iter11_reg <= or_ln82_reg_947_pp0_iter10_reg;
        or_ln82_reg_947_pp0_iter12_reg <= or_ln82_reg_947_pp0_iter11_reg;
        or_ln82_reg_947_pp0_iter13_reg <= or_ln82_reg_947_pp0_iter12_reg;
        or_ln82_reg_947_pp0_iter3_reg <= or_ln82_reg_947;
        or_ln82_reg_947_pp0_iter4_reg <= or_ln82_reg_947_pp0_iter3_reg;
        or_ln82_reg_947_pp0_iter5_reg <= or_ln82_reg_947_pp0_iter4_reg;
        or_ln82_reg_947_pp0_iter6_reg <= or_ln82_reg_947_pp0_iter5_reg;
        or_ln82_reg_947_pp0_iter7_reg <= or_ln82_reg_947_pp0_iter6_reg;
        or_ln82_reg_947_pp0_iter8_reg <= or_ln82_reg_947_pp0_iter7_reg;
        or_ln82_reg_947_pp0_iter9_reg <= or_ln82_reg_947_pp0_iter8_reg;
        trunc_ln79_reg_951 <= trunc_ln79_fu_830_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln79_reg_921 <= icmp_ln79_fu_697_p2;
        icmp_ln79_reg_921_pp0_iter1_reg <= icmp_ln79_reg_921;
        icmp_ln82_reg_932 <= icmp_ln82_fu_721_p2;
        icmp_ln82_reg_932_pp0_iter1_reg <= icmp_ln82_reg_932;
        select_ln78_reg_926 <= select_ln78_fu_703_p3;
        tmp_reg_937 <= {{mul_ln79_fu_746_p2[20:15]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_682_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 10'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        connect_4_blk_n = connect_4_empty_n;
    end else begin
        connect_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        connect_4_read = 1'b1;
    end else begin
        connect_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        connect_5_blk_n = connect_5_full_n;
    end else begin
        connect_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        connect_5_write = 1'b1;
    end else begin
        connect_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_715_ce = 1'b1;
    end else begin
        grp_fu_715_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd10)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_893)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd10)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd11)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_896)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd11)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd12)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd12)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd13)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_902)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd13)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd14)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_905)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd14)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd15)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_908)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd15)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd16)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_911)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd16)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd17)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd17)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd18)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_917)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd18)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd19)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_920)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd19)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd20)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd20)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_923)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd20)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd20)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd21)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_926)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd21)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd22)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_929)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd22)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd23)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd23)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_932)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd23)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd23)))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (((((((((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd30)) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd31))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd29))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd28))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd27))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd26))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd25))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (((((((((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd30)) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd31))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd29))) | ((or_ln82_reg_947_pp0_iter13_reg 
    == 1'd0) & (trunc_ln79_reg_951 == 5'd28))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd27))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd26))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd25))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd24)))))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        if ((1'b1 == ap_condition_727)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1 = 16'd0;
        end else if ((1'b1 == ap_condition_710)) begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (((((((((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd30)) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd31))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd29))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd28))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd27))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd26))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd25))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (((((((((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd30)) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd31))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd29))) | ((or_ln82_reg_947_pp0_iter13_reg 
    == 1'd0) & (trunc_ln79_reg_951 == 5'd28))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd27))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd26))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd25))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd24)))))) begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd9)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_939)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd9)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd8)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_942)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd8)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd7)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_945)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd7)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd6)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_948)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd6)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd5)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_951)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd5)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd4)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_954)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd4)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_957)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd2)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_960)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd2)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd1)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_963)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd1)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd0)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_966)) begin
        if ((or_ln82_reg_947_pp0_iter13_reg == 1'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1 = 16'd0;
        end else if ((or_ln82_reg_947_pp0_iter13_reg == 1'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1 = trunc_ln84_2_fu_862_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd0)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_2_fu_688_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln78_fu_765_p2 = (i_7_fu_180 + 6'd1);

assign add_ln79_fu_727_p2 = (select_ln78_fu_703_p3 + 10'd1);

assign add_ln84_fu_808_p2 = (tmp_s_fu_782_p3 + zext_ln79_3_fu_805_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage0_iter14));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage0_iter14));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage0_iter14));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter14 = (((connect_5_full_n == 1'b0) & (or_ln82_reg_947_pp0_iter13_reg == 1'd0)) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (connect_4_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_710 = (((((((((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd30)) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd31))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd29))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd28))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd27))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd26))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd25))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd0) & (trunc_ln79_reg_951 == 5'd24)));
end

always @ (*) begin
    ap_condition_727 = (((((((((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd30)) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd31))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd29))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd28))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd27))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd26))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd25))) | ((or_ln82_reg_947_pp0_iter13_reg == 1'd1) & (trunc_ln79_reg_951 == 5'd24)));
end

always @ (*) begin
    ap_condition_893 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd10));
end

always @ (*) begin
    ap_condition_896 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd11));
end

always @ (*) begin
    ap_condition_899 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd12));
end

always @ (*) begin
    ap_condition_902 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd13));
end

always @ (*) begin
    ap_condition_905 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd14));
end

always @ (*) begin
    ap_condition_908 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd15));
end

always @ (*) begin
    ap_condition_911 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd16));
end

always @ (*) begin
    ap_condition_914 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd17));
end

always @ (*) begin
    ap_condition_917 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd18));
end

always @ (*) begin
    ap_condition_920 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd19));
end

always @ (*) begin
    ap_condition_923 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd20));
end

always @ (*) begin
    ap_condition_926 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd21));
end

always @ (*) begin
    ap_condition_929 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd22));
end

always @ (*) begin
    ap_condition_932 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd23));
end

always @ (*) begin
    ap_condition_939 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd9));
end

always @ (*) begin
    ap_condition_942 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd8));
end

always @ (*) begin
    ap_condition_945 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd7));
end

always @ (*) begin
    ap_condition_948 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd6));
end

always @ (*) begin
    ap_condition_951 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd5));
end

always @ (*) begin
    ap_condition_954 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd4));
end

always @ (*) begin
    ap_condition_957 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd3));
end

always @ (*) begin
    ap_condition_960 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd2));
end

always @ (*) begin
    ap_condition_963 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd1));
end

always @ (*) begin
    ap_condition_966 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (trunc_ln79_reg_951 == 5'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign connect_5_din = connect_4_dout;

assign grp_fu_715_p1 = 10'd25;

assign icmp_ln78_fu_682_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd25600) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_697_p2 = ((ap_sig_allocacmp_j_load == 10'd800) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_721_p2 = ((zext_ln79_fu_711_p1 < mul_ln75_2) ? 1'b1 : 1'b0);

assign mul_ln79_fu_746_p0 = mul_ln79_fu_746_p00;

assign mul_ln79_fu_746_p00 = select_ln78_reg_926;

assign mul_ln79_fu_746_p1 = 21'd1311;

assign or_ln82_fu_819_p2 = (xor_ln82_fu_814_p2 | rev_fu_799_p2);

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address1 = zext_ln84_fu_834_p1;

assign p_ZZ3SMMILj1ELj800ELj32EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address1 = zext_ln84_fu_834_p1;

assign rev_fu_799_p2 = (ult_fu_794_p2 ^ 1'd1);

assign select_ln78_2_fu_771_p3 = ((icmp_ln79_reg_921_pp0_iter1_reg[0:0] == 1'b1) ? add_ln78_fu_765_p2 : i_7_fu_180);

assign select_ln78_fu_703_p3 = ((icmp_ln79_fu_697_p2[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_j_load);

assign tmp_s_fu_782_p3 = {{trunc_ln84_fu_778_p1}, {5'd0}};

assign trunc_ln79_fu_830_p1 = grp_fu_715_p2[4:0];

assign trunc_ln84_2_fu_862_p1 = connect_4_dout[15:0];

assign trunc_ln84_fu_778_p1 = select_ln78_2_fu_771_p3[4:0];

assign ult_fu_794_p2 = ((zext_ln78_fu_790_p1 < valIn_a_29) ? 1'b1 : 1'b0);

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address1 = zext_ln84_fu_834_p1;

assign void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address1 = zext_ln84_fu_834_p1;

assign xor_ln82_fu_814_p2 = (icmp_ln82_reg_932_pp0_iter1_reg ^ 1'd1);

assign zext_ln78_fu_790_p1 = select_ln78_2_fu_771_p3;

assign zext_ln79_3_fu_805_p1 = tmp_reg_937;

assign zext_ln79_fu_711_p1 = select_ln78_fu_703_p3;

assign zext_ln84_fu_834_p1 = add_ln84_reg_942_pp0_iter13_reg;

endmodule //CIFAR_10_wrapper_SMM_1u_800u_32u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
