PPA Report for sync_controlled_bidir_shifter.v (Module: sync_controlled_bidir_shifter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 235
FF Count: 146
IO Count: 76
Cell Count: 610

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 511.25 MHz
Reg-to-Reg Critical Path Delay: 1.790 ns

POWER METRICS:
-------------
Total Power Consumption: 0.494 W
