Analysis & Synthesis report for MIPS32
Fri Aug 15 11:04:49 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated
 13. Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1
 14. Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated
 15. Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1
 16. Source assignments for IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated
 17. Parameter Settings for User Entity Instance: ID_Control:ID_Control
 18. Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0
 19. Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1
 20. Parameter Settings for Inferred Entity Instance: IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 15 11:04:49 2014     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; MIPS32                                    ;
; Top-level Entity Name              ; MIPS32                                    ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 283                                       ;
;     Total combinational functions  ; 149                                       ;
;     Dedicated logic registers      ; 265                                       ;
; Total registers                    ; 265                                       ;
; Total pins                         ; 241                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 24,576                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MIPS32             ; MIPS32             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; MIPS32.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v                                              ;         ;
; IF_PC_Reg.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v                                           ;         ;
; IF_PC_Mux.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v                                           ;         ;
; IF_PC_Add.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v                                           ;         ;
; IF_Instruction_Memory.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v                               ;         ;
; IF_ID_Pipeline_Stage.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v                                ;         ;
; ID_Sign_Extension.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v                                   ;         ;
; ID_Registers.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v                                        ;         ;
; ID_EX_Pipeline_Stage.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v                                ;         ;
; ID_Control.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v                                          ;         ;
; register_file.list                                    ; yes             ; User Unspecified File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/register_file.list                                    ;         ;
; instruction_memory.list                               ; yes             ; User Unspecified File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/instruction_memory.list                               ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal120.inc                                        ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                                         ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_ovh1.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ovh1.tdf                                ;         ;
; db/altsyncram_ril1.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ril1.tdf                                ;         ;
; db/mips32.ram0_id_registers_ada8f4a0.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mips32.ram0_id_registers_ada8f4a0.hdl.mif          ;         ;
; db/altsyncram_e381.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_e381.tdf                                ;         ;
; db/mips32.ram0_if_instruction_memory_5cd28467.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mips32.ram0_if_instruction_memory_5cd28467.hdl.mif ;         ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 283      ;
;                                             ;          ;
; Total combinational functions               ; 149      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 9        ;
;     -- 3 input functions                    ; 108      ;
;     -- <=2 input functions                  ; 32       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 120      ;
;     -- arithmetic mode                      ; 29       ;
;                                             ;          ;
; Total registers                             ; 265      ;
;     -- Dedicated logic registers            ; 265      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 241      ;
; Total memory bits                           ; 24576    ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 361      ;
; Total fan-out                               ; 2306     ;
; Average fan-out                             ; 3.07     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS32                                          ; 149 (1)           ; 265 (0)      ; 24576       ; 0            ; 0       ; 0         ; 241  ; 0            ; |MIPS32                                                                                                                     ;              ;
;    |ID_Control:ID_Control|                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Control:ID_Control                                                                                               ;              ;
;    |ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|   ; 0 (0)             ; 169 (169)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage                                                                           ;              ;
;    |ID_Registers:ID_Registers|                   ; 68 (68)           ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Registers:ID_Registers                                                                                           ;              ;
;       |altsyncram:Register_File_rtl_0|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0                                                            ;              ;
;          |altsyncram_ovh1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated                             ;              ;
;             |altsyncram_ril1:altsyncram1|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1 ;              ;
;       |altsyncram:Register_File_rtl_1|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1                                                            ;              ;
;          |altsyncram_ovh1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated                             ;              ;
;             |altsyncram_ril1:altsyncram1|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1 ;              ;
;    |IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|   ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage                                                                           ;              ;
;    |IF_Instruction_Memory:IF_Instruction_Memory| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory                                                                         ;              ;
;       |altsyncram:Instruction_Memory_rtl_0|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0                                     ;              ;
;          |altsyncram_e381:auto_generated|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated      ;              ;
;    |IF_PC_Add:IF_PC_Add|                         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|IF_PC_Add:IF_PC_Add                                                                                                 ;              ;
;    |IF_PC_Mux:IF_PC_Mux|                         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|IF_PC_Mux:IF_PC_Mux                                                                                                 ;              ;
;    |IF_PC_Reg:IF_PC_Reg|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS32|IF_PC_Reg:IF_PC_Reg                                                                                                 ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; Name                                                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif          ;
; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif          ;
; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM      ; AUTO ; ROM            ; 256          ; 32           ; --           ; --           ; 8192 ; db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal           ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------+------------------------+
; ID_Control:ID_Control|RegWrite_ID                  ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|MemtoReg_ID                  ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|Branch_ID                    ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|MemRead_ID                   ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|MemWrite_ID                  ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|RegDst_ID                    ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|ALUOp_ID[0]                  ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|ALUOp_ID[1]                  ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; ID_Control:ID_Control|ALUSrc_ID                    ; ID_Control:ID_Control|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                               ;                        ;
+----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                    ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                         ; Type ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+------+
; IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[0..31] ; IF_Instruction_Memory:IF_Instruction_Memory|Instruction_Memory_rtl_0 ; RAM  ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_Control:ID_Control ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; RTYPE          ; 000000 ; Unsigned Binary                          ;
; LW             ; 100011 ; Unsigned Binary                          ;
; SW             ; 101011 ; Unsigned Binary                          ;
; BEQ            ; 000100 ; Unsigned Binary                          ;
; NOP            ; 100000 ; Unsigned Binary                          ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                        ; Type                  ;
+------------------------------------+----------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped               ;
; WIDTH_A                            ; 32                                           ; Untyped               ;
; WIDTHAD_A                          ; 8                                            ; Untyped               ;
; NUMWORDS_A                         ; 256                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped               ;
; WIDTH_B                            ; 32                                           ; Untyped               ;
; WIDTHAD_B                          ; 8                                            ; Untyped               ;
; NUMWORDS_B                         ; 256                                          ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped               ;
; BYTE_SIZE                          ; 8                                            ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped               ;
; INIT_FILE                          ; db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_ovh1                              ; Untyped               ;
+------------------------------------+----------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1 ;
+------------------------------------+----------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                        ; Type                  ;
+------------------------------------+----------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped               ;
; WIDTH_A                            ; 32                                           ; Untyped               ;
; WIDTHAD_A                          ; 8                                            ; Untyped               ;
; NUMWORDS_A                         ; 256                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped               ;
; WIDTH_B                            ; 32                                           ; Untyped               ;
; WIDTHAD_B                          ; 8                                            ; Untyped               ;
; NUMWORDS_B                         ; 256                                          ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped               ;
; BYTE_SIZE                          ; 8                                            ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped               ;
; INIT_FILE                          ; db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_ovh1                              ; Untyped               ;
+------------------------------------+----------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0 ;
+------------------------------------+-------------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                ;
+------------------------------------+-------------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                             ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                             ;
; WIDTH_A                            ; 32                                                    ; Untyped                             ;
; WIDTHAD_A                          ; 8                                                     ; Untyped                             ;
; NUMWORDS_A                         ; 256                                                   ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                             ;
; WIDTH_B                            ; 1                                                     ; Untyped                             ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                             ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                             ;
; INIT_FILE                          ; db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II                                            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_e381                                       ; Untyped                             ;
+------------------------------------+-------------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                               ;
; Entity Instance                           ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 32                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 32                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Aug 15 11:04:48 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v
    Info (12023): Found entity 1: WB_MemtoReg_Mux
Info (12021): Found 1 design units, including 1 entities, in source file mips32.v
    Info (12023): Found entity 1: MIPS32
Info (12021): Found 1 design units, including 1 entities, in source file mips_top.v
    Info (12023): Found entity 1: MIPS_Top
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v
    Info (12023): Found entity 1: MEM_WB_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file mem_data_memory.v
    Info (12023): Found entity 1: MEM_Data_Memory
Info (12021): Found 1 design units, including 1 entities, in source file mem_branch_and.v
    Info (12023): Found entity 1: MEM_Branch_AND
Info (12021): Found 1 design units, including 1 entities, in source file if_pc_reg.v
    Info (12023): Found entity 1: IF_PC_Reg
Info (12021): Found 1 design units, including 1 entities, in source file if_pc_mux.v
    Info (12023): Found entity 1: IF_PC_Mux
Info (12021): Found 1 design units, including 1 entities, in source file if_pc_add.v
    Info (12023): Found entity 1: IF_PC_Add
Info (12021): Found 1 design units, including 1 entities, in source file if_instruction_memory.v
    Info (12023): Found entity 1: IF_Instruction_Memory
Info (12021): Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v
    Info (12023): Found entity 1: IF_ID_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file id_sign_extension.v
    Info (12023): Found entity 1: ID_Sign_Extension
Info (12021): Found 1 design units, including 1 entities, in source file id_registers.v
    Info (12023): Found entity 1: ID_Registers
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v
    Info (12023): Found entity 1: ID_EX_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file id_control.v
    Info (12023): Found entity 1: ID_Control
Info (12021): Found 1 design units, including 1 entities, in source file ex_shift_left_2.v
    Info (12023): Found entity 1: EX_Shift_Left_2
Info (12021): Found 1 design units, including 1 entities, in source file ex_pc_add.v
    Info (12023): Found entity 1: EX_PC_Add
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v
    Info (12023): Found entity 1: EX_MEM_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file ex_dest_mux.v
    Info (12023): Found entity 1: EX_Dest_Mux
Info (12021): Found 1 design units, including 1 entities, in source file ex_alu_mux.v
    Info (12023): Found entity 1: EX_ALU_Mux
Info (12021): Found 1 design units, including 1 entities, in source file ex_alu_control.v
    Info (12023): Found entity 1: EX_ALU_Control
Info (12021): Found 1 design units, including 1 entities, in source file ex_alu.v
    Info (12023): Found entity 1: EX_ALU
Warning (10236): Verilog HDL Implicit Net warning at MIPS32.v(50): created implicit net for "Clk"
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for "Clk"
Info (12127): Elaborating entity "MIPS32" for the top level hierarchy
Info (12128): Elaborating entity "IF_PC_Mux" for hierarchy "IF_PC_Mux:IF_PC_Mux"
Info (12128): Elaborating entity "IF_PC_Reg" for hierarchy "IF_PC_Reg:IF_PC_Reg"
Info (12128): Elaborating entity "IF_PC_Add" for hierarchy "IF_PC_Add:IF_PC_Add"
Info (12128): Elaborating entity "IF_Instruction_Memory" for hierarchy "IF_Instruction_Memory:IF_Instruction_Memory"
Warning (10850): Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (21) in memory file does not match the number of elements in the address range [0:255]
Warning (10030): Net "Instruction_Memory.data_a" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Instruction_Memory.waddr_a" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Instruction_Memory.we_a" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_ID_Pipeline_Stage" for hierarchy "IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage"
Info (12128): Elaborating entity "ID_Registers" for hierarchy "ID_Registers:ID_Registers"
Warning (10850): Verilog HDL warning at ID_Registers.v(18): number of words (0) in memory file does not match the number of elements in the address range [0:255]
Warning (10027): Verilog HDL or VHDL warning at the ID_Registers.v(21): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the ID_Registers.v(26): index expression is not wide enough to address all of the elements in the array
Info (12128): Elaborating entity "ID_Sign_Extension" for hierarchy "ID_Sign_Extension:ID_Sign_Extension"
Info (12128): Elaborating entity "ID_Control" for hierarchy "ID_Control:ID_Control"
Warning (10270): Verilog HDL Case Statement warning at ID_Control.v(28): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "RegWrite_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "MemtoReg_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "Branch_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "MemRead_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "MemWrite_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "RegDst_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "ALUOp_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable "ALUSrc_ID", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUSrc_ID" at ID_Control.v(28)
Info (10041): Inferred latch for "ALUOp_ID[0]" at ID_Control.v(28)
Info (10041): Inferred latch for "ALUOp_ID[1]" at ID_Control.v(28)
Info (10041): Inferred latch for "RegDst_ID" at ID_Control.v(28)
Info (10041): Inferred latch for "MemWrite_ID" at ID_Control.v(28)
Info (10041): Inferred latch for "MemRead_ID" at ID_Control.v(28)
Info (10041): Inferred latch for "Branch_ID" at ID_Control.v(28)
Info (10041): Inferred latch for "MemtoReg_ID" at ID_Control.v(28)
Info (10041): Inferred latch for "RegWrite_ID" at ID_Control.v(28)
Info (12128): Elaborating entity "ID_EX_Pipeline_Stage" for hierarchy "ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage"
Warning (276027): Inferred dual-clock RAM node "ID_Registers:ID_Registers|Register_File_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ID_Registers:ID_Registers|Register_File_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ID_Registers:ID_Registers|Register_File_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ID_Registers:ID_Registers|Register_File_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IF_Instruction_Memory:IF_Instruction_Memory|Instruction_Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif
Info (12130): Elaborated megafunction instantiation "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0"
Info (12133): Instantiated megafunction "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ovh1.tdf
    Info (12023): Found entity 1: altsyncram_ovh1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ril1.tdf
    Info (12023): Found entity 1: altsyncram_ril1
Info (12130): Elaborated megafunction instantiation "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0"
Info (12133): Instantiated megafunction "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e381.tdf
    Info (12023): Found entity 1: altsyncram_e381
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ID_Control:ID_Control|ALUOp_ID[0]" merged with LATCH primitive "ID_Control:ID_Control|Branch_ID"
    Info (13026): Duplicate LATCH primitive "ID_Control:ID_Control|ALUOp_ID[1]" merged with LATCH primitive "ID_Control:ID_Control|RegDst_ID"
Warning (13012): Latch ID_Control:ID_Control|RegWrite_ID has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]
Warning (13012): Latch ID_Control:ID_Control|MemtoReg_ID has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]
Warning (13012): Latch ID_Control:ID_Control|Branch_ID has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]
Warning (13012): Latch ID_Control:ID_Control|MemRead_ID has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]
Warning (13012): Latch ID_Control:ID_Control|MemWrite_ID has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]
Warning (13012): Latch ID_Control:ID_Control|RegDst_ID has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]
Warning (13012): Latch ID_Control:ID_Control|ALUSrc_ID has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]
Info (144001): Generated suppressed messages file C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 657 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 169 output pins
    Info (21061): Implemented 320 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 419 megabytes
    Info: Processing ended: Fri Aug 15 11:04:49 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg.


