-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.2 Build 209 09/17/2014 SJ Full Version"

-- DATE "03/21/2016 12:55:42"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Cache IS
    PORT (
	cache_en : IN std_logic;
	clock : IN std_logic;
	reset : IN std_logic;
	Mre : IN std_logic;
	Mwe : IN std_logic;
	address : IN std_logic_vector(11 DOWNTO 0);
	data_in : IN std_logic_vector(15 DOWNTO 0);
	data_out : OUT std_logic_vector(15 DOWNTO 0);
	delayReq : OUT std_logic;
	state_con_d : OUT std_logic_vector(3 DOWNTO 0);
	state_d : OUT std_logic_vector(3 DOWNTO 0);
	done_cache : OUT std_logic
	);
END Cache;

-- Design Ports Information
-- data_out[0]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[2]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[3]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[6]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[7]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[8]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[9]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[10]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[11]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[12]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[14]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[15]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- delayReq	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_con_d[0]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_con_d[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_con_d[2]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_con_d[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_d[0]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_d[1]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_d[2]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state_d[3]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- done_cache	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cache_en	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[4]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[3]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[2]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[5]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[7]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[8]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[9]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[10]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[11]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Mre	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Mwe	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[0]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[0]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[1]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[4]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[5]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[6]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[7]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[8]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[9]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[10]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[11]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[12]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[13]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[14]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[15]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Cache IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_cache_en : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_Mre : std_logic;
SIGNAL ww_Mwe : std_logic;
SIGNAL ww_address : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_data_in : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_data_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_delayReq : std_logic;
SIGNAL ww_state_con_d : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_state_d : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_done_cache : std_logic;
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|slowClock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit1|unit2|memory[0][0][15]~7clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit1|unit2|memory[5][1][0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_out[0]~output_o\ : std_logic;
SIGNAL \data_out[1]~output_o\ : std_logic;
SIGNAL \data_out[2]~output_o\ : std_logic;
SIGNAL \data_out[3]~output_o\ : std_logic;
SIGNAL \data_out[4]~output_o\ : std_logic;
SIGNAL \data_out[5]~output_o\ : std_logic;
SIGNAL \data_out[6]~output_o\ : std_logic;
SIGNAL \data_out[7]~output_o\ : std_logic;
SIGNAL \data_out[8]~output_o\ : std_logic;
SIGNAL \data_out[9]~output_o\ : std_logic;
SIGNAL \data_out[10]~output_o\ : std_logic;
SIGNAL \data_out[11]~output_o\ : std_logic;
SIGNAL \data_out[12]~output_o\ : std_logic;
SIGNAL \data_out[13]~output_o\ : std_logic;
SIGNAL \data_out[14]~output_o\ : std_logic;
SIGNAL \data_out[15]~output_o\ : std_logic;
SIGNAL \delayReq~output_o\ : std_logic;
SIGNAL \state_con_d[0]~output_o\ : std_logic;
SIGNAL \state_con_d[1]~output_o\ : std_logic;
SIGNAL \state_con_d[2]~output_o\ : std_logic;
SIGNAL \state_con_d[3]~output_o\ : std_logic;
SIGNAL \state_d[0]~output_o\ : std_logic;
SIGNAL \state_d[1]~output_o\ : std_logic;
SIGNAL \state_d[2]~output_o\ : std_logic;
SIGNAL \state_d[3]~output_o\ : std_logic;
SIGNAL \done_cache~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \address[4]~input_o\ : std_logic;
SIGNAL \address[3]~input_o\ : std_logic;
SIGNAL \address[0]~input_o\ : std_logic;
SIGNAL \address[2]~input_o\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~3_combout\ : std_logic;
SIGNAL \Mwe~input_o\ : std_logic;
SIGNAL \Mre~input_o\ : std_logic;
SIGNAL \Unit2|Add0~0_combout\ : std_logic;
SIGNAL \Unit2|counter[0]~1_combout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \Selector4~2_combout\ : std_logic;
SIGNAL \cache_en~input_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \NumDelayCycles[31]~0_combout\ : std_logic;
SIGNAL \Selector50~0_combout\ : std_logic;
SIGNAL \Selector7~0_combout\ : std_logic;
SIGNAL \Selector7~1_combout\ : std_logic;
SIGNAL \nextState.s2~0_combout\ : std_logic;
SIGNAL \nextState.s2~q\ : std_logic;
SIGNAL \Selector7~2_combout\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Selector49~0_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Selector48~0_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Selector47~0_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Selector46~0_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Selector45~0_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Selector44~0_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Selector43~0_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Selector42~0_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Selector41~0_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Selector39~0_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Selector38~0_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Selector37~0_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Selector36~0_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Selector35~0_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Selector34~0_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Selector33~0_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Selector32~0_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Selector31~0_combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Selector30~0_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \Selector29~0_combout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \Selector28~0_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Selector27~0_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \Selector26~0_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \Selector24~0_combout\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Selector23~0_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \Selector19~0_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \Selector7~3_combout\ : std_logic;
SIGNAL \state.s2~q\ : std_logic;
SIGNAL \WideNor0~combout\ : std_logic;
SIGNAL \NumDelayCycles[0]~1_combout\ : std_logic;
SIGNAL \NumDelayCycles[0]~2_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \state.Sdelay~q\ : std_logic;
SIGNAL \state.s1~q\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \Selector1~6_combout\ : std_logic;
SIGNAL \state.sReset~q\ : std_logic;
SIGNAL \Unit1|state~50_combout\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \Unit1|state.s1~q\ : std_logic;
SIGNAL \Unit1|state~55_combout\ : std_logic;
SIGNAL \address[9]~input_o\ : std_logic;
SIGNAL \replaceStatusIn~0_combout\ : std_logic;
SIGNAL \replaceStatusIn~feeder_combout\ : std_logic;
SIGNAL \replaceStatusIn~q\ : std_logic;
SIGNAL \Unit1|state~48_combout\ : std_logic;
SIGNAL \Unit1|state.s1c~q\ : std_logic;
SIGNAL \Unit1|Selector13~0_combout\ : std_logic;
SIGNAL \Unit1|state.s4~q\ : std_logic;
SIGNAL \Unit1|state~52_combout\ : std_logic;
SIGNAL \Unit1|state.s5~q\ : std_logic;
SIGNAL \Unit1|Selector23~0_combout\ : std_logic;
SIGNAL \Unit1|state_d[0]~0_combout\ : std_logic;
SIGNAL \Unit1|read_tag~q\ : std_logic;
SIGNAL \Unit1|Selector24~0_combout\ : std_logic;
SIGNAL \Unit1|write_tag~q\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][6]~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux2~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|Mux2~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~4_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~7_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][6]~7_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~6_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][6]~6_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|Decoder0~5_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][6]~5_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][4]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux2~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|Mux2~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~5_combout\ : std_logic;
SIGNAL \address[10]~input_o\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux1~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|Mux1~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux1~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][5]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux1~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~6_combout\ : std_logic;
SIGNAL \address[6]~input_o\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux5~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|Mux5~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][1]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux5~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|Mux5~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~1_combout\ : std_logic;
SIGNAL \address[8]~input_o\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux3~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][3]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux3~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux3~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][3]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][3]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux3~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~3_combout\ : std_logic;
SIGNAL \address[7]~input_o\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux4~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][2]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux4~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux4~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][2]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux4~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~2_combout\ : std_logic;
SIGNAL \address[5]~input_o\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux6~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux6~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][0]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][0]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux6~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|Mux6~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~4_combout\ : std_logic;
SIGNAL \address[11]~input_o\ : std_logic;
SIGNAL \Unit1|unit1|memory[4][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[6][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux0~2_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[7][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][6]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[5][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux0~3_combout\ : std_logic;
SIGNAL \Unit1|unit1|memory[2][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[3][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[0][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|memory[1][6]~q\ : std_logic;
SIGNAL \Unit1|unit1|Mux0~0_combout\ : std_logic;
SIGNAL \Unit1|unit1|Mux0~1_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~7_combout\ : std_logic;
SIGNAL \Unit1|unit1|Equal0~8_combout\ : std_logic;
SIGNAL \Unit1|unit1|hit~reg0_q\ : std_logic;
SIGNAL \Unit1|state~56_combout\ : std_logic;
SIGNAL \Unit1|state.s1b~q\ : std_logic;
SIGNAL \Unit1|state~57_combout\ : std_logic;
SIGNAL \Unit1|state.s6~q\ : std_logic;
SIGNAL \Unit1|state~53_combout\ : std_logic;
SIGNAL \Unit1|state.s6b~q\ : std_logic;
SIGNAL \Unit1|state~54_combout\ : std_logic;
SIGNAL \Unit1|state.s7~q\ : std_logic;
SIGNAL \Unit1|Selector18~0_combout\ : std_logic;
SIGNAL \Unit1|state.s8~q\ : std_logic;
SIGNAL \Unit1|state~58_combout\ : std_logic;
SIGNAL \Unit1|state~61_combout\ : std_logic;
SIGNAL \Unit1|state.s3~q\ : std_logic;
SIGNAL \Unit1|state~59_combout\ : std_logic;
SIGNAL \Unit1|state.s2~q\ : std_logic;
SIGNAL \Unit1|Selector20~0_combout\ : std_logic;
SIGNAL \Unit1|done~q\ : std_logic;
SIGNAL \controller_en~0_combout\ : std_logic;
SIGNAL \controller_en~q\ : std_logic;
SIGNAL \Unit1|state~49_combout\ : std_logic;
SIGNAL \Unit1|state.sReset~q\ : std_logic;
SIGNAL \Unit1|state~51_combout\ : std_logic;
SIGNAL \Unit1|state.s0~q\ : std_logic;
SIGNAL \Unit1|Selector22~0_combout\ : std_logic;
SIGNAL \Unit1|Selector22~1_combout\ : std_logic;
SIGNAL \Unit1|replaceStatusOut~q\ : std_logic;
SIGNAL \Unit2|Add0~1\ : std_logic;
SIGNAL \Unit2|Add0~2_combout\ : std_logic;
SIGNAL \Unit2|Add0~3\ : std_logic;
SIGNAL \Unit2|Add0~4_combout\ : std_logic;
SIGNAL \Unit2|counter~0_combout\ : std_logic;
SIGNAL \Unit2|Add0~5\ : std_logic;
SIGNAL \Unit2|Add0~6_combout\ : std_logic;
SIGNAL \Unit2|Add0~7\ : std_logic;
SIGNAL \Unit2|Add0~8_combout\ : std_logic;
SIGNAL \Unit2|Add0~9\ : std_logic;
SIGNAL \Unit2|Add0~10_combout\ : std_logic;
SIGNAL \Unit2|Add0~11\ : std_logic;
SIGNAL \Unit2|Add0~12_combout\ : std_logic;
SIGNAL \Unit2|Add0~13\ : std_logic;
SIGNAL \Unit2|Add0~14_combout\ : std_logic;
SIGNAL \Unit2|Add0~15\ : std_logic;
SIGNAL \Unit2|Add0~16_combout\ : std_logic;
SIGNAL \Unit2|Equal0~8_combout\ : std_logic;
SIGNAL \Unit2|Add0~17\ : std_logic;
SIGNAL \Unit2|Add0~18_combout\ : std_logic;
SIGNAL \Unit2|Add0~19\ : std_logic;
SIGNAL \Unit2|Add0~20_combout\ : std_logic;
SIGNAL \Unit2|Add0~21\ : std_logic;
SIGNAL \Unit2|Add0~22_combout\ : std_logic;
SIGNAL \Unit2|Add0~23\ : std_logic;
SIGNAL \Unit2|Add0~24_combout\ : std_logic;
SIGNAL \Unit2|Add0~25\ : std_logic;
SIGNAL \Unit2|Add0~26_combout\ : std_logic;
SIGNAL \Unit2|Add0~27\ : std_logic;
SIGNAL \Unit2|Add0~28_combout\ : std_logic;
SIGNAL \Unit2|Add0~29\ : std_logic;
SIGNAL \Unit2|Add0~30_combout\ : std_logic;
SIGNAL \Unit2|Add0~31\ : std_logic;
SIGNAL \Unit2|Add0~32_combout\ : std_logic;
SIGNAL \Unit2|Add0~33\ : std_logic;
SIGNAL \Unit2|Add0~34_combout\ : std_logic;
SIGNAL \Unit2|Add0~35\ : std_logic;
SIGNAL \Unit2|Add0~36_combout\ : std_logic;
SIGNAL \Unit2|Add0~37\ : std_logic;
SIGNAL \Unit2|Add0~38_combout\ : std_logic;
SIGNAL \Unit2|Add0~39\ : std_logic;
SIGNAL \Unit2|Add0~40_combout\ : std_logic;
SIGNAL \Unit2|Add0~41\ : std_logic;
SIGNAL \Unit2|Add0~42_combout\ : std_logic;
SIGNAL \Unit2|Add0~43\ : std_logic;
SIGNAL \Unit2|Add0~44_combout\ : std_logic;
SIGNAL \Unit2|Add0~45\ : std_logic;
SIGNAL \Unit2|Add0~46_combout\ : std_logic;
SIGNAL \Unit2|Add0~47\ : std_logic;
SIGNAL \Unit2|Add0~48_combout\ : std_logic;
SIGNAL \Unit2|Add0~49\ : std_logic;
SIGNAL \Unit2|Add0~50_combout\ : std_logic;
SIGNAL \Unit2|Add0~51\ : std_logic;
SIGNAL \Unit2|Add0~52_combout\ : std_logic;
SIGNAL \Unit2|Add0~53\ : std_logic;
SIGNAL \Unit2|Add0~54_combout\ : std_logic;
SIGNAL \Unit2|Add0~55\ : std_logic;
SIGNAL \Unit2|Add0~56_combout\ : std_logic;
SIGNAL \Unit2|Equal0~1_combout\ : std_logic;
SIGNAL \Unit2|Equal0~3_combout\ : std_logic;
SIGNAL \Unit2|Add0~57\ : std_logic;
SIGNAL \Unit2|Add0~58_combout\ : std_logic;
SIGNAL \Unit2|Add0~59\ : std_logic;
SIGNAL \Unit2|Add0~60_combout\ : std_logic;
SIGNAL \Unit2|Add0~61\ : std_logic;
SIGNAL \Unit2|Add0~62_combout\ : std_logic;
SIGNAL \Unit2|Equal0~0_combout\ : std_logic;
SIGNAL \Unit2|Equal0~2_combout\ : std_logic;
SIGNAL \Unit2|Equal0~4_combout\ : std_logic;
SIGNAL \Unit2|Equal0~5_combout\ : std_logic;
SIGNAL \Unit2|Equal0~6_combout\ : std_logic;
SIGNAL \Unit2|Equal0~7_combout\ : std_logic;
SIGNAL \Unit2|Equal0~9_combout\ : std_logic;
SIGNAL \Unit2|Equal0~10_combout\ : std_logic;
SIGNAL \Unit2|slowClock~0_combout\ : std_logic;
SIGNAL \Unit2|slowClock~feeder_combout\ : std_logic;
SIGNAL \Unit2|slowClock~q\ : std_logic;
SIGNAL \Unit2|slowClock~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Unit1|data_block[0]~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~28_combout\ : std_logic;
SIGNAL \Unit1|Selector25~0_combout\ : std_logic;
SIGNAL \Unit1|write_block~q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][15]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][0]~1_combout\ : std_logic;
SIGNAL \data_in[0]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[0]~feeder_combout\ : std_logic;
SIGNAL \Unit1|tempDataIn[0]~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~0clkctrl_outclk\ : std_logic;
SIGNAL \address[1]~input_o\ : std_logic;
SIGNAL \Unit1|Selector19~0_combout\ : std_logic;
SIGNAL \Unit1|data_enable~q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~29_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~30_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~31_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][0]~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~24_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~27_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~26_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~25_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~20_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~23_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~22_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~21_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][0]~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][0]~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][0]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][0]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][0]~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][0]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][0]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][0]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux143~20_combout\ : std_logic;
SIGNAL \Unit1|unit2|data_out[0]~0_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[0]~feeder_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[0]~0_combout\ : std_logic;
SIGNAL \data_out[0]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[0]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~50_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][1]~1_combout\ : std_logic;
SIGNAL \data_in[1]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~49_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~10_combout\ : std_logic;
SIGNAL \Unit1|data_block[49]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~51_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~48_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~63_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~60_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~61_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~62_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~56_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~58_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~57_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~59_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~55_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~53_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~54_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~52_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~40_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~43_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~42_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~41_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~36_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~39_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~38_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~37_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~32_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~35_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~34_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~33_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~44_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~47_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~45_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~46_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][1]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][1]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][1]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][1]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][1]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux142~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[1]~feeder_combout\ : std_logic;
SIGNAL \data_out[1]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[1]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[50]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~83_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][2]~1_combout\ : std_logic;
SIGNAL \data_in[2]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[2]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[34]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~80_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~81_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~82_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~94_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~93_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~95_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~92_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~91_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~90_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~89_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~88_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~84_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~87_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~86_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~85_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~76_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~78_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~77_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~79_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~64_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~67_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~66_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][2]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~65_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~68_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~69_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~70_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~71_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~75_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~72_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~73_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~74_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][2]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][2]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][2]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][2]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][2]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux141~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[2]~feeder_combout\ : std_logic;
SIGNAL \data_out[2]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[2]~reg0_q\ : std_logic;
SIGNAL \Unit1|unit2|memory~99_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][3]~1_combout\ : std_logic;
SIGNAL \data_in[3]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[3]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~98_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[35]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~97_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~96_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~111_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~109_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~110_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~108_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~100_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~103_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~101_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~102_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~105_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~106_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~104_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~107_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~112_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~115_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~113_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~114_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~116_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~119_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~117_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~118_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~120_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~123_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~122_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~121_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~124_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~127_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~125_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~126_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][3]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][3]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][3]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][3]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][3]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux140~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[3]~feeder_combout\ : std_logic;
SIGNAL \data_out[3]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[3]~reg0_q\ : std_logic;
SIGNAL \Unit1|unit2|memory~143_combout\ : std_logic;
SIGNAL \data_in[4]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[4]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~141_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~142_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~140_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~128_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~131_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~129_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~130_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~139_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~136_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~138_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~137_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~135_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~132_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~134_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~133_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~144_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][4]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~146_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~145_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~147_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~152_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~155_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~154_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~153_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~148_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~151_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~149_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~150_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~156_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~159_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~158_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~157_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][4]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][4]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][4]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][4]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][4]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux139~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[4]~feeder_combout\ : std_logic;
SIGNAL \data_out[4]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[4]~reg0_q\ : std_logic;
SIGNAL \Unit1|unit2|memory~186_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][5]~1_combout\ : std_logic;
SIGNAL \data_in[5]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~185_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~14_combout\ : std_logic;
SIGNAL \Unit1|data_block[53]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~187_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~184_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~180_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~183_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~182_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~181_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~188_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~191_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~190_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~189_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~179_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~178_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~177_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~176_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~163_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~161_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~162_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][5]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~160_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~175_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~172_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~174_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~173_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~164_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~167_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~166_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~165_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~169_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~170_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~168_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~171_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][5]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][5]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][5]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][5]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][5]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux138~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[5]~feeder_combout\ : std_logic;
SIGNAL \data_out[5]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[5]~reg0_q\ : std_logic;
SIGNAL \Unit1|unit2|memory~223_combout\ : std_logic;
SIGNAL \data_in[6]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[6]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~221_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~222_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~220_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~208_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~211_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~209_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~210_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~216_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~219_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~218_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~217_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~215_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~212_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~213_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~214_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~207_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~204_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~206_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~205_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~196_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~198_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~197_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~199_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~200_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~203_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~201_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~202_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~195_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~192_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~193_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~194_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][6]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][6]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][6]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][6]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][6]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux137~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[6]~feeder_combout\ : std_logic;
SIGNAL \data_out[6]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[6]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~254_combout\ : std_logic;
SIGNAL \data_in[7]~input_o\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~253_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~255_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~252_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~240_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~243_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~242_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~241_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~251_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~250_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~249_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~248_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~244_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~247_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~245_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~246_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~227_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][7]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~224_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~225_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~226_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~239_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~236_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][7]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~237_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~238_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~228_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~229_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~230_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~231_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~235_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~233_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~234_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~232_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][7]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][7]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][7]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][7]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][7]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux136~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[7]~feeder_combout\ : std_logic;
SIGNAL \data_out[7]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[7]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[56]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~271_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][8]~1_combout\ : std_logic;
SIGNAL \data_in[8]~input_o\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~270_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~269_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~268_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~267_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~264_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~266_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~265_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~260_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~263_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~262_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~261_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~259_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~256_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~257_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~258_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~280_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~283_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~281_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~282_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~276_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~277_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~278_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~279_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~287_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~284_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~285_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~286_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~275_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~272_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~273_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~274_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][8]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][8]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][8]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][8]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][8]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux135~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[8]~feeder_combout\ : std_logic;
SIGNAL \data_out[8]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[8]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[57]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~291_combout\ : std_logic;
SIGNAL \data_in[9]~input_o\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[25]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~288_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[9]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~290_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[41]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~289_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~300_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~303_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~302_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~301_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~292_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~295_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~294_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~293_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~296_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~299_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~297_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~298_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~307_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~304_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~305_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~306_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~316_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~319_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~317_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~318_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~308_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~311_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~309_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~310_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~312_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~315_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~313_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~314_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][9]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][9]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][9]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][9]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][9]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux134~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[9]~feeder_combout\ : std_logic;
SIGNAL \data_out[9]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[9]~reg0_q\ : std_logic;
SIGNAL \Unit1|unit2|memory~350_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][10]~1_combout\ : std_logic;
SIGNAL \data_in[10]~input_o\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~349_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~348_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[58]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~351_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~343_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~341_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~342_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~340_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~344_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~347_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~345_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~346_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~336_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~339_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~338_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~337_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~332_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][10]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~333_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~334_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~335_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~323_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~320_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~321_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~322_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~324_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~327_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~326_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~325_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~328_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~331_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~329_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~330_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][10]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][10]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][10]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][10]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][10]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux133~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[10]~feeder_combout\ : std_logic;
SIGNAL \data_out[10]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[10]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[59]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~355_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][11]~1_combout\ : std_logic;
SIGNAL \data_in[11]~input_o\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~352_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~354_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~353_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~364_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~367_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~366_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~365_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~363_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~360_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~362_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~361_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~356_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~359_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~357_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~358_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~380_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~383_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~381_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~382_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~371_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~368_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~369_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~370_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~375_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~372_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~374_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~373_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~379_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~376_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~378_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~377_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][11]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][11]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][11]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][11]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][11]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux132~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[11]~feeder_combout\ : std_logic;
SIGNAL \data_out[11]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[11]~reg0_q\ : std_logic;
SIGNAL \Unit1|unit2|memory~387_combout\ : std_logic;
SIGNAL \data_in[12]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[28]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~384_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~385_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|data_block[12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~386_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~388_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~391_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~389_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~390_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~395_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~392_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~393_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~394_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~399_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~396_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~397_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~398_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~400_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~403_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~402_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~401_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~412_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~415_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~414_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~413_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~404_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~405_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~406_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~407_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~411_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~408_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~409_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~410_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][12]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][12]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][12]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][12]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][12]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux131~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[12]~feeder_combout\ : std_logic;
SIGNAL \data_out[12]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[12]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[29]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~428_combout\ : std_logic;
SIGNAL \data_in[13]~input_o\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~431_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~429_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~430_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~416_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~419_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~417_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~418_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~424_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~425_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~426_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~427_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~420_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~423_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~422_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~421_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~435_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~432_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~433_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~434_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~447_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~445_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~446_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~444_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~436_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~438_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~437_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~439_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~440_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~443_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~441_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~442_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][13]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][13]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][13]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][13]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][13]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux130~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[13]~feeder_combout\ : std_logic;
SIGNAL \data_out[13]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[13]~reg0_q\ : std_logic;
SIGNAL \data_in[14]~input_o\ : std_logic;
SIGNAL \Unit1|tempDataIn[14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~448_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~451_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~449_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~450_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~463_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~460_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~461_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~462_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~459_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~456_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~457_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~458_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~455_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~452_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~454_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~453_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~477_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~478_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~476_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~479_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~471_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~468_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~469_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~470_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~475_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~472_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~473_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][14]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~474_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~464_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~466_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~465_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~467_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][14]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][14]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][14]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][14]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][14]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux129~20_combout\ : std_logic;
SIGNAL \data_out[14]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[14]~reg0_q\ : std_logic;
SIGNAL \Unit1|data_block[63]~feeder_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~483_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][15]~1_combout\ : std_logic;
SIGNAL \data_in[15]~input_o\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~480_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~482_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~481_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[5][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~0_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~495_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~492_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~494_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~493_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[7][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~7_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~8_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~487_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~486_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~485_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~484_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[6][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~491_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~488_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~489_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~490_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[4][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~5_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~6_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~9_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~504_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~507_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~505_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~506_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][0][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~14_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~15_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~503_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~500_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~502_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~501_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][2][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~12_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~13_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~16_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~508_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~511_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~509_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~510_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][3][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~17_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~18_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~499_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[3][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~496_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[2][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~498_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[0][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory~497_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][15]~1_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][15]~4_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][15]~_emulated_q\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][15]~3_combout\ : std_logic;
SIGNAL \Unit1|unit2|memory[1][1][15]~2_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~10_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~11_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~19_combout\ : std_logic;
SIGNAL \Unit1|unit2|Mux128~20_combout\ : std_logic;
SIGNAL \Unit1|data_out_cpu[15]~feeder_combout\ : std_logic;
SIGNAL \data_out[15]~reg0feeder_combout\ : std_logic;
SIGNAL \data_out[15]~reg0_q\ : std_logic;
SIGNAL \Unit1|Selector21~0_combout\ : std_logic;
SIGNAL \Unit1|Selector21~1_combout\ : std_logic;
SIGNAL \Unit1|delayReq~q\ : std_logic;
SIGNAL \Unit1|Selector3~0_combout\ : std_logic;
SIGNAL \Unit1|Selector3~1_combout\ : std_logic;
SIGNAL \Unit1|Selector2~0_combout\ : std_logic;
SIGNAL \Unit1|Selector2~1_combout\ : std_logic;
SIGNAL \Unit1|Selector1~0_combout\ : std_logic;
SIGNAL \Unit1|Selector1~1_combout\ : std_logic;
SIGNAL \Unit1|Selector0~0_combout\ : std_logic;
SIGNAL \Unit1|Selector0~1_combout\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \state_d[0]~reg0_q\ : std_logic;
SIGNAL \Selector17~0_combout\ : std_logic;
SIGNAL \state_d[1]~reg0_q\ : std_logic;
SIGNAL \Selector16~2_combout\ : std_logic;
SIGNAL \state_d[2]~reg0_q\ : std_logic;
SIGNAL \done_cache~reg0_q\ : std_logic;
SIGNAL \Unit2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(63 DOWNTO 0);
SIGNAL NumDelayCycles : std_logic_vector(31 DOWNTO 0);
SIGNAL \Unit1|tempDataIn\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit1|state_d\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit1|data_out_cpu\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit1|data_block\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Unit1|unit2|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit2|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_controller_en~q\ : std_logic;
SIGNAL \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \Unit2|ALT_INV_slowClock~clkctrl_outclk\ : std_logic;

BEGIN

ww_cache_en <= cache_en;
ww_clock <= clock;
ww_reset <= reset;
ww_Mre <= Mre;
ww_Mwe <= Mwe;
ww_address <= address;
ww_data_in <= data_in;
data_out <= ww_data_out;
delayReq <= ww_delayReq;
state_con_d <= ww_state_con_d;
state_d <= ww_state_d;
done_cache <= ww_done_cache;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(0) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Unit2|altsyncram_component|auto_generated|q_a\(1) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Unit2|altsyncram_component|auto_generated|q_a\(16) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Unit2|altsyncram_component|auto_generated|q_a\(17) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Unit2|altsyncram_component|auto_generated|q_a\(18) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Unit2|altsyncram_component|auto_generated|q_a\(32) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Unit2|altsyncram_component|auto_generated|q_a\(33) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Unit2|altsyncram_component|auto_generated|q_a\(48) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Unit2|altsyncram_component|auto_generated|q_a\(49) <= \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(2) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\Unit2|altsyncram_component|auto_generated|q_a\(3) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\Unit2|altsyncram_component|auto_generated|q_a\(19) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\Unit2|altsyncram_component|auto_generated|q_a\(20) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\Unit2|altsyncram_component|auto_generated|q_a\(34) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\Unit2|altsyncram_component|auto_generated|q_a\(35) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\Unit2|altsyncram_component|auto_generated|q_a\(36) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\Unit2|altsyncram_component|auto_generated|q_a\(50) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\Unit2|altsyncram_component|auto_generated|q_a\(51) <= \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);

\Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(4) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\Unit2|altsyncram_component|auto_generated|q_a\(5) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\Unit2|altsyncram_component|auto_generated|q_a\(6) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\Unit2|altsyncram_component|auto_generated|q_a\(21) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\Unit2|altsyncram_component|auto_generated|q_a\(22) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\Unit2|altsyncram_component|auto_generated|q_a\(37) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\Unit2|altsyncram_component|auto_generated|q_a\(38) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\Unit2|altsyncram_component|auto_generated|q_a\(52) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\Unit2|altsyncram_component|auto_generated|q_a\(53) <= \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);

\Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(7) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\Unit2|altsyncram_component|auto_generated|q_a\(8) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\Unit2|altsyncram_component|auto_generated|q_a\(23) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\Unit2|altsyncram_component|auto_generated|q_a\(24) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);
\Unit2|altsyncram_component|auto_generated|q_a\(39) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(4);
\Unit2|altsyncram_component|auto_generated|q_a\(40) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(5);
\Unit2|altsyncram_component|auto_generated|q_a\(54) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(6);
\Unit2|altsyncram_component|auto_generated|q_a\(55) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(7);
\Unit2|altsyncram_component|auto_generated|q_a\(56) <= \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(8);

\Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(9) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\Unit2|altsyncram_component|auto_generated|q_a\(10) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\Unit2|altsyncram_component|auto_generated|q_a\(25) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\Unit2|altsyncram_component|auto_generated|q_a\(26) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\Unit2|altsyncram_component|auto_generated|q_a\(27) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\Unit2|altsyncram_component|auto_generated|q_a\(41) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\Unit2|altsyncram_component|auto_generated|q_a\(42) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\Unit2|altsyncram_component|auto_generated|q_a\(57) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\Unit2|altsyncram_component|auto_generated|q_a\(58) <= \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);

\Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(11) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\Unit2|altsyncram_component|auto_generated|q_a\(12) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\Unit2|altsyncram_component|auto_generated|q_a\(28) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\Unit2|altsyncram_component|auto_generated|q_a\(29) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);
\Unit2|altsyncram_component|auto_generated|q_a\(43) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(4);
\Unit2|altsyncram_component|auto_generated|q_a\(44) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(5);
\Unit2|altsyncram_component|auto_generated|q_a\(45) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(6);
\Unit2|altsyncram_component|auto_generated|q_a\(59) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(7);
\Unit2|altsyncram_component|auto_generated|q_a\(60) <= \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(8);

\Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(13) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\Unit2|altsyncram_component|auto_generated|q_a\(14) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);
\Unit2|altsyncram_component|auto_generated|q_a\(15) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(2);
\Unit2|altsyncram_component|auto_generated|q_a\(30) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(3);
\Unit2|altsyncram_component|auto_generated|q_a\(31) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(4);
\Unit2|altsyncram_component|auto_generated|q_a\(46) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(5);
\Unit2|altsyncram_component|auto_generated|q_a\(47) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(6);
\Unit2|altsyncram_component|auto_generated|q_a\(61) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(7);
\Unit2|altsyncram_component|auto_generated|q_a\(62) <= \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(8);

\Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\);

\Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\address[11]~input_o\ & \address[10]~input_o\ & \address[9]~input_o\ & \address[8]~input_o\ & \address[7]~input_o\ & \address[6]~input_o\ & \address[5]~input_o\ & 
\address[4]~input_o\ & \address[3]~input_o\ & \address[2]~input_o\);

\Unit2|altsyncram_component|auto_generated|q_a\(63) <= \Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\Unit2|slowClock~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Unit2|slowClock~q\);

\Unit1|unit2|memory[0][0][15]~7clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Unit1|unit2|memory[0][0][15]~7_combout\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);

\Unit1|unit2|memory[5][1][0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Unit1|unit2|memory[5][1][0]~0_combout\);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);
\ALT_INV_controller_en~q\ <= NOT \controller_en~q\;
\Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\ <= NOT \Unit1|unit2|memory[5][1][0]~0clkctrl_outclk\;
\ALT_INV_reset~inputclkctrl_outclk\ <= NOT \reset~inputclkctrl_outclk\;
\Unit2|ALT_INV_slowClock~clkctrl_outclk\ <= NOT \Unit2|slowClock~clkctrl_outclk\;

-- Location: IOOBUF_X115_Y29_N9
\data_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[0]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[0]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\data_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[1]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[1]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\data_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[2]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\data_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[3]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[3]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\data_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[4]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[4]~output_o\);

-- Location: IOOBUF_X115_Y24_N2
\data_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[5]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[5]~output_o\);

-- Location: IOOBUF_X115_Y22_N23
\data_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[6]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[6]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\data_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[7]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[7]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\data_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[8]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[8]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\data_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[9]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[9]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\data_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[10]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[10]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\data_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[11]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[11]~output_o\);

-- Location: IOOBUF_X115_Y9_N23
\data_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[12]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[12]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\data_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[13]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[13]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\data_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[14]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[14]~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\data_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out[15]~reg0_q\,
	devoe => ww_devoe,
	o => \data_out[15]~output_o\);

-- Location: IOOBUF_X115_Y24_N9
\delayReq~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit1|delayReq~q\,
	devoe => ww_devoe,
	o => \delayReq~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\state_con_d[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit1|state_d\(0),
	devoe => ww_devoe,
	o => \state_con_d[0]~output_o\);

-- Location: IOOBUF_X115_Y26_N16
\state_con_d[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit1|state_d\(1),
	devoe => ww_devoe,
	o => \state_con_d[1]~output_o\);

-- Location: IOOBUF_X115_Y27_N2
\state_con_d[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit1|state_d\(2),
	devoe => ww_devoe,
	o => \state_con_d[2]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\state_con_d[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit1|state_d\(3),
	devoe => ww_devoe,
	o => \state_con_d[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\state_d[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \state_d[0]~reg0_q\,
	devoe => ww_devoe,
	o => \state_d[0]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\state_d[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \state_d[1]~reg0_q\,
	devoe => ww_devoe,
	o => \state_d[1]~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\state_d[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \state_d[2]~reg0_q\,
	devoe => ww_devoe,
	o => \state_d[2]~output_o\);

-- Location: IOOBUF_X115_Y52_N2
\state_d[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \state_d[2]~reg0_q\,
	devoe => ww_devoe,
	o => \state_d[3]~output_o\);

-- Location: IOOBUF_X115_Y26_N23
\done_cache~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \done_cache~reg0_q\,
	devoe => ww_devoe,
	o => \done_cache~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G2
\clock~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y34_N22
\address[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(4),
	o => \address[4]~input_o\);

-- Location: IOIBUF_X115_Y35_N15
\address[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(3),
	o => \address[3]~input_o\);

-- Location: IOIBUF_X115_Y41_N8
\address[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(0),
	o => \address[0]~input_o\);

-- Location: IOIBUF_X115_Y33_N1
\address[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(2),
	o => \address[2]~input_o\);

-- Location: LCCOMB_X111_Y32_N0
\Unit1|unit1|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~3_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\ & !\address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~3_combout\);

-- Location: IOIBUF_X115_Y31_N1
\Mwe~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Mwe,
	o => \Mwe~input_o\);

-- Location: IOIBUF_X115_Y29_N1
\Mre~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Mre,
	o => \Mre~input_o\);

-- Location: LCCOMB_X59_Y2_N0
\Unit2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~0_combout\ = \Unit2|counter\(0) $ (GND)
-- \Unit2|Add0~1\ = CARRY(!\Unit2|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(0),
	datad => VCC,
	combout => \Unit2|Add0~0_combout\,
	cout => \Unit2|Add0~1\);

-- Location: LCCOMB_X58_Y1_N4
\Unit2|counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|counter[0]~1_combout\ = !\Unit2|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|Add0~0_combout\,
	combout => \Unit2|counter[0]~1_combout\);

-- Location: LCCOMB_X103_Y28_N6
\process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = (!\Mwe~input_o\ & !\Mre~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mwe~input_o\,
	datad => \Mre~input_o\,
	combout => \process_0~0_combout\);

-- Location: LCCOMB_X103_Y28_N24
\Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector4~2_combout\ = (\state.s1~q\ & (!\Unit1|replaceStatusOut~q\ & ((\process_0~0_combout\) # (!\state.sReset~q\)))) # (!\state.s1~q\ & (((!\state.sReset~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|replaceStatusOut~q\,
	datab => \state.sReset~q\,
	datac => \state.s1~q\,
	datad => \process_0~0_combout\,
	combout => \Selector4~2_combout\);

-- Location: IOIBUF_X115_Y28_N1
\cache_en~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cache_en,
	o => \cache_en~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: LCCOMB_X103_Y28_N26
\NumDelayCycles[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NumDelayCycles[31]~0_combout\ = (\cache_en~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cache_en~input_o\,
	datad => \reset~input_o\,
	combout => \NumDelayCycles[31]~0_combout\);

-- Location: LCCOMB_X92_Y29_N30
\Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector50~0_combout\ = (!\Add0~0_combout\) # (!\state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~0_combout\,
	combout => \Selector50~0_combout\);

-- Location: LCCOMB_X103_Y28_N0
\Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector7~0_combout\ = (\state.sReset~q\ & !\state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.sReset~q\,
	datad => \state.Sdelay~q\,
	combout => \Selector7~0_combout\);

-- Location: LCCOMB_X103_Y28_N30
\Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector7~1_combout\ = (\process_0~0_combout\ & (\Selector7~0_combout\ & (\state.s2~q\ & !\Selector5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_0~0_combout\,
	datab => \Selector7~0_combout\,
	datac => \state.s2~q\,
	datad => \Selector5~0_combout\,
	combout => \Selector7~1_combout\);

-- Location: LCCOMB_X103_Y28_N4
\nextState.s2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nextState.s2~0_combout\ = (\nextState.s2~q\) # ((!\reset~input_o\ & (\cache_en~input_o\ & \Selector5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \cache_en~input_o\,
	datac => \nextState.s2~q\,
	datad => \Selector5~0_combout\,
	combout => \nextState.s2~0_combout\);

-- Location: FF_X103_Y28_N5
\nextState.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \nextState.s2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nextState.s2~q\);

-- Location: LCCOMB_X103_Y28_N14
\Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector7~2_combout\ = (\nextState.s2~q\ & \state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nextState.s2~q\,
	datad => \state.Sdelay~q\,
	combout => \Selector7~2_combout\);

-- Location: LCCOMB_X92_Y28_N8
\Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = (\state.Sdelay~q\ & \Add0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~58_combout\,
	combout => \Selector21~0_combout\);

-- Location: FF_X92_Y28_N9
\NumDelayCycles[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector21~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(29));

-- Location: LCCOMB_X91_Y29_N0
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = NumDelayCycles(0) $ (GND)
-- \Add0~1\ = CARRY(!NumDelayCycles(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X91_Y29_N2
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (NumDelayCycles(1) & (\Add0~1\ & VCC)) # (!NumDelayCycles(1) & (!\Add0~1\))
-- \Add0~3\ = CARRY((!NumDelayCycles(1) & !\Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X92_Y29_N4
\Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector49~0_combout\ = (\Add0~2_combout\ & \state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datac => \state.Sdelay~q\,
	combout => \Selector49~0_combout\);

-- Location: FF_X92_Y29_N5
\NumDelayCycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector49~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(1));

-- Location: LCCOMB_X91_Y29_N4
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (NumDelayCycles(2) & ((GND) # (!\Add0~3\))) # (!NumDelayCycles(2) & (\Add0~3\ $ (GND)))
-- \Add0~5\ = CARRY((NumDelayCycles(2)) # (!\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X92_Y29_N2
\Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector48~0_combout\ = (\state.Sdelay~q\ & \Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~4_combout\,
	combout => \Selector48~0_combout\);

-- Location: FF_X92_Y29_N3
\NumDelayCycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector48~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(2));

-- Location: LCCOMB_X91_Y29_N6
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (NumDelayCycles(3) & (\Add0~5\ & VCC)) # (!NumDelayCycles(3) & (!\Add0~5\))
-- \Add0~7\ = CARRY((!NumDelayCycles(3) & !\Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X92_Y29_N24
\Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector47~0_combout\ = (\Add0~6_combout\) # (!\state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~6_combout\,
	combout => \Selector47~0_combout\);

-- Location: FF_X92_Y29_N25
\NumDelayCycles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector47~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(3));

-- Location: LCCOMB_X91_Y29_N8
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (NumDelayCycles(4) & ((GND) # (!\Add0~7\))) # (!NumDelayCycles(4) & (\Add0~7\ $ (GND)))
-- \Add0~9\ = CARRY((NumDelayCycles(4)) # (!\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X92_Y29_N0
\Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector46~0_combout\ = (\state.Sdelay~q\ & \Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~8_combout\,
	combout => \Selector46~0_combout\);

-- Location: FF_X92_Y29_N1
\NumDelayCycles[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector46~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(4));

-- Location: LCCOMB_X91_Y29_N10
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (NumDelayCycles(5) & (\Add0~9\ & VCC)) # (!NumDelayCycles(5) & (!\Add0~9\))
-- \Add0~11\ = CARRY((!NumDelayCycles(5) & !\Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X92_Y29_N14
\Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector45~0_combout\ = (\state.Sdelay~q\ & \Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~10_combout\,
	combout => \Selector45~0_combout\);

-- Location: FF_X92_Y29_N15
\NumDelayCycles[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector45~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(5));

-- Location: LCCOMB_X91_Y29_N12
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (NumDelayCycles(6) & ((GND) # (!\Add0~11\))) # (!NumDelayCycles(6) & (\Add0~11\ $ (GND)))
-- \Add0~13\ = CARRY((NumDelayCycles(6)) # (!\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X92_Y29_N28
\Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector44~0_combout\ = (\state.Sdelay~q\ & \Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~12_combout\,
	combout => \Selector44~0_combout\);

-- Location: FF_X92_Y29_N29
\NumDelayCycles[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector44~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(6));

-- Location: LCCOMB_X91_Y29_N14
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (NumDelayCycles(7) & (\Add0~13\ & VCC)) # (!NumDelayCycles(7) & (!\Add0~13\))
-- \Add0~15\ = CARRY((!NumDelayCycles(7) & !\Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X92_Y29_N22
\Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector43~0_combout\ = (\state.Sdelay~q\ & \Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~14_combout\,
	combout => \Selector43~0_combout\);

-- Location: FF_X92_Y29_N23
\NumDelayCycles[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector43~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(7));

-- Location: LCCOMB_X91_Y29_N16
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (NumDelayCycles(8) & ((GND) # (!\Add0~15\))) # (!NumDelayCycles(8) & (\Add0~15\ $ (GND)))
-- \Add0~17\ = CARRY((NumDelayCycles(8)) # (!\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X92_Y29_N10
\Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector42~0_combout\ = (\state.Sdelay~q\ & \Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~16_combout\,
	combout => \Selector42~0_combout\);

-- Location: FF_X92_Y29_N11
\NumDelayCycles[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector42~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(8));

-- Location: LCCOMB_X91_Y29_N18
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (NumDelayCycles(9) & (\Add0~17\ & VCC)) # (!NumDelayCycles(9) & (!\Add0~17\))
-- \Add0~19\ = CARRY((!NumDelayCycles(9) & !\Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X92_Y29_N12
\Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector41~0_combout\ = (\Add0~18_combout\ & \state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~18_combout\,
	datac => \state.Sdelay~q\,
	combout => \Selector41~0_combout\);

-- Location: FF_X92_Y29_N13
\NumDelayCycles[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector41~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(9));

-- Location: LCCOMB_X91_Y29_N20
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (NumDelayCycles(10) & ((GND) # (!\Add0~19\))) # (!NumDelayCycles(10) & (\Add0~19\ $ (GND)))
-- \Add0~21\ = CARRY((NumDelayCycles(10)) # (!\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X92_Y29_N6
\Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = (\state.Sdelay~q\ & \Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~20_combout\,
	combout => \Selector40~0_combout\);

-- Location: FF_X92_Y29_N7
\NumDelayCycles[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector40~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(10));

-- Location: LCCOMB_X91_Y29_N22
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (NumDelayCycles(11) & (\Add0~21\ & VCC)) # (!NumDelayCycles(11) & (!\Add0~21\))
-- \Add0~23\ = CARRY((!NumDelayCycles(11) & !\Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X92_Y29_N20
\Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector39~0_combout\ = (\state.Sdelay~q\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~22_combout\,
	combout => \Selector39~0_combout\);

-- Location: FF_X92_Y29_N21
\NumDelayCycles[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector39~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(11));

-- Location: LCCOMB_X91_Y29_N24
\Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (NumDelayCycles(12) & ((GND) # (!\Add0~23\))) # (!NumDelayCycles(12) & (\Add0~23\ $ (GND)))
-- \Add0~25\ = CARRY((NumDelayCycles(12)) # (!\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X90_Y29_N16
\Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector38~0_combout\ = (\Add0~24_combout\ & \state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~24_combout\,
	datac => \state.Sdelay~q\,
	combout => \Selector38~0_combout\);

-- Location: FF_X90_Y29_N17
\NumDelayCycles[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector38~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(12));

-- Location: LCCOMB_X91_Y29_N26
\Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (NumDelayCycles(13) & (\Add0~25\ & VCC)) # (!NumDelayCycles(13) & (!\Add0~25\))
-- \Add0~27\ = CARRY((!NumDelayCycles(13) & !\Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X90_Y29_N6
\Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector37~0_combout\ = (\state.Sdelay~q\ & \Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~26_combout\,
	combout => \Selector37~0_combout\);

-- Location: FF_X90_Y29_N7
\NumDelayCycles[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector37~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(13));

-- Location: LCCOMB_X91_Y29_N28
\Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (NumDelayCycles(14) & ((GND) # (!\Add0~27\))) # (!NumDelayCycles(14) & (\Add0~27\ $ (GND)))
-- \Add0~29\ = CARRY((NumDelayCycles(14)) # (!\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X90_Y29_N24
\Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector36~0_combout\ = (\state.Sdelay~q\ & \Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~28_combout\,
	combout => \Selector36~0_combout\);

-- Location: FF_X90_Y29_N25
\NumDelayCycles[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector36~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(14));

-- Location: LCCOMB_X91_Y29_N30
\Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (NumDelayCycles(15) & (\Add0~29\ & VCC)) # (!NumDelayCycles(15) & (!\Add0~29\))
-- \Add0~31\ = CARRY((!NumDelayCycles(15) & !\Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCCOMB_X90_Y29_N10
\Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector35~0_combout\ = (\state.Sdelay~q\ & \Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~30_combout\,
	combout => \Selector35~0_combout\);

-- Location: FF_X90_Y29_N11
\NumDelayCycles[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector35~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(15));

-- Location: LCCOMB_X91_Y28_N0
\Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (NumDelayCycles(16) & ((GND) # (!\Add0~31\))) # (!NumDelayCycles(16) & (\Add0~31\ $ (GND)))
-- \Add0~33\ = CARRY((NumDelayCycles(16)) # (!\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X90_Y28_N16
\Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector34~0_combout\ = (\state.Sdelay~q\ & \Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~32_combout\,
	combout => \Selector34~0_combout\);

-- Location: FF_X90_Y28_N17
\NumDelayCycles[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector34~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(16));

-- Location: LCCOMB_X91_Y28_N2
\Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (NumDelayCycles(17) & (\Add0~33\ & VCC)) # (!NumDelayCycles(17) & (!\Add0~33\))
-- \Add0~35\ = CARRY((!NumDelayCycles(17) & !\Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: LCCOMB_X90_Y28_N6
\Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector33~0_combout\ = (\state.Sdelay~q\ & \Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~34_combout\,
	combout => \Selector33~0_combout\);

-- Location: FF_X90_Y28_N7
\NumDelayCycles[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector33~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(17));

-- Location: LCCOMB_X91_Y28_N4
\Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (NumDelayCycles(18) & ((GND) # (!\Add0~35\))) # (!NumDelayCycles(18) & (\Add0~35\ $ (GND)))
-- \Add0~37\ = CARRY((NumDelayCycles(18)) # (!\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCCOMB_X90_Y28_N4
\Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector32~0_combout\ = (\state.Sdelay~q\ & \Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~36_combout\,
	combout => \Selector32~0_combout\);

-- Location: FF_X90_Y28_N5
\NumDelayCycles[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector32~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(18));

-- Location: LCCOMB_X91_Y28_N6
\Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (NumDelayCycles(19) & (\Add0~37\ & VCC)) # (!NumDelayCycles(19) & (!\Add0~37\))
-- \Add0~39\ = CARRY((!NumDelayCycles(19) & !\Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X92_Y28_N4
\Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector31~0_combout\ = (\state.Sdelay~q\ & \Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datad => \Add0~38_combout\,
	combout => \Selector31~0_combout\);

-- Location: FF_X92_Y28_N5
\NumDelayCycles[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector31~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(19));

-- Location: LCCOMB_X91_Y28_N8
\Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (NumDelayCycles(20) & ((GND) # (!\Add0~39\))) # (!NumDelayCycles(20) & (\Add0~39\ $ (GND)))
-- \Add0~41\ = CARRY((NumDelayCycles(20)) # (!\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: LCCOMB_X92_Y28_N2
\Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector30~0_combout\ = (\state.Sdelay~q\ & \Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~40_combout\,
	combout => \Selector30~0_combout\);

-- Location: FF_X92_Y28_N3
\NumDelayCycles[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector30~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(20));

-- Location: LCCOMB_X91_Y28_N10
\Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (NumDelayCycles(21) & (\Add0~41\ & VCC)) # (!NumDelayCycles(21) & (!\Add0~41\))
-- \Add0~43\ = CARRY((!NumDelayCycles(21) & !\Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X90_Y28_N18
\Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector29~0_combout\ = (\state.Sdelay~q\ & \Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~42_combout\,
	combout => \Selector29~0_combout\);

-- Location: FF_X90_Y28_N19
\NumDelayCycles[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector29~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(21));

-- Location: LCCOMB_X91_Y28_N12
\Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (NumDelayCycles(22) & ((GND) # (!\Add0~43\))) # (!NumDelayCycles(22) & (\Add0~43\ $ (GND)))
-- \Add0~45\ = CARRY((NumDelayCycles(22)) # (!\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: LCCOMB_X92_Y28_N16
\Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector28~0_combout\ = (\state.Sdelay~q\ & \Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~44_combout\,
	combout => \Selector28~0_combout\);

-- Location: FF_X92_Y28_N17
\NumDelayCycles[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector28~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(22));

-- Location: LCCOMB_X91_Y28_N14
\Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (NumDelayCycles(23) & (\Add0~45\ & VCC)) # (!NumDelayCycles(23) & (!\Add0~45\))
-- \Add0~47\ = CARRY((!NumDelayCycles(23) & !\Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: LCCOMB_X90_Y28_N8
\Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector27~0_combout\ = (\state.Sdelay~q\ & \Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.Sdelay~q\,
	datac => \Add0~46_combout\,
	combout => \Selector27~0_combout\);

-- Location: FF_X90_Y28_N9
\NumDelayCycles[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector27~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(23));

-- Location: LCCOMB_X91_Y28_N16
\Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (NumDelayCycles(24) & ((GND) # (!\Add0~47\))) # (!NumDelayCycles(24) & (\Add0~47\ $ (GND)))
-- \Add0~49\ = CARRY((NumDelayCycles(24)) # (!\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X90_Y28_N10
\Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector26~0_combout\ = (\state.Sdelay~q\ & \Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~48_combout\,
	combout => \Selector26~0_combout\);

-- Location: FF_X90_Y28_N11
\NumDelayCycles[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector26~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(24));

-- Location: LCCOMB_X91_Y28_N18
\Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (NumDelayCycles(25) & (\Add0~49\ & VCC)) # (!NumDelayCycles(25) & (!\Add0~49\))
-- \Add0~51\ = CARRY((!NumDelayCycles(25) & !\Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => NumDelayCycles(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: LCCOMB_X90_Y28_N12
\Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = (\state.Sdelay~q\ & \Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~50_combout\,
	combout => \Selector25~0_combout\);

-- Location: FF_X90_Y28_N13
\NumDelayCycles[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector25~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(25));

-- Location: LCCOMB_X91_Y28_N20
\Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (NumDelayCycles(26) & ((GND) # (!\Add0~51\))) # (!NumDelayCycles(26) & (\Add0~51\ $ (GND)))
-- \Add0~53\ = CARRY((NumDelayCycles(26)) # (!\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: LCCOMB_X92_Y28_N14
\Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector24~0_combout\ = (\state.Sdelay~q\ & \Add0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~52_combout\,
	combout => \Selector24~0_combout\);

-- Location: FF_X92_Y28_N15
\NumDelayCycles[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector24~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(26));

-- Location: LCCOMB_X91_Y28_N22
\Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (NumDelayCycles(27) & (\Add0~53\ & VCC)) # (!NumDelayCycles(27) & (!\Add0~53\))
-- \Add0~55\ = CARRY((!NumDelayCycles(27) & !\Add0~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: LCCOMB_X92_Y28_N0
\Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~0_combout\ = (\state.Sdelay~q\ & \Add0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~54_combout\,
	combout => \Selector23~0_combout\);

-- Location: FF_X92_Y28_N1
\NumDelayCycles[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector23~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(27));

-- Location: LCCOMB_X91_Y28_N24
\Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (NumDelayCycles(28) & ((GND) # (!\Add0~55\))) # (!NumDelayCycles(28) & (\Add0~55\ $ (GND)))
-- \Add0~57\ = CARRY((NumDelayCycles(28)) # (!\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: LCCOMB_X92_Y28_N10
\Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = (\state.Sdelay~q\ & \Add0~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~56_combout\,
	combout => \Selector22~0_combout\);

-- Location: FF_X92_Y28_N11
\NumDelayCycles[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector22~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(28));

-- Location: LCCOMB_X91_Y28_N26
\Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (NumDelayCycles(29) & (\Add0~57\ & VCC)) # (!NumDelayCycles(29) & (!\Add0~57\))
-- \Add0~59\ = CARRY((!NumDelayCycles(29) & !\Add0~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: LCCOMB_X92_Y28_N18
\Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = (\state.Sdelay~q\ & \Add0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~60_combout\,
	combout => \Selector20~0_combout\);

-- Location: FF_X92_Y28_N19
\NumDelayCycles[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector20~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(30));

-- Location: LCCOMB_X91_Y28_N28
\Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (NumDelayCycles(30) & ((GND) # (!\Add0~59\))) # (!NumDelayCycles(30) & (\Add0~59\ $ (GND)))
-- \Add0~61\ = CARRY((NumDelayCycles(30)) # (!\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => NumDelayCycles(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: LCCOMB_X92_Y28_N24
\Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector19~0_combout\ = (!\Add0~62_combout\) # (!\state.Sdelay~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.Sdelay~q\,
	datad => \Add0~62_combout\,
	combout => \Selector19~0_combout\);

-- Location: FF_X92_Y28_N25
\NumDelayCycles[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector19~0_combout\,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(31));

-- Location: LCCOMB_X91_Y28_N30
\Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = \Add0~61\ $ (NumDelayCycles(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => NumDelayCycles(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: LCCOMB_X92_Y28_N30
\Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (!\Add0~32_combout\ & (!\Add0~38_combout\ & (!\Add0~36_combout\ & !\Add0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~32_combout\,
	datab => \Add0~38_combout\,
	datac => \Add0~36_combout\,
	datad => \Add0~34_combout\,
	combout => \Equal0~5_combout\);

-- Location: LCCOMB_X92_Y28_N28
\Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (!\Add0~40_combout\ & (!\Add0~42_combout\ & (\Equal0~5_combout\ & !\Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~40_combout\,
	datab => \Add0~42_combout\,
	datac => \Equal0~5_combout\,
	datad => \Add0~44_combout\,
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X92_Y28_N22
\Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (!\Add0~46_combout\ & (!\Add0~52_combout\ & (!\Add0~48_combout\ & \Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~46_combout\,
	datab => \Add0~52_combout\,
	datac => \Add0~48_combout\,
	datad => \Equal0~6_combout\,
	combout => \Equal0~7_combout\);

-- Location: LCCOMB_X92_Y28_N20
\Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (!\Add0~50_combout\ & (!\Add0~54_combout\ & (\Equal0~7_combout\ & !\Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~50_combout\,
	datab => \Add0~54_combout\,
	datac => \Equal0~7_combout\,
	datad => \Add0~56_combout\,
	combout => \Equal0~8_combout\);

-- Location: LCCOMB_X92_Y28_N6
\Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = (!\Add0~58_combout\ & (!\Add0~60_combout\ & (!\Add0~62_combout\ & \Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~58_combout\,
	datab => \Add0~60_combout\,
	datac => \Add0~62_combout\,
	datad => \Equal0~8_combout\,
	combout => \Equal0~9_combout\);

-- Location: LCCOMB_X92_Y28_N12
\Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector7~3_combout\ = (\Selector7~1_combout\) # ((\Equal0~4_combout\ & (\Selector7~2_combout\ & \Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector7~1_combout\,
	datab => \Equal0~4_combout\,
	datac => \Selector7~2_combout\,
	datad => \Equal0~9_combout\,
	combout => \Selector7~3_combout\);

-- Location: FF_X92_Y28_N13
\state.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector7~3_combout\,
	clrn => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.s2~q\);

-- Location: LCCOMB_X103_Y28_N18
WideNor0 : cycloneive_lcell_comb
-- Equation(s):
-- \WideNor0~combout\ = ((\state.s1~q\) # ((\state.s2~q\) # (\state.Sdelay~q\))) # (!\state.sReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.sReset~q\,
	datab => \state.s1~q\,
	datac => \state.s2~q\,
	datad => \state.Sdelay~q\,
	combout => \WideNor0~combout\);

-- Location: LCCOMB_X103_Y28_N20
\NumDelayCycles[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NumDelayCycles[0]~1_combout\ = (\cache_en~input_o\ & (!\reset~input_o\ & ((\Unit1|replaceStatusOut~q\) # (!\state.s1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|replaceStatusOut~q\,
	datab => \state.s1~q\,
	datac => \cache_en~input_o\,
	datad => \reset~input_o\,
	combout => \NumDelayCycles[0]~1_combout\);

-- Location: LCCOMB_X103_Y28_N22
\NumDelayCycles[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NumDelayCycles[0]~2_combout\ = (\state.sReset~q\ & (\WideNor0~combout\ & (!\state.s2~q\ & \NumDelayCycles[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.sReset~q\,
	datab => \WideNor0~combout\,
	datac => \state.s2~q\,
	datad => \NumDelayCycles[0]~1_combout\,
	combout => \NumDelayCycles[0]~2_combout\);

-- Location: FF_X91_Y29_N1
\NumDelayCycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Selector50~0_combout\,
	sload => VCC,
	ena => \NumDelayCycles[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NumDelayCycles(0));

-- Location: LCCOMB_X92_Y29_N26
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!\Add0~0_combout\ & (!\Add0~6_combout\ & (!\Add0~4_combout\ & !\Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \Add0~6_combout\,
	datac => \Add0~4_combout\,
	datad => \Add0~2_combout\,
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X92_Y29_N16
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!\Add0~12_combout\ & (!\Add0~10_combout\ & (!\Add0~14_combout\ & !\Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~12_combout\,
	datab => \Add0~10_combout\,
	datac => \Add0~14_combout\,
	datad => \Add0~8_combout\,
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X90_Y29_N12
\Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!\Add0~30_combout\ & (!\Add0~26_combout\ & (!\Add0~24_combout\ & !\Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~30_combout\,
	datab => \Add0~26_combout\,
	datac => \Add0~24_combout\,
	datad => \Add0~28_combout\,
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X92_Y29_N18
\Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!\Add0~18_combout\ & (!\Add0~22_combout\ & (!\Add0~16_combout\ & !\Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~18_combout\,
	datab => \Add0~22_combout\,
	datac => \Add0~16_combout\,
	datad => \Add0~20_combout\,
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X92_Y29_N8
\Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~0_combout\ & (\Equal0~1_combout\ & (\Equal0~3_combout\ & \Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \Equal0~1_combout\,
	datac => \Equal0~3_combout\,
	datad => \Equal0~2_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X92_Y28_N26
\Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (\state.Sdelay~q\ & (((!\Equal0~9_combout\) # (!\Equal0~4_combout\)))) # (!\state.Sdelay~q\ & (\Selector5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector5~0_combout\,
	datab => \Equal0~4_combout\,
	datac => \state.Sdelay~q\,
	datad => \Equal0~9_combout\,
	combout => \Selector2~0_combout\);

-- Location: FF_X92_Y28_N27
\state.Sdelay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector2~0_combout\,
	clrn => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.Sdelay~q\);

-- Location: FF_X103_Y28_N25
\state.s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector4~2_combout\,
	clrn => \NumDelayCycles[31]~0_combout\,
	sclr => \state.Sdelay~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.s1~q\);

-- Location: LCCOMB_X103_Y28_N28
\Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = (\state.s1~q\ & \Unit1|replaceStatusOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.s1~q\,
	datac => \Unit1|replaceStatusOut~q\,
	combout => \Selector5~0_combout\);

-- Location: LCCOMB_X103_Y28_N12
\Selector1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~6_combout\ = (\Selector5~0_combout\) # (((!\Mwe~input_o\ & !\Mre~input_o\)) # (!\Selector7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector5~0_combout\,
	datab => \Selector7~0_combout\,
	datac => \Mwe~input_o\,
	datad => \Mre~input_o\,
	combout => \Selector1~6_combout\);

-- Location: FF_X103_Y28_N13
\state.sReset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector1~6_combout\,
	clrn => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.sReset~q\);

-- Location: LCCOMB_X111_Y28_N12
\Unit1|state~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~50_combout\ = (\controller_en~q\ & \Unit1|state.s0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller_en~q\,
	datac => \Unit1|state.s0~q\,
	combout => \Unit1|state~50_combout\);

-- Location: CLKCTRL_G1
\reset~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: FF_X111_Y28_N13
\Unit1|state.s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~50_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s1~q\);

-- Location: LCCOMB_X110_Y28_N26
\Unit1|state~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~55_combout\ = (!\Unit1|state.s1~q\ & (\Unit1|state.s1b~q\ & (\Mre~input_o\ $ (!\Mwe~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mre~input_o\,
	datab => \Mwe~input_o\,
	datac => \Unit1|state.s1~q\,
	datad => \Unit1|state.s1b~q\,
	combout => \Unit1|state~55_combout\);

-- Location: IOIBUF_X115_Y40_N8
\address[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(9),
	o => \address[9]~input_o\);

-- Location: LCCOMB_X105_Y28_N18
\replaceStatusIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \replaceStatusIn~0_combout\ = (\replaceStatusIn~q\) # ((\cache_en~input_o\ & (\state.s2~q\ & !\reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cache_en~input_o\,
	datab => \state.s2~q\,
	datac => \reset~input_o\,
	datad => \replaceStatusIn~q\,
	combout => \replaceStatusIn~0_combout\);

-- Location: LCCOMB_X105_Y28_N24
\replaceStatusIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \replaceStatusIn~feeder_combout\ = \replaceStatusIn~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \replaceStatusIn~0_combout\,
	combout => \replaceStatusIn~feeder_combout\);

-- Location: FF_X105_Y28_N25
replaceStatusIn : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \replaceStatusIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \replaceStatusIn~q\);

-- Location: LCCOMB_X111_Y28_N8
\Unit1|state~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~48_combout\ = (!\Unit1|unit1|hit~reg0_q\ & (\controller_en~q\ & \Unit1|state.s1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|hit~reg0_q\,
	datab => \controller_en~q\,
	datad => \Unit1|state.s1~q\,
	combout => \Unit1|state~48_combout\);

-- Location: FF_X111_Y28_N9
\Unit1|state.s1c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~48_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s1c~q\);

-- Location: LCCOMB_X112_Y28_N24
\Unit1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector13~0_combout\ = (\Unit1|state.s1c~q\) # ((!\replaceStatusIn~q\ & \Unit1|state.s4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \replaceStatusIn~q\,
	datac => \Unit1|state.s4~q\,
	datad => \Unit1|state.s1c~q\,
	combout => \Unit1|Selector13~0_combout\);

-- Location: FF_X112_Y28_N25
\Unit1|state.s4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector13~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \ALT_INV_controller_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s4~q\);

-- Location: LCCOMB_X112_Y28_N22
\Unit1|state~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~52_combout\ = (\controller_en~q\ & (\replaceStatusIn~q\ & \Unit1|state.s4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_en~q\,
	datac => \replaceStatusIn~q\,
	datad => \Unit1|state.s4~q\,
	combout => \Unit1|state~52_combout\);

-- Location: FF_X112_Y28_N23
\Unit1|state.s5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~52_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s5~q\);

-- Location: LCCOMB_X110_Y28_N4
\Unit1|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector23~0_combout\ = (\Unit1|state.s0~q\) # ((\Unit1|read_tag~q\ & !\Unit1|state.s5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|state.s0~q\,
	datac => \Unit1|read_tag~q\,
	datad => \Unit1|state.s5~q\,
	combout => \Unit1|Selector23~0_combout\);

-- Location: LCCOMB_X110_Y28_N18
\Unit1|state_d[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state_d[0]~0_combout\ = (\controller_en~q\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller_en~q\,
	datad => \reset~input_o\,
	combout => \Unit1|state_d[0]~0_combout\);

-- Location: FF_X110_Y28_N5
\Unit1|read_tag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector23~0_combout\,
	ena => \Unit1|state_d[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|read_tag~q\);

-- Location: LCCOMB_X111_Y28_N4
\Unit1|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector24~0_combout\ = (\Unit1|state.s5~q\) # ((!\Unit1|state.s0~q\ & \Unit1|write_tag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.s0~q\,
	datac => \Unit1|write_tag~q\,
	datad => \Unit1|state.s5~q\,
	combout => \Unit1|Selector24~0_combout\);

-- Location: FF_X111_Y28_N5
\Unit1|write_tag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector24~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \controller_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|write_tag~q\);

-- Location: LCCOMB_X111_Y32_N10
\Unit1|unit1|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~0_combout\ = (\address[3]~input_o\ & (!\address[2]~input_o\ & !\address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~0_combout\);

-- Location: LCCOMB_X110_Y31_N28
\Unit1|unit1|memory[2][6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[2][6]~0_combout\ = (!\Unit1|read_tag~q\ & (\Unit1|write_tag~q\ & \Unit1|unit1|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|read_tag~q\,
	datac => \Unit1|write_tag~q\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit1|memory[2][6]~0_combout\);

-- Location: FF_X110_Y31_N17
\Unit1|unit1|memory[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[2][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[2][4]~q\);

-- Location: LCCOMB_X110_Y31_N10
\Unit1|unit1|memory[3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[3][6]~3_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (!\Unit1|read_tag~q\ & \Unit1|write_tag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|read_tag~q\,
	datac => \Unit1|write_tag~q\,
	combout => \Unit1|unit1|memory[3][6]~3_combout\);

-- Location: FF_X110_Y31_N7
\Unit1|unit1|memory[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[3][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[3][4]~q\);

-- Location: LCCOMB_X111_Y32_N30
\Unit1|unit1|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~2_combout\ = (!\address[3]~input_o\ & (!\address[2]~input_o\ & !\address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~2_combout\);

-- Location: LCCOMB_X111_Y31_N28
\Unit1|unit1|memory[0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[0][6]~2_combout\ = (!\Unit1|read_tag~q\ & (\Unit1|unit1|Decoder0~2_combout\ & \Unit1|write_tag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|read_tag~q\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|write_tag~q\,
	combout => \Unit1|unit1|memory[0][6]~2_combout\);

-- Location: FF_X111_Y31_N19
\Unit1|unit1|memory[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[0][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[0][4]~q\);

-- Location: LCCOMB_X111_Y32_N12
\Unit1|unit1|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~1_combout\ = (!\address[3]~input_o\ & (\address[2]~input_o\ & !\address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~1_combout\);

-- Location: LCCOMB_X111_Y31_N4
\Unit1|unit1|memory[1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[1][6]~1_combout\ = (!\Unit1|read_tag~q\ & (\Unit1|unit1|Decoder0~1_combout\ & \Unit1|write_tag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|read_tag~q\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|write_tag~q\,
	combout => \Unit1|unit1|memory[1][6]~1_combout\);

-- Location: FF_X111_Y31_N25
\Unit1|unit1|memory[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[1][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[1][4]~q\);

-- Location: LCCOMB_X111_Y31_N18
\Unit1|unit1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux2~0_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit1|memory[1][4]~q\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit1|memory[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[0][4]~q\,
	datad => \Unit1|unit1|memory[1][4]~q\,
	combout => \Unit1|unit1|Mux2~0_combout\);

-- Location: LCCOMB_X110_Y31_N6
\Unit1|unit1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux2~1_combout\ = (\address[3]~input_o\ & ((\Unit1|unit1|Mux2~0_combout\ & ((\Unit1|unit1|memory[3][4]~q\))) # (!\Unit1|unit1|Mux2~0_combout\ & (\Unit1|unit1|memory[2][4]~q\)))) # (!\address[3]~input_o\ & (((\Unit1|unit1|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit1|memory[2][4]~q\,
	datac => \Unit1|unit1|memory[3][4]~q\,
	datad => \Unit1|unit1|Mux2~0_combout\,
	combout => \Unit1|unit1|Mux2~1_combout\);

-- Location: LCCOMB_X111_Y32_N22
\Unit1|unit1|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~4_combout\ = (!\address[3]~input_o\ & (\address[2]~input_o\ & \address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~4_combout\);

-- Location: LCCOMB_X111_Y32_N8
\Unit1|unit1|memory[5][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[5][6]~4_combout\ = (!\Unit1|read_tag~q\ & (\Unit1|write_tag~q\ & \Unit1|unit1|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|read_tag~q\,
	datab => \Unit1|write_tag~q\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit1|memory[5][6]~4_combout\);

-- Location: FF_X111_Y32_N29
\Unit1|unit1|memory[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[5][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[5][4]~q\);

-- Location: LCCOMB_X111_Y32_N24
\Unit1|unit1|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~7_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\ & \address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~7_combout\);

-- Location: LCCOMB_X111_Y32_N26
\Unit1|unit1|memory[7][6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[7][6]~7_combout\ = (!\Unit1|read_tag~q\ & (\Unit1|unit1|Decoder0~7_combout\ & \Unit1|write_tag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|read_tag~q\,
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|write_tag~q\,
	combout => \Unit1|unit1|memory[7][6]~7_combout\);

-- Location: FF_X110_Y32_N21
\Unit1|unit1|memory[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[7][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[7][4]~q\);

-- Location: LCCOMB_X111_Y32_N14
\Unit1|unit1|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~6_combout\ = (!\address[3]~input_o\ & (!\address[2]~input_o\ & \address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~6_combout\);

-- Location: LCCOMB_X109_Y32_N6
\Unit1|unit1|memory[4][6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[4][6]~6_combout\ = (!\Unit1|read_tag~q\ & (\Unit1|write_tag~q\ & \Unit1|unit1|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|read_tag~q\,
	datab => \Unit1|write_tag~q\,
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit1|memory[4][6]~6_combout\);

-- Location: FF_X109_Y32_N3
\Unit1|unit1|memory[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[4][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[4][4]~q\);

-- Location: LCCOMB_X109_Y32_N20
\Unit1|unit1|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Decoder0~5_combout\ = (!\address[2]~input_o\ & (\address[3]~input_o\ & \address[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datad => \address[4]~input_o\,
	combout => \Unit1|unit1|Decoder0~5_combout\);

-- Location: LCCOMB_X109_Y32_N4
\Unit1|unit1|memory[6][6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[6][6]~5_combout\ = (!\Unit1|read_tag~q\ & (\Unit1|write_tag~q\ & \Unit1|unit1|Decoder0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|read_tag~q\,
	datab => \Unit1|write_tag~q\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit1|memory[6][6]~5_combout\);

-- Location: FF_X109_Y32_N9
\Unit1|unit1|memory[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[6][4]~q\);

-- Location: LCCOMB_X109_Y32_N2
\Unit1|unit1|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux2~2_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit1|memory[6][4]~q\))) # (!\address[3]~input_o\ & (\Unit1|unit1|memory[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[4][4]~q\,
	datad => \Unit1|unit1|memory[6][4]~q\,
	combout => \Unit1|unit1|Mux2~2_combout\);

-- Location: LCCOMB_X110_Y32_N20
\Unit1|unit1|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux2~3_combout\ = (\address[2]~input_o\ & ((\Unit1|unit1|Mux2~2_combout\ & ((\Unit1|unit1|memory[7][4]~q\))) # (!\Unit1|unit1|Mux2~2_combout\ & (\Unit1|unit1|memory[5][4]~q\)))) # (!\address[2]~input_o\ & (((\Unit1|unit1|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit1|memory[5][4]~q\,
	datac => \Unit1|unit1|memory[7][4]~q\,
	datad => \Unit1|unit1|Mux2~2_combout\,
	combout => \Unit1|unit1|Mux2~3_combout\);

-- Location: LCCOMB_X110_Y32_N22
\Unit1|unit1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~5_combout\ = \address[9]~input_o\ $ (((\address[4]~input_o\ & ((\Unit1|unit1|Mux2~3_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit1|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Mux2~1_combout\,
	datab => \address[9]~input_o\,
	datac => \address[4]~input_o\,
	datad => \Unit1|unit1|Mux2~3_combout\,
	combout => \Unit1|unit1|Equal0~5_combout\);

-- Location: IOIBUF_X115_Y32_N1
\address[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(10),
	o => \address[10]~input_o\);

-- Location: LCCOMB_X110_Y31_N4
\Unit1|unit1|memory[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[2][5]~feeder_combout\ = \address[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \address[10]~input_o\,
	combout => \Unit1|unit1|memory[2][5]~feeder_combout\);

-- Location: FF_X110_Y31_N5
\Unit1|unit1|memory[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|memory[2][5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \Unit1|unit1|memory[2][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[2][5]~q\);

-- Location: FF_X110_Y31_N19
\Unit1|unit1|memory[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[3][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[3][5]~q\);

-- Location: FF_X111_Y31_N23
\Unit1|unit1|memory[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[0][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[0][5]~q\);

-- Location: FF_X111_Y31_N13
\Unit1|unit1|memory[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[1][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[1][5]~q\);

-- Location: LCCOMB_X111_Y31_N22
\Unit1|unit1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux1~0_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit1|memory[1][5]~q\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit1|memory[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[0][5]~q\,
	datad => \Unit1|unit1|memory[1][5]~q\,
	combout => \Unit1|unit1|Mux1~0_combout\);

-- Location: LCCOMB_X110_Y31_N18
\Unit1|unit1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux1~1_combout\ = (\address[3]~input_o\ & ((\Unit1|unit1|Mux1~0_combout\ & ((\Unit1|unit1|memory[3][5]~q\))) # (!\Unit1|unit1|Mux1~0_combout\ & (\Unit1|unit1|memory[2][5]~q\)))) # (!\address[3]~input_o\ & (((\Unit1|unit1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit1|memory[2][5]~q\,
	datac => \Unit1|unit1|memory[3][5]~q\,
	datad => \Unit1|unit1|Mux1~0_combout\,
	combout => \Unit1|unit1|Mux1~1_combout\);

-- Location: FF_X109_Y32_N15
\Unit1|unit1|memory[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[4][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[4][5]~q\);

-- Location: FF_X109_Y32_N1
\Unit1|unit1|memory[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[6][5]~q\);

-- Location: LCCOMB_X109_Y32_N14
\Unit1|unit1|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux1~2_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit1|memory[6][5]~q\))) # (!\address[3]~input_o\ & (\Unit1|unit1|memory[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[4][5]~q\,
	datad => \Unit1|unit1|memory[6][5]~q\,
	combout => \Unit1|unit1|Mux1~2_combout\);

-- Location: FF_X110_Y32_N17
\Unit1|unit1|memory[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[7][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[7][5]~q\);

-- Location: FF_X111_Y32_N3
\Unit1|unit1|memory[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[5][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[5][5]~q\);

-- Location: LCCOMB_X110_Y32_N16
\Unit1|unit1|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux1~3_combout\ = (\address[2]~input_o\ & ((\Unit1|unit1|Mux1~2_combout\ & (\Unit1|unit1|memory[7][5]~q\)) # (!\Unit1|unit1|Mux1~2_combout\ & ((\Unit1|unit1|memory[5][5]~q\))))) # (!\address[2]~input_o\ & (\Unit1|unit1|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit1|Mux1~2_combout\,
	datac => \Unit1|unit1|memory[7][5]~q\,
	datad => \Unit1|unit1|memory[5][5]~q\,
	combout => \Unit1|unit1|Mux1~3_combout\);

-- Location: LCCOMB_X110_Y32_N14
\Unit1|unit1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~6_combout\ = \address[10]~input_o\ $ (((\address[4]~input_o\ & ((\Unit1|unit1|Mux1~3_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit1|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \Unit1|unit1|Mux1~1_combout\,
	datac => \address[10]~input_o\,
	datad => \Unit1|unit1|Mux1~3_combout\,
	combout => \Unit1|unit1|Equal0~6_combout\);

-- Location: IOIBUF_X115_Y32_N8
\address[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(6),
	o => \address[6]~input_o\);

-- Location: LCCOMB_X111_Y32_N18
\Unit1|unit1|memory[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[5][1]~feeder_combout\ = \address[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \address[6]~input_o\,
	combout => \Unit1|unit1|memory[5][1]~feeder_combout\);

-- Location: FF_X111_Y32_N19
\Unit1|unit1|memory[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|memory[5][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \Unit1|unit1|memory[5][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[5][1]~q\);

-- Location: FF_X110_Y32_N7
\Unit1|unit1|memory[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[7][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[7][1]~q\);

-- Location: FF_X109_Y32_N11
\Unit1|unit1|memory[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[4][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[4][1]~q\);

-- Location: FF_X109_Y32_N13
\Unit1|unit1|memory[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[6][1]~q\);

-- Location: LCCOMB_X109_Y32_N10
\Unit1|unit1|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux5~2_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit1|memory[6][1]~q\))) # (!\address[3]~input_o\ & (\Unit1|unit1|memory[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[4][1]~q\,
	datad => \Unit1|unit1|memory[6][1]~q\,
	combout => \Unit1|unit1|Mux5~2_combout\);

-- Location: LCCOMB_X110_Y32_N6
\Unit1|unit1|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux5~3_combout\ = (\address[2]~input_o\ & ((\Unit1|unit1|Mux5~2_combout\ & ((\Unit1|unit1|memory[7][1]~q\))) # (!\Unit1|unit1|Mux5~2_combout\ & (\Unit1|unit1|memory[5][1]~q\)))) # (!\address[2]~input_o\ & (((\Unit1|unit1|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit1|memory[5][1]~q\,
	datac => \Unit1|unit1|memory[7][1]~q\,
	datad => \Unit1|unit1|Mux5~2_combout\,
	combout => \Unit1|unit1|Mux5~3_combout\);

-- Location: FF_X110_Y31_N13
\Unit1|unit1|memory[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[2][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[2][1]~q\);

-- Location: FF_X110_Y31_N3
\Unit1|unit1|memory[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[3][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[3][1]~q\);

-- Location: FF_X111_Y31_N3
\Unit1|unit1|memory[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[0][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[0][1]~q\);

-- Location: FF_X111_Y31_N29
\Unit1|unit1|memory[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[1][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[1][1]~q\);

-- Location: LCCOMB_X111_Y31_N2
\Unit1|unit1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux5~0_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit1|memory[1][1]~q\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit1|memory[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[0][1]~q\,
	datad => \Unit1|unit1|memory[1][1]~q\,
	combout => \Unit1|unit1|Mux5~0_combout\);

-- Location: LCCOMB_X110_Y31_N2
\Unit1|unit1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux5~1_combout\ = (\address[3]~input_o\ & ((\Unit1|unit1|Mux5~0_combout\ & ((\Unit1|unit1|memory[3][1]~q\))) # (!\Unit1|unit1|Mux5~0_combout\ & (\Unit1|unit1|memory[2][1]~q\)))) # (!\address[3]~input_o\ & (((\Unit1|unit1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|memory[2][1]~q\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[3][1]~q\,
	datad => \Unit1|unit1|Mux5~0_combout\,
	combout => \Unit1|unit1|Mux5~1_combout\);

-- Location: LCCOMB_X110_Y32_N12
\Unit1|unit1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~1_combout\ = \address[6]~input_o\ $ (((\address[4]~input_o\ & (\Unit1|unit1|Mux5~3_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit1|Mux5~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Mux5~3_combout\,
	datab => \Unit1|unit1|Mux5~1_combout\,
	datac => \address[4]~input_o\,
	datad => \address[6]~input_o\,
	combout => \Unit1|unit1|Equal0~1_combout\);

-- Location: IOIBUF_X115_Y35_N22
\address[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(8),
	o => \address[8]~input_o\);

-- Location: FF_X111_Y31_N15
\Unit1|unit1|memory[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[8]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[0][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[0][3]~q\);

-- Location: FF_X111_Y31_N17
\Unit1|unit1|memory[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[8]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[1][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[1][3]~q\);

-- Location: LCCOMB_X111_Y31_N14
\Unit1|unit1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux3~0_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit1|memory[1][3]~q\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit1|memory[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[0][3]~q\,
	datad => \Unit1|unit1|memory[1][3]~q\,
	combout => \Unit1|unit1|Mux3~0_combout\);

-- Location: FF_X110_Y31_N27
\Unit1|unit1|memory[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[8]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[3][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[3][3]~q\);

-- Location: LCCOMB_X110_Y31_N0
\Unit1|unit1|memory[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[2][3]~feeder_combout\ = \address[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \address[8]~input_o\,
	combout => \Unit1|unit1|memory[2][3]~feeder_combout\);

-- Location: FF_X110_Y31_N1
\Unit1|unit1|memory[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|memory[2][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \Unit1|unit1|memory[2][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[2][3]~q\);

-- Location: LCCOMB_X110_Y31_N26
\Unit1|unit1|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux3~1_combout\ = (\address[3]~input_o\ & ((\Unit1|unit1|Mux3~0_combout\ & (\Unit1|unit1|memory[3][3]~q\)) # (!\Unit1|unit1|Mux3~0_combout\ & ((\Unit1|unit1|memory[2][3]~q\))))) # (!\address[3]~input_o\ & (\Unit1|unit1|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit1|Mux3~0_combout\,
	datac => \Unit1|unit1|memory[3][3]~q\,
	datad => \Unit1|unit1|memory[2][3]~q\,
	combout => \Unit1|unit1|Mux3~1_combout\);

-- Location: FF_X109_Y32_N19
\Unit1|unit1|memory[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[8]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[4][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[4][3]~q\);

-- Location: FF_X109_Y32_N17
\Unit1|unit1|memory[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[8]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[6][3]~q\);

-- Location: LCCOMB_X109_Y32_N18
\Unit1|unit1|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux3~2_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit1|memory[6][3]~q\))) # (!\address[3]~input_o\ & (\Unit1|unit1|memory[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[4][3]~q\,
	datad => \Unit1|unit1|memory[6][3]~q\,
	combout => \Unit1|unit1|Mux3~2_combout\);

-- Location: FF_X110_Y32_N11
\Unit1|unit1|memory[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[8]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[7][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[7][3]~q\);

-- Location: LCCOMB_X111_Y32_N6
\Unit1|unit1|memory[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[5][3]~feeder_combout\ = \address[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \address[8]~input_o\,
	combout => \Unit1|unit1|memory[5][3]~feeder_combout\);

-- Location: FF_X111_Y32_N7
\Unit1|unit1|memory[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|memory[5][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \Unit1|unit1|memory[5][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[5][3]~q\);

-- Location: LCCOMB_X110_Y32_N10
\Unit1|unit1|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux3~3_combout\ = (\address[2]~input_o\ & ((\Unit1|unit1|Mux3~2_combout\ & (\Unit1|unit1|memory[7][3]~q\)) # (!\Unit1|unit1|Mux3~2_combout\ & ((\Unit1|unit1|memory[5][3]~q\))))) # (!\address[2]~input_o\ & (\Unit1|unit1|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit1|Mux3~2_combout\,
	datac => \Unit1|unit1|memory[7][3]~q\,
	datad => \Unit1|unit1|memory[5][3]~q\,
	combout => \Unit1|unit1|Mux3~3_combout\);

-- Location: LCCOMB_X110_Y32_N8
\Unit1|unit1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~3_combout\ = \address[8]~input_o\ $ (((\address[4]~input_o\ & ((\Unit1|unit1|Mux3~3_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit1|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \Unit1|unit1|Mux3~1_combout\,
	datac => \address[8]~input_o\,
	datad => \Unit1|unit1|Mux3~3_combout\,
	combout => \Unit1|unit1|Equal0~3_combout\);

-- Location: IOIBUF_X115_Y36_N1
\address[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(7),
	o => \address[7]~input_o\);

-- Location: FF_X111_Y31_N11
\Unit1|unit1|memory[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[0][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[0][2]~q\);

-- Location: FF_X111_Y31_N21
\Unit1|unit1|memory[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[1][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[1][2]~q\);

-- Location: LCCOMB_X111_Y31_N10
\Unit1|unit1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux4~0_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit1|memory[1][2]~q\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit1|memory[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[0][2]~q\,
	datad => \Unit1|unit1|memory[1][2]~q\,
	combout => \Unit1|unit1|Mux4~0_combout\);

-- Location: FF_X110_Y31_N31
\Unit1|unit1|memory[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[3][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[3][2]~q\);

-- Location: LCCOMB_X110_Y31_N20
\Unit1|unit1|memory[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[2][2]~feeder_combout\ = \address[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \address[7]~input_o\,
	combout => \Unit1|unit1|memory[2][2]~feeder_combout\);

-- Location: FF_X110_Y31_N21
\Unit1|unit1|memory[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|memory[2][2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \Unit1|unit1|memory[2][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[2][2]~q\);

-- Location: LCCOMB_X110_Y31_N30
\Unit1|unit1|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux4~1_combout\ = (\address[3]~input_o\ & ((\Unit1|unit1|Mux4~0_combout\ & (\Unit1|unit1|memory[3][2]~q\)) # (!\Unit1|unit1|Mux4~0_combout\ & ((\Unit1|unit1|memory[2][2]~q\))))) # (!\address[3]~input_o\ & (\Unit1|unit1|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit1|Mux4~0_combout\,
	datac => \Unit1|unit1|memory[3][2]~q\,
	datad => \Unit1|unit1|memory[2][2]~q\,
	combout => \Unit1|unit1|Mux4~1_combout\);

-- Location: FF_X109_Y32_N31
\Unit1|unit1|memory[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[4][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[4][2]~q\);

-- Location: FF_X109_Y32_N29
\Unit1|unit1|memory[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[6][2]~q\);

-- Location: LCCOMB_X109_Y32_N30
\Unit1|unit1|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux4~2_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit1|memory[6][2]~q\))) # (!\address[3]~input_o\ & (\Unit1|unit1|memory[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[4][2]~q\,
	datad => \Unit1|unit1|memory[6][2]~q\,
	combout => \Unit1|unit1|Mux4~2_combout\);

-- Location: FF_X110_Y32_N3
\Unit1|unit1|memory[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[7][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[7][2]~q\);

-- Location: FF_X111_Y32_N5
\Unit1|unit1|memory[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[5][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[5][2]~q\);

-- Location: LCCOMB_X110_Y32_N2
\Unit1|unit1|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux4~3_combout\ = (\address[2]~input_o\ & ((\Unit1|unit1|Mux4~2_combout\ & (\Unit1|unit1|memory[7][2]~q\)) # (!\Unit1|unit1|Mux4~2_combout\ & ((\Unit1|unit1|memory[5][2]~q\))))) # (!\address[2]~input_o\ & (\Unit1|unit1|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit1|Mux4~2_combout\,
	datac => \Unit1|unit1|memory[7][2]~q\,
	datad => \Unit1|unit1|memory[5][2]~q\,
	combout => \Unit1|unit1|Mux4~3_combout\);

-- Location: LCCOMB_X110_Y32_N4
\Unit1|unit1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~2_combout\ = \address[7]~input_o\ $ (((\address[4]~input_o\ & ((\Unit1|unit1|Mux4~3_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit1|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Mux4~1_combout\,
	datab => \address[7]~input_o\,
	datac => \address[4]~input_o\,
	datad => \Unit1|unit1|Mux4~3_combout\,
	combout => \Unit1|unit1|Equal0~2_combout\);

-- Location: IOIBUF_X115_Y36_N15
\address[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(5),
	o => \address[5]~input_o\);

-- Location: FF_X109_Y32_N23
\Unit1|unit1|memory[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[5]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[4][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[4][0]~q\);

-- Location: FF_X109_Y32_N21
\Unit1|unit1|memory[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[5]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[6][0]~q\);

-- Location: LCCOMB_X109_Y32_N22
\Unit1|unit1|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux6~2_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit1|memory[6][0]~q\))) # (!\address[3]~input_o\ & (\Unit1|unit1|memory[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[4][0]~q\,
	datad => \Unit1|unit1|memory[6][0]~q\,
	combout => \Unit1|unit1|Mux6~2_combout\);

-- Location: FF_X110_Y32_N27
\Unit1|unit1|memory[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[5]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[7][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[7][0]~q\);

-- Location: FF_X111_Y32_N17
\Unit1|unit1|memory[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[5]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[5][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[5][0]~q\);

-- Location: LCCOMB_X110_Y32_N26
\Unit1|unit1|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux6~3_combout\ = (\address[2]~input_o\ & ((\Unit1|unit1|Mux6~2_combout\ & (\Unit1|unit1|memory[7][0]~q\)) # (!\Unit1|unit1|Mux6~2_combout\ & ((\Unit1|unit1|memory[5][0]~q\))))) # (!\address[2]~input_o\ & (\Unit1|unit1|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit1|Mux6~2_combout\,
	datac => \Unit1|unit1|memory[7][0]~q\,
	datad => \Unit1|unit1|memory[5][0]~q\,
	combout => \Unit1|unit1|Mux6~3_combout\);

-- Location: LCCOMB_X110_Y31_N8
\Unit1|unit1|memory[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[2][0]~feeder_combout\ = \address[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \address[5]~input_o\,
	combout => \Unit1|unit1|memory[2][0]~feeder_combout\);

-- Location: FF_X110_Y31_N9
\Unit1|unit1|memory[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|memory[2][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \Unit1|unit1|memory[2][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[2][0]~q\);

-- Location: FF_X110_Y31_N15
\Unit1|unit1|memory[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[5]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[3][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[3][0]~q\);

-- Location: FF_X111_Y31_N27
\Unit1|unit1|memory[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[5]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[0][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[0][0]~q\);

-- Location: FF_X111_Y31_N1
\Unit1|unit1|memory[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[5]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[1][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[1][0]~q\);

-- Location: LCCOMB_X111_Y31_N26
\Unit1|unit1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux6~0_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit1|memory[1][0]~q\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit1|memory[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[0][0]~q\,
	datad => \Unit1|unit1|memory[1][0]~q\,
	combout => \Unit1|unit1|Mux6~0_combout\);

-- Location: LCCOMB_X110_Y31_N14
\Unit1|unit1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux6~1_combout\ = (\address[3]~input_o\ & ((\Unit1|unit1|Mux6~0_combout\ & ((\Unit1|unit1|memory[3][0]~q\))) # (!\Unit1|unit1|Mux6~0_combout\ & (\Unit1|unit1|memory[2][0]~q\)))) # (!\address[3]~input_o\ & (((\Unit1|unit1|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit1|memory[2][0]~q\,
	datac => \Unit1|unit1|memory[3][0]~q\,
	datad => \Unit1|unit1|Mux6~0_combout\,
	combout => \Unit1|unit1|Mux6~1_combout\);

-- Location: LCCOMB_X110_Y32_N24
\Unit1|unit1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~0_combout\ = \address[5]~input_o\ $ (((\address[4]~input_o\ & (\Unit1|unit1|Mux6~3_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit1|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Mux6~3_combout\,
	datab => \address[5]~input_o\,
	datac => \address[4]~input_o\,
	datad => \Unit1|unit1|Mux6~1_combout\,
	combout => \Unit1|unit1|Equal0~0_combout\);

-- Location: LCCOMB_X110_Y32_N30
\Unit1|unit1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~4_combout\ = (!\Unit1|unit1|Equal0~1_combout\ & (!\Unit1|unit1|Equal0~3_combout\ & (!\Unit1|unit1|Equal0~2_combout\ & !\Unit1|unit1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Equal0~1_combout\,
	datab => \Unit1|unit1|Equal0~3_combout\,
	datac => \Unit1|unit1|Equal0~2_combout\,
	datad => \Unit1|unit1|Equal0~0_combout\,
	combout => \Unit1|unit1|Equal0~4_combout\);

-- Location: IOIBUF_X115_Y40_N1
\address[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(11),
	o => \address[11]~input_o\);

-- Location: FF_X109_Y32_N27
\Unit1|unit1|memory[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[11]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[4][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[4][6]~q\);

-- Location: FF_X109_Y32_N25
\Unit1|unit1|memory[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[11]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[6][6]~q\);

-- Location: LCCOMB_X109_Y32_N26
\Unit1|unit1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux0~2_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit1|memory[6][6]~q\))) # (!\address[3]~input_o\ & (\Unit1|unit1|memory[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[4][6]~q\,
	datad => \Unit1|unit1|memory[6][6]~q\,
	combout => \Unit1|unit1|Mux0~2_combout\);

-- Location: FF_X110_Y32_N29
\Unit1|unit1|memory[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[11]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[7][6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[7][6]~q\);

-- Location: LCCOMB_X111_Y32_N20
\Unit1|unit1|memory[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|memory[5][6]~feeder_combout\ = \address[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \address[11]~input_o\,
	combout => \Unit1|unit1|memory[5][6]~feeder_combout\);

-- Location: FF_X111_Y32_N21
\Unit1|unit1|memory[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|memory[5][6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \Unit1|unit1|memory[5][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[5][6]~q\);

-- Location: LCCOMB_X110_Y32_N28
\Unit1|unit1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux0~3_combout\ = (\address[2]~input_o\ & ((\Unit1|unit1|Mux0~2_combout\ & (\Unit1|unit1|memory[7][6]~q\)) # (!\Unit1|unit1|Mux0~2_combout\ & ((\Unit1|unit1|memory[5][6]~q\))))) # (!\address[2]~input_o\ & (\Unit1|unit1|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit1|Mux0~2_combout\,
	datac => \Unit1|unit1|memory[7][6]~q\,
	datad => \Unit1|unit1|memory[5][6]~q\,
	combout => \Unit1|unit1|Mux0~3_combout\);

-- Location: FF_X110_Y31_N25
\Unit1|unit1|memory[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[11]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[2][6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[2][6]~q\);

-- Location: FF_X110_Y31_N23
\Unit1|unit1|memory[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[11]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[3][6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[3][6]~q\);

-- Location: FF_X111_Y31_N7
\Unit1|unit1|memory[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[11]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[0][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[0][6]~q\);

-- Location: FF_X111_Y31_N9
\Unit1|unit1|memory[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \address[11]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit1|memory[1][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|memory[1][6]~q\);

-- Location: LCCOMB_X111_Y31_N6
\Unit1|unit1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux0~0_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit1|memory[1][6]~q\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit1|memory[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit1|memory[0][6]~q\,
	datad => \Unit1|unit1|memory[1][6]~q\,
	combout => \Unit1|unit1|Mux0~0_combout\);

-- Location: LCCOMB_X110_Y31_N22
\Unit1|unit1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Mux0~1_combout\ = (\address[3]~input_o\ & ((\Unit1|unit1|Mux0~0_combout\ & ((\Unit1|unit1|memory[3][6]~q\))) # (!\Unit1|unit1|Mux0~0_combout\ & (\Unit1|unit1|memory[2][6]~q\)))) # (!\address[3]~input_o\ & (((\Unit1|unit1|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit1|memory[2][6]~q\,
	datac => \Unit1|unit1|memory[3][6]~q\,
	datad => \Unit1|unit1|Mux0~0_combout\,
	combout => \Unit1|unit1|Mux0~1_combout\);

-- Location: LCCOMB_X110_Y32_N18
\Unit1|unit1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~7_combout\ = \address[11]~input_o\ $ (((\address[4]~input_o\ & (\Unit1|unit1|Mux0~3_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit1|Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \Unit1|unit1|Mux0~3_combout\,
	datac => \address[11]~input_o\,
	datad => \Unit1|unit1|Mux0~1_combout\,
	combout => \Unit1|unit1|Equal0~7_combout\);

-- Location: LCCOMB_X110_Y32_N0
\Unit1|unit1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit1|Equal0~8_combout\ = (!\Unit1|unit1|Equal0~5_combout\ & (!\Unit1|unit1|Equal0~6_combout\ & (\Unit1|unit1|Equal0~4_combout\ & !\Unit1|unit1|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Equal0~5_combout\,
	datab => \Unit1|unit1|Equal0~6_combout\,
	datac => \Unit1|unit1|Equal0~4_combout\,
	datad => \Unit1|unit1|Equal0~7_combout\,
	combout => \Unit1|unit1|Equal0~8_combout\);

-- Location: FF_X110_Y32_N1
\Unit1|unit1|hit~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit1|hit~reg0_q\);

-- Location: LCCOMB_X110_Y28_N28
\Unit1|state~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~56_combout\ = (\Unit1|state~55_combout\) # ((\Unit1|unit1|hit~reg0_q\ & \Unit1|state.s1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state~55_combout\,
	datab => \Unit1|unit1|hit~reg0_q\,
	datac => \Unit1|state.s1~q\,
	combout => \Unit1|state~56_combout\);

-- Location: FF_X110_Y28_N29
\Unit1|state.s1b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~56_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \ALT_INV_controller_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s1b~q\);

-- Location: LCCOMB_X110_Y28_N24
\Unit1|state~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~57_combout\ = (\controller_en~q\ & \Unit1|state.s5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller_en~q\,
	datad => \Unit1|state.s5~q\,
	combout => \Unit1|state~57_combout\);

-- Location: FF_X110_Y28_N25
\Unit1|state.s6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~57_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s6~q\);

-- Location: LCCOMB_X112_Y28_N0
\Unit1|state~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~53_combout\ = (\Unit1|state.s6~q\ & \controller_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|state.s6~q\,
	datac => \controller_en~q\,
	combout => \Unit1|state~53_combout\);

-- Location: FF_X112_Y28_N1
\Unit1|state.s6b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~53_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s6b~q\);

-- Location: LCCOMB_X112_Y28_N6
\Unit1|state~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~54_combout\ = (\Unit1|state.s6b~q\ & \controller_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|state.s6b~q\,
	datac => \controller_en~q\,
	combout => \Unit1|state~54_combout\);

-- Location: FF_X112_Y28_N7
\Unit1|state.s7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~54_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s7~q\);

-- Location: LCCOMB_X111_Y28_N0
\Unit1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector18~0_combout\ = (\Unit1|state.s7~q\) # ((\Unit1|state.s8~q\ & (\Mwe~input_o\ $ (!\Mre~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mwe~input_o\,
	datab => \Mre~input_o\,
	datac => \Unit1|state.s8~q\,
	datad => \Unit1|state.s7~q\,
	combout => \Unit1|Selector18~0_combout\);

-- Location: FF_X111_Y28_N1
\Unit1|state.s8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector18~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \ALT_INV_controller_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s8~q\);

-- Location: LCCOMB_X111_Y28_N2
\Unit1|state~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~58_combout\ = (\controller_en~q\ & ((\Unit1|state.s1b~q\) # (\Unit1|state.s8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller_en~q\,
	datac => \Unit1|state.s1b~q\,
	datad => \Unit1|state.s8~q\,
	combout => \Unit1|state~58_combout\);

-- Location: LCCOMB_X111_Y28_N28
\Unit1|state~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~61_combout\ = (\Unit1|state~58_combout\ & ((\Mwe~input_o\ & ((\Unit1|state.s3~q\) # (!\Mre~input_o\))) # (!\Mwe~input_o\ & (!\Mre~input_o\ & \Unit1|state.s3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mwe~input_o\,
	datab => \Mre~input_o\,
	datac => \Unit1|state.s3~q\,
	datad => \Unit1|state~58_combout\,
	combout => \Unit1|state~61_combout\);

-- Location: FF_X111_Y28_N29
\Unit1|state.s3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~61_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s3~q\);

-- Location: LCCOMB_X111_Y28_N18
\Unit1|state~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~59_combout\ = (\Unit1|state~58_combout\ & ((\Mwe~input_o\ & (\Mre~input_o\ & \Unit1|state.s2~q\)) # (!\Mwe~input_o\ & ((\Mre~input_o\) # (\Unit1|state.s2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mwe~input_o\,
	datab => \Mre~input_o\,
	datac => \Unit1|state.s2~q\,
	datad => \Unit1|state~58_combout\,
	combout => \Unit1|state~59_combout\);

-- Location: FF_X111_Y28_N19
\Unit1|state.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~59_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s2~q\);

-- Location: LCCOMB_X111_Y28_N22
\Unit1|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector20~0_combout\ = (\Unit1|state.s3~q\) # ((\Unit1|state.s2~q\) # ((\Unit1|Selector22~0_combout\ & \Unit1|done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|Selector22~0_combout\,
	datab => \Unit1|state.s3~q\,
	datac => \Unit1|done~q\,
	datad => \Unit1|state.s2~q\,
	combout => \Unit1|Selector20~0_combout\);

-- Location: FF_X111_Y28_N23
\Unit1|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector20~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \controller_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|done~q\);

-- Location: LCCOMB_X107_Y28_N18
\controller_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller_en~0_combout\ = ((!\Unit1|done~q\ & ((\controller_en~q\) # (!\process_0~0_combout\)))) # (!\state.sReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.sReset~q\,
	datab => \Unit1|done~q\,
	datac => \controller_en~q\,
	datad => \process_0~0_combout\,
	combout => \controller_en~0_combout\);

-- Location: FF_X107_Y28_N19
controller_en : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \controller_en~0_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller_en~q\);

-- Location: LCCOMB_X111_Y28_N14
\Unit1|state~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~49_combout\ = (\controller_en~q\ & (!\Unit1|state.s3~q\ & !\Unit1|state.s2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller_en~q\,
	datab => \Unit1|state.s3~q\,
	datad => \Unit1|state.s2~q\,
	combout => \Unit1|state~49_combout\);

-- Location: FF_X111_Y28_N15
\Unit1|state.sReset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~49_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.sReset~q\);

-- Location: LCCOMB_X111_Y28_N26
\Unit1|state~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|state~51_combout\ = (\controller_en~q\ & !\Unit1|state.sReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller_en~q\,
	datac => \Unit1|state.sReset~q\,
	combout => \Unit1|state~51_combout\);

-- Location: FF_X111_Y28_N27
\Unit1|state.s0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|state~51_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state.s0~q\);

-- Location: LCCOMB_X111_Y28_N30
\Unit1|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector22~0_combout\ = (!\Unit1|state.s0~q\ & \Unit1|state.sReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.s0~q\,
	datac => \Unit1|state.sReset~q\,
	combout => \Unit1|Selector22~0_combout\);

-- Location: LCCOMB_X111_Y28_N20
\Unit1|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector22~1_combout\ = (\Unit1|state.s1c~q\) # ((\Unit1|Selector22~0_combout\ & (\Unit1|replaceStatusOut~q\ & !\Unit1|state.s5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|Selector22~0_combout\,
	datab => \Unit1|state.s1c~q\,
	datac => \Unit1|replaceStatusOut~q\,
	datad => \Unit1|state.s5~q\,
	combout => \Unit1|Selector22~1_combout\);

-- Location: FF_X111_Y28_N21
\Unit1|replaceStatusOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector22~1_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \controller_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|replaceStatusOut~q\);

-- Location: FF_X58_Y1_N5
\Unit2|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|counter[0]~1_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(0));

-- Location: LCCOMB_X59_Y2_N2
\Unit2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~2_combout\ = (\Unit2|counter\(1) & (!\Unit2|Add0~1\)) # (!\Unit2|counter\(1) & ((\Unit2|Add0~1\) # (GND)))
-- \Unit2|Add0~3\ = CARRY((!\Unit2|Add0~1\) # (!\Unit2|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(1),
	datad => VCC,
	cin => \Unit2|Add0~1\,
	combout => \Unit2|Add0~2_combout\,
	cout => \Unit2|Add0~3\);

-- Location: FF_X59_Y2_N3
\Unit2|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~2_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(1));

-- Location: LCCOMB_X59_Y2_N4
\Unit2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~4_combout\ = (\Unit2|counter\(2) & (\Unit2|Add0~3\ $ (GND))) # (!\Unit2|counter\(2) & (!\Unit2|Add0~3\ & VCC))
-- \Unit2|Add0~5\ = CARRY((\Unit2|counter\(2) & !\Unit2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(2),
	datad => VCC,
	cin => \Unit2|Add0~3\,
	combout => \Unit2|Add0~4_combout\,
	cout => \Unit2|Add0~5\);

-- Location: LCCOMB_X58_Y1_N22
\Unit2|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|counter~0_combout\ = (!\Unit2|Equal0~10_combout\ & \Unit2|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal0~10_combout\,
	datad => \Unit2|Add0~4_combout\,
	combout => \Unit2|counter~0_combout\);

-- Location: FF_X58_Y1_N23
\Unit2|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|counter~0_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(2));

-- Location: LCCOMB_X59_Y2_N6
\Unit2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~6_combout\ = (\Unit2|counter\(3) & (!\Unit2|Add0~5\)) # (!\Unit2|counter\(3) & ((\Unit2|Add0~5\) # (GND)))
-- \Unit2|Add0~7\ = CARRY((!\Unit2|Add0~5\) # (!\Unit2|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(3),
	datad => VCC,
	cin => \Unit2|Add0~5\,
	combout => \Unit2|Add0~6_combout\,
	cout => \Unit2|Add0~7\);

-- Location: FF_X59_Y2_N7
\Unit2|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~6_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(3));

-- Location: LCCOMB_X59_Y2_N8
\Unit2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~8_combout\ = (\Unit2|counter\(4) & (\Unit2|Add0~7\ $ (GND))) # (!\Unit2|counter\(4) & (!\Unit2|Add0~7\ & VCC))
-- \Unit2|Add0~9\ = CARRY((\Unit2|counter\(4) & !\Unit2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(4),
	datad => VCC,
	cin => \Unit2|Add0~7\,
	combout => \Unit2|Add0~8_combout\,
	cout => \Unit2|Add0~9\);

-- Location: FF_X59_Y2_N9
\Unit2|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~8_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(4));

-- Location: LCCOMB_X59_Y2_N10
\Unit2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~10_combout\ = (\Unit2|counter\(5) & (!\Unit2|Add0~9\)) # (!\Unit2|counter\(5) & ((\Unit2|Add0~9\) # (GND)))
-- \Unit2|Add0~11\ = CARRY((!\Unit2|Add0~9\) # (!\Unit2|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(5),
	datad => VCC,
	cin => \Unit2|Add0~9\,
	combout => \Unit2|Add0~10_combout\,
	cout => \Unit2|Add0~11\);

-- Location: FF_X59_Y2_N11
\Unit2|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~10_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(5));

-- Location: LCCOMB_X59_Y2_N12
\Unit2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~12_combout\ = (\Unit2|counter\(6) & (\Unit2|Add0~11\ $ (GND))) # (!\Unit2|counter\(6) & (!\Unit2|Add0~11\ & VCC))
-- \Unit2|Add0~13\ = CARRY((\Unit2|counter\(6) & !\Unit2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(6),
	datad => VCC,
	cin => \Unit2|Add0~11\,
	combout => \Unit2|Add0~12_combout\,
	cout => \Unit2|Add0~13\);

-- Location: FF_X59_Y2_N13
\Unit2|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~12_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(6));

-- Location: LCCOMB_X59_Y2_N14
\Unit2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~14_combout\ = (\Unit2|counter\(7) & (!\Unit2|Add0~13\)) # (!\Unit2|counter\(7) & ((\Unit2|Add0~13\) # (GND)))
-- \Unit2|Add0~15\ = CARRY((!\Unit2|Add0~13\) # (!\Unit2|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(7),
	datad => VCC,
	cin => \Unit2|Add0~13\,
	combout => \Unit2|Add0~14_combout\,
	cout => \Unit2|Add0~15\);

-- Location: FF_X59_Y2_N15
\Unit2|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~14_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(7));

-- Location: LCCOMB_X59_Y2_N16
\Unit2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~16_combout\ = (\Unit2|counter\(8) & (\Unit2|Add0~15\ $ (GND))) # (!\Unit2|counter\(8) & (!\Unit2|Add0~15\ & VCC))
-- \Unit2|Add0~17\ = CARRY((\Unit2|counter\(8) & !\Unit2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(8),
	datad => VCC,
	cin => \Unit2|Add0~15\,
	combout => \Unit2|Add0~16_combout\,
	cout => \Unit2|Add0~17\);

-- Location: FF_X59_Y2_N17
\Unit2|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~16_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(8));

-- Location: LCCOMB_X58_Y2_N10
\Unit2|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~8_combout\ = (!\Unit2|counter\(7) & (!\Unit2|counter\(6) & (!\Unit2|counter\(5) & !\Unit2|counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(7),
	datab => \Unit2|counter\(6),
	datac => \Unit2|counter\(5),
	datad => \Unit2|counter\(8),
	combout => \Unit2|Equal0~8_combout\);

-- Location: LCCOMB_X59_Y2_N18
\Unit2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~18_combout\ = (\Unit2|counter\(9) & (!\Unit2|Add0~17\)) # (!\Unit2|counter\(9) & ((\Unit2|Add0~17\) # (GND)))
-- \Unit2|Add0~19\ = CARRY((!\Unit2|Add0~17\) # (!\Unit2|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(9),
	datad => VCC,
	cin => \Unit2|Add0~17\,
	combout => \Unit2|Add0~18_combout\,
	cout => \Unit2|Add0~19\);

-- Location: FF_X59_Y2_N19
\Unit2|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~18_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(9));

-- Location: LCCOMB_X59_Y2_N20
\Unit2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~20_combout\ = (\Unit2|counter\(10) & (\Unit2|Add0~19\ $ (GND))) # (!\Unit2|counter\(10) & (!\Unit2|Add0~19\ & VCC))
-- \Unit2|Add0~21\ = CARRY((\Unit2|counter\(10) & !\Unit2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(10),
	datad => VCC,
	cin => \Unit2|Add0~19\,
	combout => \Unit2|Add0~20_combout\,
	cout => \Unit2|Add0~21\);

-- Location: FF_X59_Y2_N21
\Unit2|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~20_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(10));

-- Location: LCCOMB_X59_Y2_N22
\Unit2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~22_combout\ = (\Unit2|counter\(11) & (!\Unit2|Add0~21\)) # (!\Unit2|counter\(11) & ((\Unit2|Add0~21\) # (GND)))
-- \Unit2|Add0~23\ = CARRY((!\Unit2|Add0~21\) # (!\Unit2|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(11),
	datad => VCC,
	cin => \Unit2|Add0~21\,
	combout => \Unit2|Add0~22_combout\,
	cout => \Unit2|Add0~23\);

-- Location: FF_X59_Y2_N23
\Unit2|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~22_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(11));

-- Location: LCCOMB_X59_Y2_N24
\Unit2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~24_combout\ = (\Unit2|counter\(12) & (\Unit2|Add0~23\ $ (GND))) # (!\Unit2|counter\(12) & (!\Unit2|Add0~23\ & VCC))
-- \Unit2|Add0~25\ = CARRY((\Unit2|counter\(12) & !\Unit2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(12),
	datad => VCC,
	cin => \Unit2|Add0~23\,
	combout => \Unit2|Add0~24_combout\,
	cout => \Unit2|Add0~25\);

-- Location: FF_X59_Y2_N25
\Unit2|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~24_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(12));

-- Location: LCCOMB_X59_Y2_N26
\Unit2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~26_combout\ = (\Unit2|counter\(13) & (!\Unit2|Add0~25\)) # (!\Unit2|counter\(13) & ((\Unit2|Add0~25\) # (GND)))
-- \Unit2|Add0~27\ = CARRY((!\Unit2|Add0~25\) # (!\Unit2|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(13),
	datad => VCC,
	cin => \Unit2|Add0~25\,
	combout => \Unit2|Add0~26_combout\,
	cout => \Unit2|Add0~27\);

-- Location: FF_X59_Y2_N27
\Unit2|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~26_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(13));

-- Location: LCCOMB_X59_Y2_N28
\Unit2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~28_combout\ = (\Unit2|counter\(14) & (\Unit2|Add0~27\ $ (GND))) # (!\Unit2|counter\(14) & (!\Unit2|Add0~27\ & VCC))
-- \Unit2|Add0~29\ = CARRY((\Unit2|counter\(14) & !\Unit2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(14),
	datad => VCC,
	cin => \Unit2|Add0~27\,
	combout => \Unit2|Add0~28_combout\,
	cout => \Unit2|Add0~29\);

-- Location: FF_X59_Y2_N29
\Unit2|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~28_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(14));

-- Location: LCCOMB_X59_Y2_N30
\Unit2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~30_combout\ = (\Unit2|counter\(15) & (!\Unit2|Add0~29\)) # (!\Unit2|counter\(15) & ((\Unit2|Add0~29\) # (GND)))
-- \Unit2|Add0~31\ = CARRY((!\Unit2|Add0~29\) # (!\Unit2|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(15),
	datad => VCC,
	cin => \Unit2|Add0~29\,
	combout => \Unit2|Add0~30_combout\,
	cout => \Unit2|Add0~31\);

-- Location: FF_X59_Y2_N31
\Unit2|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~30_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(15));

-- Location: LCCOMB_X59_Y1_N0
\Unit2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~32_combout\ = (\Unit2|counter\(16) & (\Unit2|Add0~31\ $ (GND))) # (!\Unit2|counter\(16) & (!\Unit2|Add0~31\ & VCC))
-- \Unit2|Add0~33\ = CARRY((\Unit2|counter\(16) & !\Unit2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(16),
	datad => VCC,
	cin => \Unit2|Add0~31\,
	combout => \Unit2|Add0~32_combout\,
	cout => \Unit2|Add0~33\);

-- Location: FF_X59_Y1_N1
\Unit2|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~32_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(16));

-- Location: LCCOMB_X59_Y1_N2
\Unit2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~34_combout\ = (\Unit2|counter\(17) & (!\Unit2|Add0~33\)) # (!\Unit2|counter\(17) & ((\Unit2|Add0~33\) # (GND)))
-- \Unit2|Add0~35\ = CARRY((!\Unit2|Add0~33\) # (!\Unit2|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(17),
	datad => VCC,
	cin => \Unit2|Add0~33\,
	combout => \Unit2|Add0~34_combout\,
	cout => \Unit2|Add0~35\);

-- Location: FF_X59_Y1_N3
\Unit2|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~34_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(17));

-- Location: LCCOMB_X59_Y1_N4
\Unit2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~36_combout\ = (\Unit2|counter\(18) & (\Unit2|Add0~35\ $ (GND))) # (!\Unit2|counter\(18) & (!\Unit2|Add0~35\ & VCC))
-- \Unit2|Add0~37\ = CARRY((\Unit2|counter\(18) & !\Unit2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(18),
	datad => VCC,
	cin => \Unit2|Add0~35\,
	combout => \Unit2|Add0~36_combout\,
	cout => \Unit2|Add0~37\);

-- Location: FF_X59_Y1_N5
\Unit2|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~36_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(18));

-- Location: LCCOMB_X59_Y1_N6
\Unit2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~38_combout\ = (\Unit2|counter\(19) & (!\Unit2|Add0~37\)) # (!\Unit2|counter\(19) & ((\Unit2|Add0~37\) # (GND)))
-- \Unit2|Add0~39\ = CARRY((!\Unit2|Add0~37\) # (!\Unit2|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(19),
	datad => VCC,
	cin => \Unit2|Add0~37\,
	combout => \Unit2|Add0~38_combout\,
	cout => \Unit2|Add0~39\);

-- Location: FF_X59_Y1_N7
\Unit2|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~38_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(19));

-- Location: LCCOMB_X59_Y1_N8
\Unit2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~40_combout\ = (\Unit2|counter\(20) & (\Unit2|Add0~39\ $ (GND))) # (!\Unit2|counter\(20) & (!\Unit2|Add0~39\ & VCC))
-- \Unit2|Add0~41\ = CARRY((\Unit2|counter\(20) & !\Unit2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(20),
	datad => VCC,
	cin => \Unit2|Add0~39\,
	combout => \Unit2|Add0~40_combout\,
	cout => \Unit2|Add0~41\);

-- Location: FF_X59_Y1_N9
\Unit2|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~40_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(20));

-- Location: LCCOMB_X59_Y1_N10
\Unit2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~42_combout\ = (\Unit2|counter\(21) & (!\Unit2|Add0~41\)) # (!\Unit2|counter\(21) & ((\Unit2|Add0~41\) # (GND)))
-- \Unit2|Add0~43\ = CARRY((!\Unit2|Add0~41\) # (!\Unit2|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(21),
	datad => VCC,
	cin => \Unit2|Add0~41\,
	combout => \Unit2|Add0~42_combout\,
	cout => \Unit2|Add0~43\);

-- Location: FF_X59_Y1_N11
\Unit2|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~42_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(21));

-- Location: LCCOMB_X59_Y1_N12
\Unit2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~44_combout\ = (\Unit2|counter\(22) & (\Unit2|Add0~43\ $ (GND))) # (!\Unit2|counter\(22) & (!\Unit2|Add0~43\ & VCC))
-- \Unit2|Add0~45\ = CARRY((\Unit2|counter\(22) & !\Unit2|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(22),
	datad => VCC,
	cin => \Unit2|Add0~43\,
	combout => \Unit2|Add0~44_combout\,
	cout => \Unit2|Add0~45\);

-- Location: FF_X59_Y1_N13
\Unit2|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~44_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(22));

-- Location: LCCOMB_X59_Y1_N14
\Unit2|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~46_combout\ = (\Unit2|counter\(23) & (!\Unit2|Add0~45\)) # (!\Unit2|counter\(23) & ((\Unit2|Add0~45\) # (GND)))
-- \Unit2|Add0~47\ = CARRY((!\Unit2|Add0~45\) # (!\Unit2|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(23),
	datad => VCC,
	cin => \Unit2|Add0~45\,
	combout => \Unit2|Add0~46_combout\,
	cout => \Unit2|Add0~47\);

-- Location: FF_X59_Y1_N15
\Unit2|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~46_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(23));

-- Location: LCCOMB_X59_Y1_N16
\Unit2|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~48_combout\ = (\Unit2|counter\(24) & (\Unit2|Add0~47\ $ (GND))) # (!\Unit2|counter\(24) & (!\Unit2|Add0~47\ & VCC))
-- \Unit2|Add0~49\ = CARRY((\Unit2|counter\(24) & !\Unit2|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(24),
	datad => VCC,
	cin => \Unit2|Add0~47\,
	combout => \Unit2|Add0~48_combout\,
	cout => \Unit2|Add0~49\);

-- Location: FF_X59_Y1_N17
\Unit2|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~48_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(24));

-- Location: LCCOMB_X59_Y1_N18
\Unit2|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~50_combout\ = (\Unit2|counter\(25) & (!\Unit2|Add0~49\)) # (!\Unit2|counter\(25) & ((\Unit2|Add0~49\) # (GND)))
-- \Unit2|Add0~51\ = CARRY((!\Unit2|Add0~49\) # (!\Unit2|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(25),
	datad => VCC,
	cin => \Unit2|Add0~49\,
	combout => \Unit2|Add0~50_combout\,
	cout => \Unit2|Add0~51\);

-- Location: FF_X59_Y1_N19
\Unit2|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~50_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(25));

-- Location: LCCOMB_X59_Y1_N20
\Unit2|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~52_combout\ = (\Unit2|counter\(26) & (\Unit2|Add0~51\ $ (GND))) # (!\Unit2|counter\(26) & (!\Unit2|Add0~51\ & VCC))
-- \Unit2|Add0~53\ = CARRY((\Unit2|counter\(26) & !\Unit2|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(26),
	datad => VCC,
	cin => \Unit2|Add0~51\,
	combout => \Unit2|Add0~52_combout\,
	cout => \Unit2|Add0~53\);

-- Location: FF_X59_Y1_N21
\Unit2|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~52_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(26));

-- Location: LCCOMB_X59_Y1_N22
\Unit2|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~54_combout\ = (\Unit2|counter\(27) & (!\Unit2|Add0~53\)) # (!\Unit2|counter\(27) & ((\Unit2|Add0~53\) # (GND)))
-- \Unit2|Add0~55\ = CARRY((!\Unit2|Add0~53\) # (!\Unit2|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(27),
	datad => VCC,
	cin => \Unit2|Add0~53\,
	combout => \Unit2|Add0~54_combout\,
	cout => \Unit2|Add0~55\);

-- Location: FF_X59_Y1_N23
\Unit2|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~54_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(27));

-- Location: LCCOMB_X59_Y1_N24
\Unit2|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~56_combout\ = (\Unit2|counter\(28) & (\Unit2|Add0~55\ $ (GND))) # (!\Unit2|counter\(28) & (!\Unit2|Add0~55\ & VCC))
-- \Unit2|Add0~57\ = CARRY((\Unit2|counter\(28) & !\Unit2|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(28),
	datad => VCC,
	cin => \Unit2|Add0~55\,
	combout => \Unit2|Add0~56_combout\,
	cout => \Unit2|Add0~57\);

-- Location: FF_X59_Y1_N25
\Unit2|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~56_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(28));

-- Location: LCCOMB_X58_Y1_N10
\Unit2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~1_combout\ = (!\Unit2|counter\(26) & (!\Unit2|counter\(25) & (!\Unit2|counter\(28) & !\Unit2|counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(26),
	datab => \Unit2|counter\(25),
	datac => \Unit2|counter\(28),
	datad => \Unit2|counter\(27),
	combout => \Unit2|Equal0~1_combout\);

-- Location: LCCOMB_X58_Y1_N24
\Unit2|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~3_combout\ = (!\Unit2|counter\(19) & (!\Unit2|counter\(20) & (!\Unit2|counter\(18) & !\Unit2|counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(19),
	datab => \Unit2|counter\(20),
	datac => \Unit2|counter\(18),
	datad => \Unit2|counter\(17),
	combout => \Unit2|Equal0~3_combout\);

-- Location: LCCOMB_X59_Y1_N26
\Unit2|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~58_combout\ = (\Unit2|counter\(29) & (!\Unit2|Add0~57\)) # (!\Unit2|counter\(29) & ((\Unit2|Add0~57\) # (GND)))
-- \Unit2|Add0~59\ = CARRY((!\Unit2|Add0~57\) # (!\Unit2|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(29),
	datad => VCC,
	cin => \Unit2|Add0~57\,
	combout => \Unit2|Add0~58_combout\,
	cout => \Unit2|Add0~59\);

-- Location: FF_X59_Y1_N27
\Unit2|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~58_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(29));

-- Location: LCCOMB_X59_Y1_N28
\Unit2|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~60_combout\ = (\Unit2|counter\(30) & (\Unit2|Add0~59\ $ (GND))) # (!\Unit2|counter\(30) & (!\Unit2|Add0~59\ & VCC))
-- \Unit2|Add0~61\ = CARRY((\Unit2|counter\(30) & !\Unit2|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|counter\(30),
	datad => VCC,
	cin => \Unit2|Add0~59\,
	combout => \Unit2|Add0~60_combout\,
	cout => \Unit2|Add0~61\);

-- Location: FF_X59_Y1_N29
\Unit2|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~60_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(30));

-- Location: LCCOMB_X59_Y1_N30
\Unit2|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Add0~62_combout\ = \Unit2|counter\(31) $ (\Unit2|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(31),
	cin => \Unit2|Add0~61\,
	combout => \Unit2|Add0~62_combout\);

-- Location: FF_X59_Y1_N31
\Unit2|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|Add0~62_combout\,
	ena => \Unit1|replaceStatusOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|counter\(31));

-- Location: LCCOMB_X58_Y1_N8
\Unit2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~0_combout\ = (!\Unit2|counter\(31) & (!\Unit2|counter\(30) & (\Unit2|counter\(0) & !\Unit2|counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(31),
	datab => \Unit2|counter\(30),
	datac => \Unit2|counter\(0),
	datad => \Unit2|counter\(29),
	combout => \Unit2|Equal0~0_combout\);

-- Location: LCCOMB_X58_Y1_N18
\Unit2|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~2_combout\ = (!\Unit2|counter\(23) & (!\Unit2|counter\(22) & (!\Unit2|counter\(21) & !\Unit2|counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(23),
	datab => \Unit2|counter\(22),
	datac => \Unit2|counter\(21),
	datad => \Unit2|counter\(24),
	combout => \Unit2|Equal0~2_combout\);

-- Location: LCCOMB_X58_Y1_N0
\Unit2|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~4_combout\ = (\Unit2|Equal0~1_combout\ & (\Unit2|Equal0~3_combout\ & (\Unit2|Equal0~0_combout\ & \Unit2|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal0~1_combout\,
	datab => \Unit2|Equal0~3_combout\,
	datac => \Unit2|Equal0~0_combout\,
	datad => \Unit2|Equal0~2_combout\,
	combout => \Unit2|Equal0~4_combout\);

-- Location: LCCOMB_X58_Y2_N4
\Unit2|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~5_combout\ = (!\Unit2|counter\(15) & !\Unit2|counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|counter\(15),
	datad => \Unit2|counter\(16),
	combout => \Unit2|Equal0~5_combout\);

-- Location: LCCOMB_X58_Y2_N18
\Unit2|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~6_combout\ = (!\Unit2|counter\(10) & (!\Unit2|counter\(11) & (!\Unit2|counter\(12) & !\Unit2|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(10),
	datab => \Unit2|counter\(11),
	datac => \Unit2|counter\(12),
	datad => \Unit2|counter\(9),
	combout => \Unit2|Equal0~6_combout\);

-- Location: LCCOMB_X58_Y2_N8
\Unit2|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~7_combout\ = (!\Unit2|counter\(13) & (!\Unit2|counter\(14) & (\Unit2|Equal0~5_combout\ & \Unit2|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(13),
	datab => \Unit2|counter\(14),
	datac => \Unit2|Equal0~5_combout\,
	datad => \Unit2|Equal0~6_combout\,
	combout => \Unit2|Equal0~7_combout\);

-- Location: LCCOMB_X58_Y2_N28
\Unit2|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~9_combout\ = (!\Unit2|counter\(3) & (!\Unit2|counter\(4) & (\Unit2|counter\(2) & !\Unit2|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|counter\(3),
	datab => \Unit2|counter\(4),
	datac => \Unit2|counter\(2),
	datad => \Unit2|counter\(1),
	combout => \Unit2|Equal0~9_combout\);

-- Location: LCCOMB_X58_Y2_N30
\Unit2|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal0~10_combout\ = (\Unit2|Equal0~8_combout\ & (\Unit2|Equal0~4_combout\ & (\Unit2|Equal0~7_combout\ & \Unit2|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal0~8_combout\,
	datab => \Unit2|Equal0~4_combout\,
	datac => \Unit2|Equal0~7_combout\,
	datad => \Unit2|Equal0~9_combout\,
	combout => \Unit2|Equal0~10_combout\);

-- Location: LCCOMB_X58_Y1_N12
\Unit2|slowClock~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|slowClock~0_combout\ = \Unit2|slowClock~q\ $ (((\Unit2|Equal0~10_combout\ & \Unit1|replaceStatusOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|slowClock~q\,
	datac => \Unit2|Equal0~10_combout\,
	datad => \Unit1|replaceStatusOut~q\,
	combout => \Unit2|slowClock~0_combout\);

-- Location: LCCOMB_X58_Y1_N20
\Unit2|slowClock~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|slowClock~feeder_combout\ = \Unit2|slowClock~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|slowClock~0_combout\,
	combout => \Unit2|slowClock~feeder_combout\);

-- Location: FF_X58_Y1_N21
\Unit2|slowClock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit2|slowClock~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|slowClock~q\);

-- Location: CLKCTRL_G18
\Unit2|slowClock~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Unit2|slowClock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Unit2|slowClock~clkctrl_outclk\);

-- Location: LCCOMB_X103_Y37_N28
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M9K_X104_Y33_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018080200018080200018080200018",
	mem_init2 => X"08020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001808020001",
	mem_init1 => X"80802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802006E33389D401A0002000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000",
	mem_init0 => X"180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802000180802005027D6805300291820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X110_Y28_N22
\Unit1|data_block[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[0]~0_combout\ = (\Unit1|state.s6~q\ & (\controller_en~q\ & !\reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|state.s6~q\,
	datac => \controller_en~q\,
	datad => \reset~input_o\,
	combout => \Unit1|data_block[0]~0_combout\);

-- Location: FF_X105_Y33_N1
\Unit1|data_block[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(16));

-- Location: LCCOMB_X111_Y33_N26
\Unit1|unit2|memory~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~28_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(16)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][0]~2_combout\,
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(16),
	combout => \Unit1|unit2|memory~28_combout\);

-- Location: LCCOMB_X114_Y37_N28
\Unit1|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector25~0_combout\ = (\Unit1|state.s6~q\) # ((\Unit1|write_block~q\ & !\Unit1|state.s6b~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.s6~q\,
	datac => \Unit1|write_block~q\,
	datad => \Unit1|state.s6b~q\,
	combout => \Unit1|Selector25~0_combout\);

-- Location: FF_X114_Y37_N29
\Unit1|write_block\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Unit1|Selector25~0_combout\,
	ena => \Unit1|state_d[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|write_block~q\);

-- Location: LCCOMB_X114_Y37_N12
\Unit1|unit2|memory[0][0][15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][15]~7_combout\ = (!\reset~input_o\ & \Unit1|write_block~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \Unit1|write_block~q\,
	combout => \Unit1|unit2|memory[0][0][15]~7_combout\);

-- Location: CLKCTRL_G5
\Unit1|unit2|memory[0][0][15]~7clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Unit1|unit2|memory[0][0][15]~7clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\);

-- Location: LCCOMB_X111_Y33_N28
\Unit1|unit2|memory[3][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~28_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][1][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~28_combout\,
	datac => \Unit1|unit2|memory[3][1][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][0]~1_combout\);

-- Location: IOIBUF_X115_Y34_N15
\data_in[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(0),
	o => \data_in[0]~input_o\);

-- Location: LCCOMB_X114_Y34_N4
\Unit1|tempDataIn[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Unit1|tempDataIn[0]~feeder_combout\);

-- Location: LCCOMB_X112_Y28_N4
\Unit1|tempDataIn[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[0]~0_combout\ = (\Unit1|state.s3~q\ & (\controller_en~q\ & !\reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|state.s3~q\,
	datac => \controller_en~q\,
	datad => \reset~input_o\,
	combout => \Unit1|tempDataIn[0]~0_combout\);

-- Location: FF_X114_Y34_N5
\Unit1|tempDataIn[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[0]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(0));

-- Location: LCCOMB_X111_Y33_N24
\Unit1|unit2|memory[3][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][0]~4_combout\ = \Unit1|unit2|memory[3][1][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[3][1][0]~4_combout\);

-- Location: LCCOMB_X114_Y37_N26
\Unit1|unit2|memory[5][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][0]~0_combout\ = (\reset~input_o\) # (\Unit1|unit2|memory[0][0][15]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][0]~0_combout\);

-- Location: CLKCTRL_G6
\Unit1|unit2|memory[5][1][0]~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Unit1|unit2|memory[5][1][0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Unit1|unit2|memory[5][1][0]~0clkctrl_outclk\);

-- Location: IOIBUF_X115_Y41_N1
\address[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(1),
	o => \address[1]~input_o\);

-- Location: LCCOMB_X110_Y28_N20
\Unit1|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector19~0_combout\ = (\Unit1|state.s7~q\) # ((\Unit1|unit1|hit~reg0_q\ & ((\Unit1|Selector22~0_combout\) # (\Unit1|state.s1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|Selector22~0_combout\,
	datab => \Unit1|state.s1~q\,
	datac => \Unit1|unit1|hit~reg0_q\,
	datad => \Unit1|state.s7~q\,
	combout => \Unit1|Selector19~0_combout\);

-- Location: FF_X110_Y28_N21
\Unit1|data_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector19~0_combout\,
	ena => \Unit1|state_d[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_enable~q\);

-- Location: LCCOMB_X110_Y28_N6
\Unit1|unit2|memory[7][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][0]~7_combout\ = (!\Mre~input_o\ & (\Mwe~input_o\ & (\address[0]~input_o\ & \Unit1|data_enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mre~input_o\,
	datab => \Mwe~input_o\,
	datac => \address[0]~input_o\,
	datad => \Unit1|data_enable~q\,
	combout => \Unit1|unit2|memory[7][1][0]~7_combout\);

-- Location: LCCOMB_X111_Y38_N20
\Unit1|unit2|memory[3][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][0]~7_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (!\address[1]~input_o\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][0]~7_combout\);

-- Location: FF_X111_Y33_N1
\Unit1|unit2|memory[3][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][0]~_emulated_q\);

-- Location: LCCOMB_X111_Y33_N0
\Unit1|unit2|memory[3][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][0]~3_combout\ = \Unit1|unit2|memory[3][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][0]~3_combout\);

-- Location: LCCOMB_X111_Y33_N10
\Unit1|unit2|memory[3][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~28_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~28_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[3][1][0]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][1][0]~2_combout\);

-- Location: FF_X105_Y33_N27
\Unit1|data_block[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(32),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(32));

-- Location: LCCOMB_X111_Y39_N28
\Unit1|unit2|memory~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~29_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(32))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(32),
	datac => \Unit1|unit2|memory[3][2][0]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~29_combout\);

-- Location: LCCOMB_X111_Y39_N10
\Unit1|unit2|memory[3][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~29_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][0]~1_combout\,
	datac => \Unit1|unit2|memory~29_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][0]~1_combout\);

-- Location: LCCOMB_X111_Y39_N14
\Unit1|unit2|memory[3][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][0]~4_combout\ = \Unit1|unit2|memory[3][2][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[3][2][0]~4_combout\);

-- Location: LCCOMB_X110_Y28_N16
\Unit1|unit2|memory[7][2][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][0]~7_combout\ = (!\Mre~input_o\ & (\Mwe~input_o\ & (!\address[0]~input_o\ & \Unit1|data_enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mre~input_o\,
	datab => \Mwe~input_o\,
	datac => \address[0]~input_o\,
	datad => \Unit1|data_enable~q\,
	combout => \Unit1|unit2|memory[7][2][0]~7_combout\);

-- Location: LCCOMB_X102_Y33_N16
\Unit1|unit2|memory[3][2][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][0]~7_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\address[1]~input_o\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][0]~7_combout\);

-- Location: FF_X111_Y39_N31
\Unit1|unit2|memory[3][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][0]~_emulated_q\);

-- Location: LCCOMB_X111_Y39_N30
\Unit1|unit2|memory[3][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][0]~3_combout\ = \Unit1|unit2|memory[3][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][0]~3_combout\);

-- Location: LCCOMB_X111_Y39_N4
\Unit1|unit2|memory[3][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~29_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~29_combout\,
	datac => \Unit1|unit2|memory[3][2][0]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][0]~2_combout\);

-- Location: FF_X105_Y33_N25
\Unit1|data_block[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(0));

-- Location: LCCOMB_X112_Y39_N16
\Unit1|unit2|memory~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~30_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(0))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(0),
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][0][0]~2_combout\,
	combout => \Unit1|unit2|memory~30_combout\);

-- Location: LCCOMB_X112_Y39_N20
\Unit1|unit2|memory[3][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~30_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][0]~1_combout\,
	datac => \Unit1|unit2|memory~30_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][0]~1_combout\);

-- Location: LCCOMB_X112_Y39_N26
\Unit1|unit2|memory[3][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[3][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[3][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][0]~4_combout\);

-- Location: LCCOMB_X103_Y33_N2
\Unit1|unit2|memory[3][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][0]~7_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (!\address[1]~input_o\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][0]~7_combout\);

-- Location: FF_X112_Y39_N25
\Unit1|unit2|memory[3][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][0]~_emulated_q\);

-- Location: LCCOMB_X112_Y39_N24
\Unit1|unit2|memory[3][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][0]~3_combout\ = \Unit1|unit2|memory[3][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][0]~3_combout\);

-- Location: LCCOMB_X112_Y39_N2
\Unit1|unit2|memory[3][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~30_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~30_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[3][0][0]~3_combout\,
	combout => \Unit1|unit2|memory[3][0][0]~2_combout\);

-- Location: LCCOMB_X111_Y39_N6
\Unit1|unit2|Mux143~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][0]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[3][0][0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][2][0]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~17_combout\);

-- Location: FF_X105_Y33_N5
\Unit1|data_block[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(48),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(48));

-- Location: LCCOMB_X107_Y40_N2
\Unit1|unit2|memory~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~31_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(48)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][3][0]~2_combout\,
	datac => \Unit1|data_block\(48),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~31_combout\);

-- Location: LCCOMB_X107_Y40_N10
\Unit1|unit2|memory[3][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~31_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][0]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~31_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][0]~1_combout\);

-- Location: LCCOMB_X107_Y40_N4
\Unit1|unit2|memory[3][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[3][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[3][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][0]~4_combout\);

-- Location: LCCOMB_X108_Y37_N28
\Unit1|unit2|memory[3][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~3_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[3][3][0]~7_combout\);

-- Location: FF_X107_Y40_N17
\Unit1|unit2|memory[3][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][0]~_emulated_q\);

-- Location: LCCOMB_X107_Y40_N16
\Unit1|unit2|memory[3][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][0]~3_combout\ = \Unit1|unit2|memory[3][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][0]~3_combout\);

-- Location: LCCOMB_X107_Y40_N14
\Unit1|unit2|memory[3][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~31_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~31_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[3][3][0]~3_combout\,
	combout => \Unit1|unit2|memory[3][3][0]~2_combout\);

-- Location: LCCOMB_X110_Y37_N0
\Unit1|unit2|Mux143~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux143~17_combout\ & ((\Unit1|unit2|memory[3][3][0]~2_combout\))) # (!\Unit1|unit2|Mux143~17_combout\ & (\Unit1|unit2|memory[3][1][0]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux143~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[3][1][0]~2_combout\,
	datac => \Unit1|unit2|Mux143~17_combout\,
	datad => \Unit1|unit2|memory[3][3][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~18_combout\);

-- Location: LCCOMB_X110_Y39_N14
\Unit1|unit2|memory~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~19_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(48))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][3][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(48),
	datac => \Unit1|unit2|memory[2][3][0]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~19_combout\);

-- Location: LCCOMB_X110_Y39_N12
\Unit1|unit2|memory[2][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~19_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][0]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~19_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][0]~1_combout\);

-- Location: LCCOMB_X110_Y39_N28
\Unit1|unit2|memory[2][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][0]~4_combout\ = \Unit1|unit2|memory[2][3][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[2][3][0]~4_combout\);

-- Location: LCCOMB_X109_Y41_N26
\Unit1|unit2|memory[2][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit2|memory[7][1][0]~7_combout\ & \Unit1|unit1|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][1][0]~7_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory[2][3][0]~7_combout\);

-- Location: FF_X110_Y39_N1
\Unit1|unit2|memory[2][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][0]~_emulated_q\);

-- Location: LCCOMB_X110_Y39_N0
\Unit1|unit2|memory[2][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][0]~3_combout\ = \Unit1|unit2|memory[2][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][0]~3_combout\);

-- Location: LCCOMB_X110_Y39_N26
\Unit1|unit2|memory[2][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~19_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~19_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[2][3][0]~3_combout\,
	combout => \Unit1|unit2|memory[2][3][0]~2_combout\);

-- Location: LCCOMB_X109_Y38_N2
\Unit1|unit2|memory~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~16_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(32)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][2][0]~2_combout\,
	datad => \Unit1|data_block\(32),
	combout => \Unit1|unit2|memory~16_combout\);

-- Location: LCCOMB_X109_Y38_N20
\Unit1|unit2|memory[2][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~16_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][2][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~16_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][2][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][0]~1_combout\);

-- Location: LCCOMB_X109_Y38_N8
\Unit1|unit2|memory[2][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][0]~4_combout\ = \Unit1|unit2|memory[2][2][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[2][2][0]~4_combout\);

-- Location: LCCOMB_X109_Y33_N22
\Unit1|unit2|memory[2][2][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][0]~8_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\address[1]~input_o\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][0]~8_combout\);

-- Location: FF_X109_Y38_N13
\Unit1|unit2|memory[2][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][0]~_emulated_q\);

-- Location: LCCOMB_X109_Y38_N12
\Unit1|unit2|memory[2][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][0]~3_combout\ = \Unit1|unit2|memory[2][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][0]~3_combout\);

-- Location: LCCOMB_X109_Y38_N30
\Unit1|unit2|memory[2][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~16_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~16_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[2][2][0]~3_combout\,
	combout => \Unit1|unit2|memory[2][2][0]~2_combout\);

-- Location: LCCOMB_X109_Y35_N26
\Unit1|unit2|memory~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~17_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(16)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][1][0]~2_combout\,
	datad => \Unit1|data_block\(16),
	combout => \Unit1|unit2|memory~17_combout\);

-- Location: LCCOMB_X109_Y35_N6
\Unit1|unit2|memory[2][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~17_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][1][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][0]~1_combout\,
	datab => \Unit1|unit2|memory~17_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][0]~1_combout\);

-- Location: LCCOMB_X109_Y35_N4
\Unit1|unit2|memory[2][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[2][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[2][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][0]~4_combout\);

-- Location: LCCOMB_X109_Y41_N8
\Unit1|unit2|memory[2][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][1][0]~7_combout\ & \Unit1|unit1|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][1][0]~7_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory[2][1][0]~7_combout\);

-- Location: FF_X109_Y35_N1
\Unit1|unit2|memory[2][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][0]~_emulated_q\);

-- Location: LCCOMB_X109_Y35_N0
\Unit1|unit2|memory[2][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][0]~3_combout\ = \Unit1|unit2|memory[2][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][0]~3_combout\);

-- Location: LCCOMB_X109_Y35_N30
\Unit1|unit2|memory[2][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~17_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][1][0]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~17_combout\,
	combout => \Unit1|unit2|memory[2][1][0]~2_combout\);

-- Location: LCCOMB_X113_Y33_N22
\Unit1|unit2|memory~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~18_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(0)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][0]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(0),
	combout => \Unit1|unit2|memory~18_combout\);

-- Location: LCCOMB_X113_Y33_N18
\Unit1|unit2|memory[2][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~18_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][0][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~18_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][0][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][0]~1_combout\);

-- Location: LCCOMB_X113_Y33_N28
\Unit1|unit2|memory[2][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][0]~4_combout\ = \Unit1|unit2|memory[2][0][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[2][0][0]~4_combout\);

-- Location: LCCOMB_X109_Y33_N20
\Unit1|unit2|memory[2][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][0]~7_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (!\address[1]~input_o\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][0]~7_combout\);

-- Location: FF_X113_Y33_N1
\Unit1|unit2|memory[2][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][0]~_emulated_q\);

-- Location: LCCOMB_X113_Y33_N0
\Unit1|unit2|memory[2][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][0]~3_combout\ = \Unit1|unit2|memory[2][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][0]~3_combout\);

-- Location: LCCOMB_X113_Y33_N2
\Unit1|unit2|memory[2][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~18_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~18_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[2][0][0]~3_combout\,
	combout => \Unit1|unit2|memory[2][0][0]~2_combout\);

-- Location: LCCOMB_X109_Y35_N24
\Unit1|unit2|Mux143~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[2][1][0]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[2][0][0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][1][0]~2_combout\,
	datad => \Unit1|unit2|memory[2][0][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~10_combout\);

-- Location: LCCOMB_X110_Y37_N30
\Unit1|unit2|Mux143~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux143~10_combout\ & (\Unit1|unit2|memory[2][3][0]~2_combout\)) # (!\Unit1|unit2|Mux143~10_combout\ & ((\Unit1|unit2|memory[2][2][0]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux143~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][0]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][2][0]~2_combout\,
	datad => \Unit1|unit2|Mux143~10_combout\,
	combout => \Unit1|unit2|Mux143~11_combout\);

-- Location: LCCOMB_X107_Y33_N14
\Unit1|unit2|memory~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~24_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(32)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][2][0]~2_combout\,
	datac => \Unit1|data_block\(32),
	combout => \Unit1|unit2|memory~24_combout\);

-- Location: LCCOMB_X107_Y33_N18
\Unit1|unit2|memory[0][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~24_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][0]~1_combout\,
	datac => \Unit1|unit2|memory~24_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][0]~1_combout\);

-- Location: LCCOMB_X107_Y33_N8
\Unit1|unit2|memory[0][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[0][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[0][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][0]~4_combout\);

-- Location: LCCOMB_X103_Y33_N14
\Unit1|unit2|memory[0][2][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~2_combout\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][0]~7_combout\);

-- Location: FF_X107_Y33_N13
\Unit1|unit2|memory[0][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][0]~_emulated_q\);

-- Location: LCCOMB_X107_Y33_N12
\Unit1|unit2|memory[0][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][0]~3_combout\ = \Unit1|unit2|memory[0][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][0]~3_combout\);

-- Location: LCCOMB_X107_Y33_N10
\Unit1|unit2|memory[0][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~24_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~24_combout\,
	datac => \Unit1|unit2|memory[0][2][0]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][2][0]~2_combout\);

-- Location: LCCOMB_X107_Y33_N6
\Unit1|unit2|memory~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~27_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(48))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][3][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(48),
	datac => \Unit1|unit2|memory[0][3][0]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~27_combout\);

-- Location: LCCOMB_X107_Y33_N0
\Unit1|unit2|memory[0][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~27_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][0]~1_combout\,
	datac => \Unit1|unit2|memory~27_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][0]~1_combout\);

-- Location: LCCOMB_X107_Y33_N24
\Unit1|unit2|memory[0][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[0][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[0][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][0]~4_combout\);

-- Location: LCCOMB_X105_Y34_N30
\Unit1|unit2|memory[0][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][0]~7_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\address[1]~input_o\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[0][3][0]~7_combout\);

-- Location: FF_X107_Y33_N5
\Unit1|unit2|memory[0][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][0]~_emulated_q\);

-- Location: LCCOMB_X107_Y33_N4
\Unit1|unit2|memory[0][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][0]~3_combout\ = \Unit1|unit2|memory[0][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][0]~3_combout\);

-- Location: LCCOMB_X107_Y33_N22
\Unit1|unit2|memory[0][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~27_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~27_combout\,
	datac => \Unit1|unit2|memory[0][3][0]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][3][0]~2_combout\);

-- Location: LCCOMB_X112_Y37_N14
\Unit1|unit2|memory~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~26_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(0))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|data_block\(0),
	datad => \Unit1|unit2|memory[0][0][0]~2_combout\,
	combout => \Unit1|unit2|memory~26_combout\);

-- Location: LCCOMB_X112_Y37_N16
\Unit1|unit2|memory[0][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~26_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][0][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~26_combout\,
	datac => \Unit1|unit2|memory[0][0][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][0]~1_combout\);

-- Location: LCCOMB_X112_Y37_N4
\Unit1|unit2|memory[0][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][0]~4_combout\ = \Unit1|unit2|memory[0][0][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[0][0][0]~4_combout\);

-- Location: LCCOMB_X103_Y33_N24
\Unit1|unit2|memory[0][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit1|Decoder0~2_combout\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[0][0][0]~7_combout\);

-- Location: FF_X112_Y37_N19
\Unit1|unit2|memory[0][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][0]~_emulated_q\);

-- Location: LCCOMB_X112_Y37_N18
\Unit1|unit2|memory[0][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][0]~3_combout\ = \Unit1|unit2|memory[0][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][0]~3_combout\);

-- Location: LCCOMB_X112_Y37_N24
\Unit1|unit2|memory[0][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~26_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][0]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~26_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][0][0]~2_combout\);

-- Location: LCCOMB_X108_Y33_N0
\Unit1|unit2|memory~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~25_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(16)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][0]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|data_block\(16),
	combout => \Unit1|unit2|memory~25_combout\);

-- Location: LCCOMB_X108_Y33_N6
\Unit1|unit2|memory[0][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~25_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][0]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~25_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][0]~1_combout\);

-- Location: LCCOMB_X108_Y33_N30
\Unit1|unit2|memory[0][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[0][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[0][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][0]~4_combout\);

-- Location: LCCOMB_X105_Y33_N0
\Unit1|unit2|memory[0][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit1|Decoder0~2_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][0]~7_combout\);

-- Location: FF_X108_Y33_N23
\Unit1|unit2|memory[0][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][0]~_emulated_q\);

-- Location: LCCOMB_X108_Y33_N22
\Unit1|unit2|memory[0][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][0]~3_combout\ = \Unit1|unit2|memory[0][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][0]~3_combout\);

-- Location: LCCOMB_X108_Y33_N12
\Unit1|unit2|memory[0][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~25_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~25_combout\,
	datac => \Unit1|unit2|memory[0][1][0]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][0]~2_combout\);

-- Location: LCCOMB_X110_Y37_N6
\Unit1|unit2|Mux143~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~14_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\) # (\Unit1|unit2|memory[0][1][0]~2_combout\)))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[0][0][0]~2_combout\ & (!\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][0]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[0][1][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~14_combout\);

-- Location: LCCOMB_X110_Y37_N8
\Unit1|unit2|Mux143~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux143~14_combout\ & ((\Unit1|unit2|memory[0][3][0]~2_combout\))) # (!\Unit1|unit2|Mux143~14_combout\ & (\Unit1|unit2|memory[0][2][0]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux143~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][0]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][3][0]~2_combout\,
	datad => \Unit1|unit2|Mux143~14_combout\,
	combout => \Unit1|unit2|Mux143~15_combout\);

-- Location: LCCOMB_X113_Y40_N0
\Unit1|unit2|memory~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~20_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(16)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][1][0]~2_combout\,
	datad => \Unit1|data_block\(16),
	combout => \Unit1|unit2|memory~20_combout\);

-- Location: LCCOMB_X113_Y40_N6
\Unit1|unit2|memory[1][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~20_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][0]~1_combout\,
	datac => \Unit1|unit2|memory~20_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][0]~1_combout\);

-- Location: LCCOMB_X113_Y40_N26
\Unit1|unit2|memory[1][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][0]~4_combout\ = \Unit1|unit2|memory[1][1][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[1][1][0]~4_combout\);

-- Location: LCCOMB_X113_Y38_N4
\Unit1|unit2|memory[1][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][1][0]~7_combout\ & \Unit1|unit1|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[7][1][0]~7_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory[1][1][0]~7_combout\);

-- Location: FF_X113_Y40_N11
\Unit1|unit2|memory[1][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][0]~_emulated_q\);

-- Location: LCCOMB_X113_Y40_N10
\Unit1|unit2|memory[1][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][0]~3_combout\ = \Unit1|unit2|memory[1][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][0]~3_combout\);

-- Location: LCCOMB_X113_Y40_N4
\Unit1|unit2|memory[1][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~20_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][0]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~20_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][0]~2_combout\);

-- Location: LCCOMB_X113_Y39_N6
\Unit1|unit2|memory~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~23_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(48)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][0]~2_combout\,
	datab => \Unit1|data_block\(48),
	datac => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~23_combout\);

-- Location: LCCOMB_X113_Y39_N18
\Unit1|unit2|memory[1][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~23_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][3][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~23_combout\,
	datac => \Unit1|unit2|memory[1][3][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][0]~1_combout\);

-- Location: LCCOMB_X112_Y39_N4
\Unit1|unit2|memory[1][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[1][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[1][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][0]~4_combout\);

-- Location: LCCOMB_X107_Y34_N22
\Unit1|unit2|memory[1][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~1_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][0]~7_combout\);

-- Location: FF_X113_Y39_N9
\Unit1|unit2|memory[1][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][0]~_emulated_q\);

-- Location: LCCOMB_X113_Y39_N8
\Unit1|unit2|memory[1][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][0]~3_combout\ = \Unit1|unit2|memory[1][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][0]~3_combout\);

-- Location: LCCOMB_X113_Y39_N30
\Unit1|unit2|memory[1][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~23_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][3][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][0]~3_combout\,
	datab => \Unit1|unit2|memory~23_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][3][0]~2_combout\);

-- Location: LCCOMB_X112_Y39_N14
\Unit1|unit2|memory~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~22_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(0))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][0][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(0),
	datac => \Unit1|unit2|memory[1][0][0]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~22_combout\);

-- Location: LCCOMB_X112_Y39_N6
\Unit1|unit2|memory[1][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~22_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][0]~1_combout\,
	datab => \Unit1|unit2|memory~22_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][0]~1_combout\);

-- Location: LCCOMB_X112_Y39_N8
\Unit1|unit2|memory[1][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][0]~4_combout\ = \Unit1|unit2|memory[1][0][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[1][0][0]~4_combout\);

-- Location: LCCOMB_X106_Y33_N20
\Unit1|unit2|memory[1][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit1|Decoder0~1_combout\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][0]~7_combout\);

-- Location: FF_X112_Y39_N1
\Unit1|unit2|memory[1][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][0]~_emulated_q\);

-- Location: LCCOMB_X112_Y39_N0
\Unit1|unit2|memory[1][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][0]~3_combout\ = \Unit1|unit2|memory[1][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][0]~3_combout\);

-- Location: LCCOMB_X112_Y39_N10
\Unit1|unit2|memory[1][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~22_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][0][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][0][0]~3_combout\,
	datad => \Unit1|unit2|memory~22_combout\,
	combout => \Unit1|unit2|memory[1][0][0]~2_combout\);

-- Location: LCCOMB_X103_Y35_N18
\Unit1|unit2|memory~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~21_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(32)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][0]~2_combout\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(32),
	combout => \Unit1|unit2|memory~21_combout\);

-- Location: LCCOMB_X103_Y35_N24
\Unit1|unit2|memory[1][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~21_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][2][0]~1_combout\,
	datac => \Unit1|unit2|memory~21_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][0]~1_combout\);

-- Location: LCCOMB_X111_Y39_N12
\Unit1|unit2|memory[1][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[1][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[1][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][0]~4_combout\);

-- Location: LCCOMB_X106_Y33_N30
\Unit1|unit2|memory[1][2][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~1_combout\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][0]~7_combout\);

-- Location: FF_X111_Y39_N13
\Unit1|unit2|memory[1][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][0]~_emulated_q\);

-- Location: LCCOMB_X111_Y39_N18
\Unit1|unit2|memory[1][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][0]~3_combout\ = \Unit1|unit2|memory[1][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][0]~3_combout\);

-- Location: LCCOMB_X111_Y39_N20
\Unit1|unit2|memory[1][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~21_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~21_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[1][2][0]~3_combout\,
	combout => \Unit1|unit2|memory[1][2][0]~2_combout\);

-- Location: LCCOMB_X111_Y39_N16
\Unit1|unit2|Mux143~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~12_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[1][2][0]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[1][0][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[1][0][0]~2_combout\,
	datad => \Unit1|unit2|memory[1][2][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~12_combout\);

-- Location: LCCOMB_X110_Y37_N20
\Unit1|unit2|Mux143~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux143~12_combout\ & ((\Unit1|unit2|memory[1][3][0]~2_combout\))) # (!\Unit1|unit2|Mux143~12_combout\ & (\Unit1|unit2|memory[1][1][0]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux143~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][1][0]~2_combout\,
	datac => \Unit1|unit2|memory[1][3][0]~2_combout\,
	datad => \Unit1|unit2|Mux143~12_combout\,
	combout => \Unit1|unit2|Mux143~13_combout\);

-- Location: LCCOMB_X110_Y37_N10
\Unit1|unit2|Mux143~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~16_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\Unit1|unit2|Mux143~13_combout\))) # (!\address[2]~input_o\ & (\Unit1|unit2|Mux143~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux143~15_combout\,
	datad => \Unit1|unit2|Mux143~13_combout\,
	combout => \Unit1|unit2|Mux143~16_combout\);

-- Location: LCCOMB_X110_Y37_N22
\Unit1|unit2|Mux143~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux143~16_combout\ & (\Unit1|unit2|Mux143~18_combout\)) # (!\Unit1|unit2|Mux143~16_combout\ & ((\Unit1|unit2|Mux143~11_combout\))))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux143~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux143~18_combout\,
	datac => \Unit1|unit2|Mux143~11_combout\,
	datad => \Unit1|unit2|Mux143~16_combout\,
	combout => \Unit1|unit2|Mux143~19_combout\);

-- Location: LCCOMB_X114_Y35_N26
\Unit1|unit2|memory~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~12_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(16)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][1][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][0]~2_combout\,
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(16),
	combout => \Unit1|unit2|memory~12_combout\);

-- Location: LCCOMB_X114_Y35_N24
\Unit1|unit2|memory[7][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~12_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datab => \Unit1|unit2|memory[7][1][0]~1_combout\,
	datac => \Unit1|unit2|memory~12_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][0]~1_combout\);

-- Location: LCCOMB_X114_Y35_N28
\Unit1|unit2|memory[7][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][0]~4_combout\ = \Unit1|unit2|memory[7][1][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][1][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[7][1][0]~4_combout\);

-- Location: LCCOMB_X112_Y40_N10
\Unit1|unit2|memory[7][1][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][0]~8_combout\ = (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][1][0]~7_combout\ & \Unit1|unit1|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][1][0]~7_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory[7][1][0]~8_combout\);

-- Location: FF_X114_Y35_N17
\Unit1|unit2|memory[7][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][0]~_emulated_q\);

-- Location: LCCOMB_X114_Y35_N16
\Unit1|unit2|memory[7][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][0]~3_combout\ = \Unit1|unit2|memory[7][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][0]~3_combout\);

-- Location: LCCOMB_X114_Y35_N6
\Unit1|unit2|memory[7][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~12_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][0]~3_combout\,
	datac => \Unit1|unit2|memory~12_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][1][0]~2_combout\);

-- Location: LCCOMB_X113_Y34_N20
\Unit1|unit2|memory~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~14_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(0)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][0][0]~2_combout\,
	datad => \Unit1|data_block\(0),
	combout => \Unit1|unit2|memory~14_combout\);

-- Location: LCCOMB_X113_Y34_N24
\Unit1|unit2|memory[7][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~14_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][0][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~14_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][0][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][0]~1_combout\);

-- Location: LCCOMB_X113_Y34_N14
\Unit1|unit2|memory[7][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[7][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datac => \Unit1|unit2|memory[7][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][0]~4_combout\);

-- Location: LCCOMB_X112_Y40_N14
\Unit1|unit2|memory[7][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][2][0]~7_combout\ & \Unit1|unit1|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[7][2][0]~7_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory[7][0][0]~7_combout\);

-- Location: FF_X113_Y34_N7
\Unit1|unit2|memory[7][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][0]~_emulated_q\);

-- Location: LCCOMB_X113_Y34_N6
\Unit1|unit2|memory[7][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][0]~3_combout\ = \Unit1|unit2|memory[7][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][0]~3_combout\);

-- Location: LCCOMB_X113_Y34_N8
\Unit1|unit2|memory[7][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~14_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][0][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][0]~3_combout\,
	datab => \Unit1|unit2|memory~14_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][0][0]~2_combout\);

-- Location: LCCOMB_X113_Y34_N0
\Unit1|unit2|memory~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~13_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(32)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][2][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][0]~2_combout\,
	datab => \Unit1|data_block\(32),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~13_combout\);

-- Location: LCCOMB_X113_Y34_N10
\Unit1|unit2|memory[7][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~13_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][0]~1_combout\,
	datab => \Unit1|unit2|memory~13_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][0]~1_combout\);

-- Location: LCCOMB_X113_Y34_N30
\Unit1|unit2|memory[7][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][0]~4_combout\ = \Unit1|unit2|memory[7][2][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][0]~1_combout\,
	datac => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[7][2][0]~4_combout\);

-- Location: LCCOMB_X112_Y40_N16
\Unit1|unit2|memory[7][2][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][0]~8_combout\ = (\address[1]~input_o\ & (\Unit1|unit2|memory[7][2][0]~7_combout\ & \Unit1|unit1|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[7][2][0]~7_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory[7][2][0]~8_combout\);

-- Location: FF_X113_Y34_N23
\Unit1|unit2|memory[7][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][0]~_emulated_q\);

-- Location: LCCOMB_X113_Y34_N22
\Unit1|unit2|memory[7][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][0]~3_combout\ = \Unit1|unit2|memory[7][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][0]~3_combout\);

-- Location: LCCOMB_X113_Y34_N12
\Unit1|unit2|memory[7][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~13_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][2][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][0]~3_combout\,
	datab => \Unit1|unit2|memory~13_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][2][0]~2_combout\);

-- Location: LCCOMB_X113_Y34_N4
\Unit1|unit2|Mux143~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~7_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[7][2][0]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[7][0][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][0][0]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~7_combout\);

-- Location: LCCOMB_X114_Y34_N20
\Unit1|unit2|memory~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~15_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(48))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][3][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(48),
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][3][0]~2_combout\,
	combout => \Unit1|unit2|memory~15_combout\);

-- Location: LCCOMB_X114_Y34_N18
\Unit1|unit2|memory[7][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~15_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][3][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~15_combout\,
	datab => \Unit1|unit2|memory[7][3][0]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][0]~1_combout\);

-- Location: LCCOMB_X114_Y34_N26
\Unit1|unit2|memory[7][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[7][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(0),
	datac => \Unit1|unit2|memory[7][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][0]~4_combout\);

-- Location: LCCOMB_X113_Y42_N30
\Unit1|unit2|memory[7][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~7_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[7][3][0]~7_combout\);

-- Location: FF_X114_Y34_N17
\Unit1|unit2|memory[7][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][0]~_emulated_q\);

-- Location: LCCOMB_X114_Y34_N16
\Unit1|unit2|memory[7][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][0]~3_combout\ = \Unit1|unit2|memory[7][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][0]~3_combout\);

-- Location: LCCOMB_X114_Y34_N10
\Unit1|unit2|memory[7][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~15_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][3][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][0]~3_combout\,
	datac => \Unit1|unit2|memory~15_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][3][0]~2_combout\);

-- Location: LCCOMB_X110_Y37_N26
\Unit1|unit2|Mux143~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux143~7_combout\ & ((\Unit1|unit2|memory[7][3][0]~2_combout\))) # (!\Unit1|unit2|Mux143~7_combout\ & (\Unit1|unit2|memory[7][1][0]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux143~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][0]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux143~7_combout\,
	datad => \Unit1|unit2|memory[7][3][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~8_combout\);

-- Location: LCCOMB_X109_Y37_N10
\Unit1|unit2|memory~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~3_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(48)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][3][0]~2_combout\,
	datad => \Unit1|data_block\(48),
	combout => \Unit1|unit2|memory~3_combout\);

-- Location: LCCOMB_X109_Y37_N16
\Unit1|unit2|memory[5][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~3_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][0]~1_combout\,
	datac => \Unit1|unit2|memory~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][0]~1_combout\);

-- Location: LCCOMB_X109_Y37_N8
\Unit1|unit2|memory[5][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[5][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[5][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][0]~4_combout\);

-- Location: LCCOMB_X113_Y42_N20
\Unit1|unit2|memory[5][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~4_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[5][3][0]~7_combout\);

-- Location: FF_X109_Y37_N29
\Unit1|unit2|memory[5][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][0]~_emulated_q\);

-- Location: LCCOMB_X109_Y37_N28
\Unit1|unit2|memory[5][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][0]~3_combout\ = \Unit1|unit2|memory[5][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][0]~3_combout\);

-- Location: LCCOMB_X109_Y37_N18
\Unit1|unit2|memory[5][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~3_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][0]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][3][0]~2_combout\);

-- Location: LCCOMB_X112_Y38_N16
\Unit1|unit2|memory~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~2_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(0)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][0][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][0]~2_combout\,
	datac => \Unit1|data_block\(0),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~2_combout\);

-- Location: LCCOMB_X112_Y38_N12
\Unit1|unit2|memory[5][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~2_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~2_combout\,
	datac => \Unit1|unit2|memory[5][0][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][0]~1_combout\);

-- Location: LCCOMB_X112_Y38_N30
\Unit1|unit2|memory[5][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][0]~4_combout\ = \Unit1|unit2|memory[5][0][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[5][0][0]~4_combout\);

-- Location: LCCOMB_X103_Y33_N4
\Unit1|unit2|memory[5][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][0]~7_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (!\address[1]~input_o\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][0]~7_combout\);

-- Location: FF_X112_Y38_N7
\Unit1|unit2|memory[5][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][0]~_emulated_q\);

-- Location: LCCOMB_X112_Y38_N6
\Unit1|unit2|memory[5][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][0]~3_combout\ = \Unit1|unit2|memory[5][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][0]~3_combout\);

-- Location: LCCOMB_X112_Y38_N4
\Unit1|unit2|memory[5][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~2_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][0][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][0]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~2_combout\,
	combout => \Unit1|unit2|memory[5][0][0]~2_combout\);

-- Location: LCCOMB_X112_Y38_N0
\Unit1|unit2|memory~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~1_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(32))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][2][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(32),
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[5][2][0]~2_combout\,
	combout => \Unit1|unit2|memory~1_combout\);

-- Location: LCCOMB_X112_Y38_N18
\Unit1|unit2|memory[5][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~1_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][0]~1_combout\,
	datac => \Unit1|unit2|memory~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][0]~1_combout\);

-- Location: LCCOMB_X112_Y38_N14
\Unit1|unit2|memory[5][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][0]~4_combout\ = \Unit1|unit2|memory[5][2][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[5][2][0]~4_combout\);

-- Location: LCCOMB_X112_Y40_N8
\Unit1|unit2|memory[5][2][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~4_combout\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[5][2][0]~7_combout\);

-- Location: FF_X112_Y38_N23
\Unit1|unit2|memory[5][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][0]~_emulated_q\);

-- Location: LCCOMB_X112_Y38_N22
\Unit1|unit2|memory[5][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][0]~3_combout\ = \Unit1|unit2|memory[5][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][0]~3_combout\);

-- Location: LCCOMB_X112_Y38_N28
\Unit1|unit2|memory[5][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~1_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][0]~3_combout\,
	datab => \Unit1|unit2|memory~1_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][2][0]~2_combout\);

-- Location: LCCOMB_X112_Y38_N24
\Unit1|unit2|Mux143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~0_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[5][2][0]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[5][0][0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[5][0][0]~2_combout\,
	datad => \Unit1|unit2|memory[5][2][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~0_combout\);

-- Location: LCCOMB_X113_Y36_N0
\Unit1|unit2|memory~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~0_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(16))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|data_block\(16),
	datad => \Unit1|unit2|memory[5][1][0]~2_combout\,
	combout => \Unit1|unit2|memory~0_combout\);

-- Location: LCCOMB_X113_Y36_N10
\Unit1|unit2|memory[5][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~0_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][1][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~0_combout\,
	datac => \Unit1|unit2|memory[5][1][0]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][0]~1_combout\);

-- Location: LCCOMB_X113_Y36_N22
\Unit1|unit2|memory[5][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][0]~4_combout\ = \Unit1|unit2|memory[5][1][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][1][0]~1_combout\,
	datac => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[5][1][0]~4_combout\);

-- Location: LCCOMB_X107_Y34_N24
\Unit1|unit2|memory[5][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit1|Decoder0~4_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][0]~7_combout\);

-- Location: FF_X113_Y36_N13
\Unit1|unit2|memory[5][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][0]~_emulated_q\);

-- Location: LCCOMB_X113_Y36_N12
\Unit1|unit2|memory[5][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][0]~3_combout\ = \Unit1|unit2|memory[5][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][0]~3_combout\);

-- Location: LCCOMB_X113_Y36_N26
\Unit1|unit2|memory[5][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~0_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][0]~3_combout\,
	datab => \Unit1|unit2|memory~0_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][1][0]~2_combout\);

-- Location: LCCOMB_X110_Y37_N2
\Unit1|unit2|Mux143~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux143~0_combout\ & (\Unit1|unit2|memory[5][3][0]~2_combout\)) # (!\Unit1|unit2|Mux143~0_combout\ & ((\Unit1|unit2|memory[5][1][0]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux143~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[5][3][0]~2_combout\,
	datac => \Unit1|unit2|Mux143~0_combout\,
	datad => \Unit1|unit2|memory[5][1][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~1_combout\);

-- Location: LCCOMB_X109_Y37_N30
\Unit1|unit2|memory~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~7_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(48)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][3][0]~2_combout\,
	datad => \Unit1|data_block\(48),
	combout => \Unit1|unit2|memory~7_combout\);

-- Location: LCCOMB_X109_Y37_N6
\Unit1|unit2|memory[6][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~7_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][3][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][0]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~7_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][0]~1_combout\);

-- Location: LCCOMB_X109_Y37_N24
\Unit1|unit2|memory[6][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][0]~4_combout\ = \Unit1|unit2|memory[6][3][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][0]~1_combout\,
	datac => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[6][3][0]~4_combout\);

-- Location: LCCOMB_X110_Y33_N8
\Unit1|unit2|memory[6][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~5_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][0]~7_combout\);

-- Location: FF_X109_Y37_N1
\Unit1|unit2|memory[6][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][0]~_emulated_q\);

-- Location: LCCOMB_X109_Y37_N0
\Unit1|unit2|memory[6][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][0]~3_combout\ = \Unit1|unit2|memory[6][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][0]~3_combout\);

-- Location: LCCOMB_X109_Y37_N14
\Unit1|unit2|memory[6][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~7_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][3][0]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][0]~2_combout\);

-- Location: LCCOMB_X113_Y37_N22
\Unit1|unit2|memory~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~4_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(32)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][2][0]~2_combout\,
	datad => \Unit1|data_block\(32),
	combout => \Unit1|unit2|memory~4_combout\);

-- Location: LCCOMB_X113_Y37_N28
\Unit1|unit2|memory[6][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~4_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][2][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~4_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][0]~1_combout\);

-- Location: LCCOMB_X113_Y37_N24
\Unit1|unit2|memory[6][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][0]~4_combout\ = \Unit1|unit2|memory[6][2][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][2][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[6][2][0]~4_combout\);

-- Location: LCCOMB_X111_Y40_N26
\Unit1|unit2|memory[6][2][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit2|memory[7][2][0]~7_combout\ & \Unit1|unit1|Decoder0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][2][0]~7_combout\,
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory[6][2][0]~7_combout\);

-- Location: FF_X113_Y37_N17
\Unit1|unit2|memory[6][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][0]~_emulated_q\);

-- Location: LCCOMB_X113_Y37_N16
\Unit1|unit2|memory[6][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][0]~3_combout\ = \Unit1|unit2|memory[6][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][0]~3_combout\);

-- Location: LCCOMB_X113_Y37_N26
\Unit1|unit2|memory[6][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~4_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][2][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][0]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~4_combout\,
	combout => \Unit1|unit2|memory[6][2][0]~2_combout\);

-- Location: LCCOMB_X112_Y37_N20
\Unit1|unit2|memory~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~6_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(0)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][0][0]~2_combout\,
	datac => \Unit1|data_block\(0),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~6_combout\);

-- Location: LCCOMB_X112_Y37_N28
\Unit1|unit2|memory[6][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~6_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][0][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~6_combout\,
	datab => \Unit1|unit2|memory[6][0][0]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][0]~1_combout\);

-- Location: LCCOMB_X112_Y37_N0
\Unit1|unit2|memory[6][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][0]~4_combout\ = \Unit1|unit2|memory[6][0][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][0][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[6][0][0]~4_combout\);

-- Location: LCCOMB_X112_Y37_N30
\Unit1|unit2|memory[6][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][0]~7_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (!\address[1]~input_o\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][0]~7_combout\);

-- Location: FF_X112_Y37_N1
\Unit1|unit2|memory[6][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[6][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][0]~_emulated_q\);

-- Location: LCCOMB_X112_Y37_N2
\Unit1|unit2|memory[6][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][0]~3_combout\ = \Unit1|unit2|memory[6][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][0]~3_combout\);

-- Location: LCCOMB_X112_Y37_N12
\Unit1|unit2|memory[6][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~6_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~6_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[6][0][0]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][0][0]~2_combout\);

-- Location: LCCOMB_X101_Y33_N12
\Unit1|unit2|memory~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~5_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(16)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][0]~2_combout\,
	datac => \Unit1|data_block\(16),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~5_combout\);

-- Location: LCCOMB_X101_Y33_N24
\Unit1|unit2|memory[6][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~5_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][1][0]~1_combout\,
	datac => \Unit1|unit2|memory~5_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][0]~1_combout\);

-- Location: LCCOMB_X105_Y33_N24
\Unit1|unit2|memory[6][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[6][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(0),
	datab => \Unit1|unit2|memory[6][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][0]~4_combout\);

-- Location: LCCOMB_X110_Y33_N22
\Unit1|unit2|memory[6][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit1|Decoder0~5_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][0]~7_combout\);

-- Location: FF_X101_Y33_N29
\Unit1|unit2|memory[6][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][0]~_emulated_q\);

-- Location: LCCOMB_X101_Y33_N28
\Unit1|unit2|memory[6][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][0]~3_combout\ = \Unit1|unit2|memory[6][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][0]~3_combout\);

-- Location: LCCOMB_X101_Y33_N22
\Unit1|unit2|memory[6][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~5_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~5_combout\,
	datab => \Unit1|unit2|memory[6][1][0]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][0]~2_combout\);

-- Location: LCCOMB_X110_Y37_N16
\Unit1|unit2|Mux143~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][0]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][0]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~2_combout\);

-- Location: LCCOMB_X110_Y37_N14
\Unit1|unit2|Mux143~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux143~2_combout\ & (\Unit1|unit2|memory[6][3][0]~2_combout\)) # (!\Unit1|unit2|Mux143~2_combout\ & ((\Unit1|unit2|memory[6][2][0]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux143~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][0]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][2][0]~2_combout\,
	datad => \Unit1|unit2|Mux143~2_combout\,
	combout => \Unit1|unit2|Mux143~3_combout\);

-- Location: LCCOMB_X114_Y41_N30
\Unit1|unit2|memory~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~11_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(48)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][3][0]~2_combout\,
	datac => \Unit1|data_block\(48),
	combout => \Unit1|unit2|memory~11_combout\);

-- Location: LCCOMB_X114_Y41_N20
\Unit1|unit2|memory[4][3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~11_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][0]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory~11_combout\,
	combout => \Unit1|unit2|memory[4][3][0]~1_combout\);

-- Location: LCCOMB_X114_Y41_N12
\Unit1|unit2|memory[4][3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][0]~4_combout\ = \Unit1|unit2|memory[4][3][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[4][3][0]~4_combout\);

-- Location: LCCOMB_X110_Y34_N24
\Unit1|unit2|memory[4][3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~6_combout\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][0]~7_combout\);

-- Location: FF_X114_Y41_N17
\Unit1|unit2|memory[4][3][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][0]~_emulated_q\);

-- Location: LCCOMB_X114_Y41_N16
\Unit1|unit2|memory[4][3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][0]~3_combout\ = \Unit1|unit2|memory[4][3][0]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][0]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][0]~3_combout\);

-- Location: LCCOMB_X114_Y41_N18
\Unit1|unit2|memory[4][3][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~11_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~11_combout\,
	datab => \Unit1|unit2|memory[4][3][0]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][0]~2_combout\);

-- Location: LCCOMB_X114_Y40_N18
\Unit1|unit2|memory~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~8_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(32))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][2][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(32),
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[4][2][0]~2_combout\,
	combout => \Unit1|unit2|memory~8_combout\);

-- Location: LCCOMB_X114_Y40_N0
\Unit1|unit2|memory[4][2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~8_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~8_combout\,
	datab => \Unit1|unit2|memory[4][2][0]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][0]~1_combout\);

-- Location: LCCOMB_X114_Y40_N28
\Unit1|unit2|memory[4][2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][0]~4_combout\ = \Unit1|unit2|memory[4][2][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][2][0]~1_combout\,
	datac => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[4][2][0]~4_combout\);

-- Location: LCCOMB_X102_Y33_N20
\Unit1|unit2|memory[4][2][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][0]~7_combout\ = (\address[1]~input_o\ & (\Unit1|unit1|Decoder0~6_combout\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][0]~7_combout\);

-- Location: FF_X114_Y40_N25
\Unit1|unit2|memory[4][2][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][0]~_emulated_q\);

-- Location: LCCOMB_X114_Y40_N24
\Unit1|unit2|memory[4][2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][0]~3_combout\ = \Unit1|unit2|memory[4][2][0]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][0]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][0]~3_combout\);

-- Location: LCCOMB_X114_Y40_N22
\Unit1|unit2|memory[4][2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~8_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][2][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][2][0]~3_combout\,
	datac => \Unit1|unit2|memory~8_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][0]~2_combout\);

-- Location: LCCOMB_X112_Y37_N22
\Unit1|unit2|memory~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~10_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(0)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][0][0]~2_combout\,
	datac => \Unit1|data_block\(0),
	combout => \Unit1|unit2|memory~10_combout\);

-- Location: LCCOMB_X112_Y37_N10
\Unit1|unit2|memory[4][0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~10_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][0][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][0]~1_combout\,
	datab => \Unit1|unit2|memory~10_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][0]~1_combout\);

-- Location: LCCOMB_X114_Y37_N22
\Unit1|unit2|memory[4][0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][0]~4_combout\ = \Unit1|tempDataIn\(0) $ (\Unit1|unit2|memory[4][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(0),
	datad => \Unit1|unit2|memory[4][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][0]~4_combout\);

-- Location: LCCOMB_X102_Y33_N6
\Unit1|unit2|memory[4][0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][0]~7_combout\ = (!\address[1]~input_o\ & (\Unit1|unit1|Decoder0~6_combout\ & \Unit1|unit2|memory[7][2][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[7][2][0]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][0]~7_combout\);

-- Location: FF_X114_Y37_N9
\Unit1|unit2|memory[4][0][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][0]~_emulated_q\);

-- Location: LCCOMB_X114_Y37_N8
\Unit1|unit2|memory[4][0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][0]~3_combout\ = \Unit1|unit2|memory[4][0][0]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][0]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][0]~3_combout\);

-- Location: LCCOMB_X114_Y37_N30
\Unit1|unit2|memory[4][0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~10_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][0][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][0][0]~3_combout\,
	datac => \Unit1|unit2|memory~10_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][0]~2_combout\);

-- Location: LCCOMB_X114_Y39_N10
\Unit1|unit2|memory~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~9_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(16))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][1][0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(16),
	datac => \Unit1|unit2|memory[4][1][0]~2_combout\,
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~9_combout\);

-- Location: LCCOMB_X114_Y39_N12
\Unit1|unit2|memory[4][1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][0]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~9_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][0]~1_combout\,
	datab => \Unit1|unit2|memory~9_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][0]~1_combout\);

-- Location: LCCOMB_X114_Y39_N24
\Unit1|unit2|memory[4][1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][0]~4_combout\ = \Unit1|unit2|memory[4][1][0]~1_combout\ $ (\Unit1|tempDataIn\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][0]~1_combout\,
	datad => \Unit1|tempDataIn\(0),
	combout => \Unit1|unit2|memory[4][1][0]~4_combout\);

-- Location: LCCOMB_X105_Y34_N28
\Unit1|unit2|memory[4][1][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][0]~7_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (!\address[1]~input_o\ & \Unit1|unit2|memory[7][1][0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[7][1][0]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][0]~7_combout\);

-- Location: FF_X114_Y39_N21
\Unit1|unit2|memory[4][1][0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][0]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][0]~_emulated_q\);

-- Location: LCCOMB_X114_Y39_N20
\Unit1|unit2|memory[4][1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][0]~3_combout\ = \Unit1|unit2|memory[4][1][0]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][0]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][0]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][0]~3_combout\);

-- Location: LCCOMB_X114_Y39_N6
\Unit1|unit2|memory[4][1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][0]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~9_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[4][1][0]~3_combout\,
	datac => \Unit1|unit2|memory~9_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][1][0]~2_combout\);

-- Location: LCCOMB_X110_Y37_N12
\Unit1|unit2|Mux143~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[4][1][0]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[4][0][0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][0][0]~2_combout\,
	datad => \Unit1|unit2|memory[4][1][0]~2_combout\,
	combout => \Unit1|unit2|Mux143~4_combout\);

-- Location: LCCOMB_X110_Y37_N18
\Unit1|unit2|Mux143~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux143~4_combout\ & (\Unit1|unit2|memory[4][3][0]~2_combout\)) # (!\Unit1|unit2|Mux143~4_combout\ & ((\Unit1|unit2|memory[4][2][0]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux143~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[4][3][0]~2_combout\,
	datac => \Unit1|unit2|memory[4][2][0]~2_combout\,
	datad => \Unit1|unit2|Mux143~4_combout\,
	combout => \Unit1|unit2|Mux143~5_combout\);

-- Location: LCCOMB_X110_Y37_N24
\Unit1|unit2|Mux143~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~6_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\Unit1|unit2|Mux143~3_combout\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & ((\Unit1|unit2|Mux143~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux143~3_combout\,
	datad => \Unit1|unit2|Mux143~5_combout\,
	combout => \Unit1|unit2|Mux143~6_combout\);

-- Location: LCCOMB_X110_Y37_N28
\Unit1|unit2|Mux143~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux143~6_combout\ & (\Unit1|unit2|Mux143~8_combout\)) # (!\Unit1|unit2|Mux143~6_combout\ & ((\Unit1|unit2|Mux143~1_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux143~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux143~8_combout\,
	datab => \Unit1|unit2|Mux143~1_combout\,
	datac => \address[2]~input_o\,
	datad => \Unit1|unit2|Mux143~6_combout\,
	combout => \Unit1|unit2|Mux143~9_combout\);

-- Location: LCCOMB_X110_Y37_N4
\Unit1|unit2|Mux143~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux143~20_combout\ = (\address[4]~input_o\ & ((\Unit1|unit2|Mux143~9_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit2|Mux143~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux143~19_combout\,
	datad => \Unit1|unit2|Mux143~9_combout\,
	combout => \Unit1|unit2|Mux143~20_combout\);

-- Location: LCCOMB_X110_Y28_N10
\Unit1|unit2|data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|data_out[0]~0_combout\ = (\Mre~input_o\ & (!\Mwe~input_o\ & \Unit1|data_enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mre~input_o\,
	datab => \Mwe~input_o\,
	datad => \Unit1|data_enable~q\,
	combout => \Unit1|unit2|data_out[0]~0_combout\);

-- Location: FF_X110_Y37_N5
\Unit1|unit2|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux143~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(0));

-- Location: LCCOMB_X109_Y31_N28
\Unit1|data_out_cpu[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[0]~feeder_combout\ = \Unit1|unit2|data_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|data_out\(0),
	combout => \Unit1|data_out_cpu[0]~feeder_combout\);

-- Location: LCCOMB_X107_Y28_N8
\Unit1|data_out_cpu[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[0]~0_combout\ = (!\reset~input_o\ & (\controller_en~q\ & \Unit1|state.s2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \controller_en~q\,
	datad => \Unit1|state.s2~q\,
	combout => \Unit1|data_out_cpu[0]~0_combout\);

-- Location: FF_X109_Y31_N29
\Unit1|data_out_cpu[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[0]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(0));

-- Location: LCCOMB_X109_Y31_N24
\data_out[0]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[0]~reg0feeder_combout\ = \Unit1|data_out_cpu\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(0),
	combout => \data_out[0]~reg0feeder_combout\);

-- Location: FF_X109_Y31_N25
\data_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[0]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[0]~reg0_q\);

-- Location: LCCOMB_X108_Y33_N4
\Unit1|data_block[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[1]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(1),
	combout => \Unit1|data_block[1]~feeder_combout\);

-- Location: FF_X108_Y33_N5
\Unit1|data_block[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[1]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(1));

-- Location: LCCOMB_X110_Y36_N6
\Unit1|unit2|memory~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~50_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(1))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][0][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(1),
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|unit2|memory[2][0][1]~2_combout\,
	combout => \Unit1|unit2|memory~50_combout\);

-- Location: LCCOMB_X110_Y36_N2
\Unit1|unit2|memory[2][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~50_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][0][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~50_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][0][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][1]~1_combout\);

-- Location: IOIBUF_X115_Y46_N8
\data_in[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(1),
	o => \data_in[1]~input_o\);

-- Location: LCCOMB_X114_Y42_N0
\Unit1|tempDataIn[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Unit1|tempDataIn[1]~feeder_combout\);

-- Location: FF_X114_Y42_N1
\Unit1|tempDataIn[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[1]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(1));

-- Location: LCCOMB_X110_Y36_N24
\Unit1|unit2|memory[2][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][1]~4_combout\ = \Unit1|unit2|memory[2][0][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][1]~1_combout\,
	datac => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[2][0][1]~4_combout\);

-- Location: FF_X110_Y36_N5
\Unit1|unit2|memory[2][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][1]~_emulated_q\);

-- Location: LCCOMB_X110_Y36_N4
\Unit1|unit2|memory[2][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][1]~3_combout\ = \Unit1|unit2|memory[2][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][1]~3_combout\);

-- Location: LCCOMB_X110_Y36_N10
\Unit1|unit2|memory[2][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~50_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][0][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][1]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~50_combout\,
	combout => \Unit1|unit2|memory[2][0][1]~2_combout\);

-- Location: FF_X108_Y33_N19
\Unit1|data_block[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(17));

-- Location: LCCOMB_X110_Y36_N18
\Unit1|unit2|memory~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~49_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(17)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][1][1]~2_combout\,
	datad => \Unit1|data_block\(17),
	combout => \Unit1|unit2|memory~49_combout\);

-- Location: LCCOMB_X110_Y36_N0
\Unit1|unit2|memory[2][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~49_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~49_combout\,
	datac => \Unit1|unit2|memory[2][1][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][1]~1_combout\);

-- Location: LCCOMB_X110_Y36_N8
\Unit1|unit2|memory[2][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][1]~4_combout\ = \Unit1|unit2|memory[2][1][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][1]~1_combout\,
	datac => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[2][1][1]~4_combout\);

-- Location: FF_X110_Y36_N21
\Unit1|unit2|memory[2][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][1]~_emulated_q\);

-- Location: LCCOMB_X110_Y36_N20
\Unit1|unit2|memory[2][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][1]~3_combout\ = \Unit1|unit2|memory[2][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][1]~3_combout\);

-- Location: LCCOMB_X110_Y36_N26
\Unit1|unit2|memory[2][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~49_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~49_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[2][1][1]~3_combout\,
	combout => \Unit1|unit2|memory[2][1][1]~2_combout\);

-- Location: LCCOMB_X109_Y36_N10
\Unit1|unit2|Mux142~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~10_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[2][1][1]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[2][0][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][0][1]~2_combout\,
	datad => \Unit1|unit2|memory[2][1][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~10_combout\);

-- Location: LCCOMB_X105_Y33_N20
\Unit1|data_block[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[49]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(49),
	combout => \Unit1|data_block[49]~feeder_combout\);

-- Location: FF_X105_Y33_N21
\Unit1|data_block[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[49]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(49));

-- Location: LCCOMB_X110_Y39_N22
\Unit1|unit2|memory~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~51_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(49))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][3][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(49),
	datac => \Unit1|unit2|memory[2][3][1]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~51_combout\);

-- Location: LCCOMB_X110_Y39_N6
\Unit1|unit2|memory[2][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~51_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][1]~1_combout\,
	datab => \Unit1|unit2|memory~51_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][1]~1_combout\);

-- Location: LCCOMB_X110_Y39_N20
\Unit1|unit2|memory[2][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[2][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[2][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][1]~4_combout\);

-- Location: FF_X110_Y39_N9
\Unit1|unit2|memory[2][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][1]~_emulated_q\);

-- Location: LCCOMB_X110_Y39_N8
\Unit1|unit2|memory[2][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][1]~3_combout\ = \Unit1|unit2|memory[2][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][1]~3_combout\);

-- Location: LCCOMB_X110_Y39_N18
\Unit1|unit2|memory[2][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~51_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~51_combout\,
	datac => \Unit1|unit2|memory[2][3][1]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][3][1]~2_combout\);

-- Location: FF_X105_Y33_N3
\Unit1|data_block[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(33),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(33));

-- Location: LCCOMB_X113_Y33_N6
\Unit1|unit2|memory~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~48_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(33)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][1]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(33),
	combout => \Unit1|unit2|memory~48_combout\);

-- Location: LCCOMB_X113_Y33_N16
\Unit1|unit2|memory[2][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~48_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][2][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~48_combout\,
	datac => \Unit1|unit2|memory[2][2][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][1]~1_combout\);

-- Location: LCCOMB_X113_Y33_N8
\Unit1|unit2|memory[2][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[2][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[2][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][1]~4_combout\);

-- Location: FF_X113_Y33_N25
\Unit1|unit2|memory[2][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][1]~_emulated_q\);

-- Location: LCCOMB_X113_Y33_N24
\Unit1|unit2|memory[2][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][1]~3_combout\ = \Unit1|unit2|memory[2][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][1]~3_combout\);

-- Location: LCCOMB_X113_Y33_N26
\Unit1|unit2|memory[2][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~48_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~48_combout\,
	datab => \Unit1|unit2|memory[2][2][1]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][2][1]~2_combout\);

-- Location: LCCOMB_X109_Y36_N12
\Unit1|unit2|Mux142~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~11_combout\ = (\Unit1|unit2|Mux142~10_combout\ & (((\Unit1|unit2|memory[2][3][1]~2_combout\)) # (!\address[1]~input_o\))) # (!\Unit1|unit2|Mux142~10_combout\ & (\address[1]~input_o\ & ((\Unit1|unit2|memory[2][2][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux142~10_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][3][1]~2_combout\,
	datad => \Unit1|unit2|memory[2][2][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~11_combout\);

-- Location: LCCOMB_X105_Y39_N12
\Unit1|unit2|memory~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~63_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(49))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][3][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(49),
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|unit2|memory[3][3][1]~2_combout\,
	combout => \Unit1|unit2|memory~63_combout\);

-- Location: LCCOMB_X105_Y39_N18
\Unit1|unit2|memory[3][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~63_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][3][1]~1_combout\,
	datac => \Unit1|unit2|memory~63_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][1]~1_combout\);

-- Location: LCCOMB_X106_Y39_N28
\Unit1|unit2|memory[3][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][1]~4_combout\ = \Unit1|unit2|memory[3][3][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[3][3][1]~4_combout\);

-- Location: FF_X106_Y39_N29
\Unit1|unit2|memory[3][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[3][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][1]~_emulated_q\);

-- Location: LCCOMB_X105_Y39_N0
\Unit1|unit2|memory[3][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][1]~3_combout\ = \Unit1|unit2|memory[3][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][1]~3_combout\);

-- Location: LCCOMB_X105_Y39_N14
\Unit1|unit2|memory[3][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~63_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~63_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[3][3][1]~3_combout\,
	combout => \Unit1|unit2|memory[3][3][1]~2_combout\);

-- Location: LCCOMB_X111_Y38_N4
\Unit1|unit2|memory~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~60_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(17)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][1][1]~2_combout\,
	datad => \Unit1|data_block\(17),
	combout => \Unit1|unit2|memory~60_combout\);

-- Location: LCCOMB_X111_Y38_N10
\Unit1|unit2|memory[3][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~60_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][1]~1_combout\,
	datab => \Unit1|unit2|memory~60_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][1]~1_combout\);

-- Location: LCCOMB_X111_Y38_N26
\Unit1|unit2|memory[3][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][1]~4_combout\ = \Unit1|unit2|memory[3][1][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[3][1][1]~4_combout\);

-- Location: FF_X111_Y38_N17
\Unit1|unit2|memory[3][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][1]~_emulated_q\);

-- Location: LCCOMB_X111_Y38_N16
\Unit1|unit2|memory[3][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][1]~3_combout\ = \Unit1|unit2|memory[3][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][1]~3_combout\);

-- Location: LCCOMB_X111_Y38_N30
\Unit1|unit2|memory[3][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~60_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][1][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][1]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~60_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][1]~2_combout\);

-- Location: LCCOMB_X106_Y37_N14
\Unit1|unit2|memory~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~61_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(33))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(33),
	datad => \Unit1|unit2|memory[3][2][1]~2_combout\,
	combout => \Unit1|unit2|memory~61_combout\);

-- Location: LCCOMB_X106_Y37_N10
\Unit1|unit2|memory[3][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~61_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][2][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~61_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][2][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][1]~1_combout\);

-- Location: LCCOMB_X106_Y37_N8
\Unit1|unit2|memory[3][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][1]~4_combout\ = \Unit1|unit2|memory[3][2][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[3][2][1]~4_combout\);

-- Location: FF_X106_Y37_N17
\Unit1|unit2|memory[3][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][1]~_emulated_q\);

-- Location: LCCOMB_X106_Y37_N16
\Unit1|unit2|memory[3][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][1]~3_combout\ = \Unit1|unit2|memory[3][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][1]~3_combout\);

-- Location: LCCOMB_X106_Y37_N26
\Unit1|unit2|memory[3][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~61_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~61_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[3][2][1]~3_combout\,
	combout => \Unit1|unit2|memory[3][2][1]~2_combout\);

-- Location: LCCOMB_X103_Y36_N18
\Unit1|unit2|memory~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~62_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(1)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][1]~2_combout\,
	datac => \Unit1|data_block\(1),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~62_combout\);

-- Location: LCCOMB_X103_Y36_N28
\Unit1|unit2|memory[3][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~62_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][1]~1_combout\,
	datac => \Unit1|unit2|memory~62_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][1]~1_combout\);

-- Location: LCCOMB_X103_Y36_N8
\Unit1|unit2|memory[3][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[3][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[3][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][1]~4_combout\);

-- Location: FF_X103_Y36_N21
\Unit1|unit2|memory[3][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][1]~_emulated_q\);

-- Location: LCCOMB_X103_Y36_N20
\Unit1|unit2|memory[3][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][1]~3_combout\ = \Unit1|unit2|memory[3][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][1]~3_combout\);

-- Location: LCCOMB_X103_Y36_N26
\Unit1|unit2|memory[3][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~62_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~62_combout\,
	datac => \Unit1|unit2|memory[3][0][1]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][1]~2_combout\);

-- Location: LCCOMB_X108_Y36_N12
\Unit1|unit2|Mux142~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][1]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[3][0][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][2][1]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~17_combout\);

-- Location: LCCOMB_X109_Y36_N26
\Unit1|unit2|Mux142~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux142~17_combout\ & (\Unit1|unit2|memory[3][3][1]~2_combout\)) # (!\Unit1|unit2|Mux142~17_combout\ & ((\Unit1|unit2|memory[3][1][1]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux142~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[3][3][1]~2_combout\,
	datac => \Unit1|unit2|memory[3][1][1]~2_combout\,
	datad => \Unit1|unit2|Mux142~17_combout\,
	combout => \Unit1|unit2|Mux142~18_combout\);

-- Location: LCCOMB_X107_Y33_N16
\Unit1|unit2|memory~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~56_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(33)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|unit2|memory[0][2][1]~2_combout\,
	datad => \Unit1|data_block\(33),
	combout => \Unit1|unit2|memory~56_combout\);

-- Location: LCCOMB_X107_Y33_N2
\Unit1|unit2|memory[0][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~56_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][1]~1_combout\,
	datac => \Unit1|unit2|memory~56_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][1]~1_combout\);

-- Location: LCCOMB_X107_Y32_N24
\Unit1|unit2|memory[0][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][1]~4_combout\ = \Unit1|unit2|memory[0][2][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][2][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[0][2][1]~4_combout\);

-- Location: FF_X107_Y33_N29
\Unit1|unit2|memory[0][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][1]~_emulated_q\);

-- Location: LCCOMB_X107_Y33_N28
\Unit1|unit2|memory[0][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][1]~3_combout\ = \Unit1|unit2|memory[0][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][1]~3_combout\);

-- Location: LCCOMB_X107_Y33_N30
\Unit1|unit2|memory[0][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~56_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][2][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[0][2][1]~3_combout\,
	datac => \Unit1|unit2|memory~56_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][2][1]~2_combout\);

-- Location: LCCOMB_X108_Y33_N20
\Unit1|unit2|memory~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~58_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(1)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][0][1]~2_combout\,
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(1),
	combout => \Unit1|unit2|memory~58_combout\);

-- Location: LCCOMB_X108_Y33_N2
\Unit1|unit2|memory[0][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~58_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][1]~1_combout\,
	datac => \Unit1|unit2|memory~58_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][1]~1_combout\);

-- Location: LCCOMB_X106_Y33_N24
\Unit1|unit2|memory[0][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[0][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[0][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][1]~4_combout\);

-- Location: FF_X106_Y33_N25
\Unit1|unit2|memory[0][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[0][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][1]~_emulated_q\);

-- Location: LCCOMB_X108_Y33_N10
\Unit1|unit2|memory[0][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][1]~3_combout\ = \Unit1|unit2|memory[0][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][1]~3_combout\);

-- Location: LCCOMB_X108_Y33_N8
\Unit1|unit2|memory[0][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~58_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~58_combout\,
	datab => \Unit1|unit2|memory[0][0][1]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][0][1]~2_combout\);

-- Location: LCCOMB_X108_Y33_N26
\Unit1|unit2|memory~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~57_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(17)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][1][1]~2_combout\,
	datac => \Unit1|data_block\(17),
	combout => \Unit1|unit2|memory~57_combout\);

-- Location: LCCOMB_X108_Y33_N24
\Unit1|unit2|memory[0][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~57_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][1][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~57_combout\,
	datab => \Unit1|unit2|memory[0][1][1]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][1]~1_combout\);

-- Location: LCCOMB_X108_Y33_N18
\Unit1|unit2|memory[0][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][1]~4_combout\ = \Unit1|unit2|memory[0][1][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][1][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[0][1][1]~4_combout\);

-- Location: FF_X108_Y33_N15
\Unit1|unit2|memory[0][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][1]~_emulated_q\);

-- Location: LCCOMB_X108_Y33_N14
\Unit1|unit2|memory[0][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][1]~3_combout\ = \Unit1|unit2|memory[0][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][1]~3_combout\);

-- Location: LCCOMB_X108_Y33_N28
\Unit1|unit2|memory[0][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~57_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~57_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][1][1]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][1]~2_combout\);

-- Location: LCCOMB_X108_Y33_N16
\Unit1|unit2|Mux142~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~14_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[0][1][1]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[0][0][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][0][1]~2_combout\,
	datad => \Unit1|unit2|memory[0][1][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~14_combout\);

-- Location: LCCOMB_X105_Y40_N18
\Unit1|unit2|memory~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~59_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(49)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|unit2|memory[0][3][1]~2_combout\,
	datad => \Unit1|data_block\(49),
	combout => \Unit1|unit2|memory~59_combout\);

-- Location: LCCOMB_X105_Y40_N16
\Unit1|unit2|memory[0][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~59_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][1]~1_combout\,
	datac => \Unit1|unit2|memory~59_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][1]~1_combout\);

-- Location: LCCOMB_X105_Y40_N8
\Unit1|unit2|memory[0][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][1]~4_combout\ = \Unit1|unit2|memory[0][3][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[0][3][1]~4_combout\);

-- Location: FF_X105_Y40_N13
\Unit1|unit2|memory[0][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][1]~_emulated_q\);

-- Location: LCCOMB_X105_Y40_N12
\Unit1|unit2|memory[0][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][1]~3_combout\ = \Unit1|unit2|memory[0][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][1]~3_combout\);

-- Location: LCCOMB_X105_Y40_N14
\Unit1|unit2|memory[0][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~59_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~59_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][3][1]~3_combout\,
	combout => \Unit1|unit2|memory[0][3][1]~2_combout\);

-- Location: LCCOMB_X109_Y36_N22
\Unit1|unit2|Mux142~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux142~14_combout\ & ((\Unit1|unit2|memory[0][3][1]~2_combout\))) # (!\Unit1|unit2|Mux142~14_combout\ & (\Unit1|unit2|memory[0][2][1]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux142~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][2][1]~2_combout\,
	datac => \Unit1|unit2|Mux142~14_combout\,
	datad => \Unit1|unit2|memory[0][3][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~15_combout\);

-- Location: LCCOMB_X101_Y36_N20
\Unit1|unit2|memory~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~55_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(49))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][3][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|data_block\(49),
	datad => \Unit1|unit2|memory[1][3][1]~2_combout\,
	combout => \Unit1|unit2|memory~55_combout\);

-- Location: LCCOMB_X101_Y36_N16
\Unit1|unit2|memory[1][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~55_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][3][1]~1_combout\,
	datac => \Unit1|unit2|memory~55_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][1]~1_combout\);

-- Location: LCCOMB_X101_Y36_N30
\Unit1|unit2|memory[1][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[1][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[1][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][1]~4_combout\);

-- Location: FF_X101_Y36_N19
\Unit1|unit2|memory[1][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][1]~_emulated_q\);

-- Location: LCCOMB_X101_Y36_N18
\Unit1|unit2|memory[1][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][1]~3_combout\ = \Unit1|unit2|memory[1][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][1]~3_combout\);

-- Location: LCCOMB_X101_Y36_N24
\Unit1|unit2|memory[1][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~55_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~55_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][3][1]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][1]~2_combout\);

-- Location: LCCOMB_X107_Y36_N26
\Unit1|unit2|memory~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~53_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(33))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|data_block\(33),
	datac => \Unit1|unit2|memory[1][2][1]~2_combout\,
	combout => \Unit1|unit2|memory~53_combout\);

-- Location: LCCOMB_X107_Y36_N10
\Unit1|unit2|memory[1][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~53_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~53_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][1]~1_combout\);

-- Location: LCCOMB_X107_Y36_N8
\Unit1|unit2|memory[1][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][1]~4_combout\ = \Unit1|unit2|memory[1][2][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][2][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[1][2][1]~4_combout\);

-- Location: FF_X107_Y36_N1
\Unit1|unit2|memory[1][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][1]~_emulated_q\);

-- Location: LCCOMB_X107_Y36_N0
\Unit1|unit2|memory[1][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][1]~3_combout\ = \Unit1|unit2|memory[1][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][1]~3_combout\);

-- Location: LCCOMB_X107_Y36_N6
\Unit1|unit2|memory[1][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~53_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][2][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][1]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~53_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][1]~2_combout\);

-- Location: LCCOMB_X112_Y39_N12
\Unit1|unit2|memory~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~54_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(1)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][1]~2_combout\,
	datac => \Unit1|data_block\(1),
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~54_combout\);

-- Location: LCCOMB_X112_Y39_N18
\Unit1|unit2|memory[1][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~54_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][0][1]~1_combout\,
	datac => \Unit1|unit2|memory~54_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][1]~1_combout\);

-- Location: LCCOMB_X112_Y39_N30
\Unit1|unit2|memory[1][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[1][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[1][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][1]~4_combout\);

-- Location: FF_X112_Y39_N29
\Unit1|unit2|memory[1][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][1]~_emulated_q\);

-- Location: LCCOMB_X112_Y39_N28
\Unit1|unit2|memory[1][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][1]~3_combout\ = \Unit1|unit2|memory[1][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][1]~3_combout\);

-- Location: LCCOMB_X112_Y39_N22
\Unit1|unit2|memory[1][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~54_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~54_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[1][0][1]~3_combout\,
	combout => \Unit1|unit2|memory[1][0][1]~2_combout\);

-- Location: LCCOMB_X109_Y36_N14
\Unit1|unit2|Mux142~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~12_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|memory[1][2][1]~2_combout\) # ((\address[0]~input_o\)))) # (!\address[1]~input_o\ & (((!\address[0]~input_o\ & \Unit1|unit2|memory[1][0][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][1]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \address[0]~input_o\,
	datad => \Unit1|unit2|memory[1][0][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~12_combout\);

-- Location: LCCOMB_X113_Y38_N0
\Unit1|unit2|memory~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~52_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(17)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][1]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(17),
	combout => \Unit1|unit2|memory~52_combout\);

-- Location: LCCOMB_X113_Y38_N10
\Unit1|unit2|memory[1][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~52_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][1]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~52_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][1]~1_combout\);

-- Location: LCCOMB_X113_Y38_N22
\Unit1|unit2|memory[1][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[1][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[1][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][1]~4_combout\);

-- Location: FF_X113_Y38_N9
\Unit1|unit2|memory[1][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][1]~_emulated_q\);

-- Location: LCCOMB_X113_Y38_N8
\Unit1|unit2|memory[1][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][1]~3_combout\ = \Unit1|unit2|memory[1][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][1]~3_combout\);

-- Location: LCCOMB_X113_Y38_N18
\Unit1|unit2|memory[1][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~52_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][1]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~52_combout\,
	combout => \Unit1|unit2|memory[1][1][1]~2_combout\);

-- Location: LCCOMB_X109_Y36_N0
\Unit1|unit2|Mux142~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux142~12_combout\ & (\Unit1|unit2|memory[1][3][1]~2_combout\)) # (!\Unit1|unit2|Mux142~12_combout\ & ((\Unit1|unit2|memory[1][1][1]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux142~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][1]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux142~12_combout\,
	datad => \Unit1|unit2|memory[1][1][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~13_combout\);

-- Location: LCCOMB_X109_Y36_N20
\Unit1|unit2|Mux142~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~16_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|Mux142~13_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit2|Mux142~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux142~15_combout\,
	datad => \Unit1|unit2|Mux142~13_combout\,
	combout => \Unit1|unit2|Mux142~16_combout\);

-- Location: LCCOMB_X109_Y36_N4
\Unit1|unit2|Mux142~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux142~16_combout\ & ((\Unit1|unit2|Mux142~18_combout\))) # (!\Unit1|unit2|Mux142~16_combout\ & (\Unit1|unit2|Mux142~11_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux142~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux142~11_combout\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux142~18_combout\,
	datad => \Unit1|unit2|Mux142~16_combout\,
	combout => \Unit1|unit2|Mux142~19_combout\);

-- Location: LCCOMB_X110_Y34_N14
\Unit1|unit2|memory~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~40_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(33))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][2][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(33),
	datad => \Unit1|unit2|memory[4][2][1]~2_combout\,
	combout => \Unit1|unit2|memory~40_combout\);

-- Location: LCCOMB_X110_Y34_N16
\Unit1|unit2|memory[4][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~40_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~40_combout\,
	datab => \Unit1|unit2|memory[4][2][1]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][1]~1_combout\);

-- Location: LCCOMB_X111_Y34_N4
\Unit1|unit2|memory[4][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][1]~4_combout\ = \Unit1|unit2|memory[4][2][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[4][2][1]~4_combout\);

-- Location: FF_X112_Y34_N11
\Unit1|unit2|memory[4][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][1]~_emulated_q\);

-- Location: LCCOMB_X112_Y34_N10
\Unit1|unit2|memory[4][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][1]~3_combout\ = \Unit1|unit2|memory[4][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][1]~3_combout\);

-- Location: LCCOMB_X112_Y34_N8
\Unit1|unit2|memory[4][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~40_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][2][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][2][1]~3_combout\,
	datac => \Unit1|unit2|memory~40_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][1]~2_combout\);

-- Location: LCCOMB_X111_Y37_N10
\Unit1|unit2|memory~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~43_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(49))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|data_block\(49),
	datad => \Unit1|unit2|memory[4][3][1]~2_combout\,
	combout => \Unit1|unit2|memory~43_combout\);

-- Location: LCCOMB_X111_Y37_N20
\Unit1|unit2|memory[4][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~43_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][3][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~43_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[4][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][1]~1_combout\);

-- Location: LCCOMB_X111_Y37_N24
\Unit1|unit2|memory[4][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][1]~4_combout\ = \Unit1|unit2|memory[4][3][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][3][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[4][3][1]~4_combout\);

-- Location: FF_X111_Y37_N13
\Unit1|unit2|memory[4][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][1]~_emulated_q\);

-- Location: LCCOMB_X111_Y37_N12
\Unit1|unit2|memory[4][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][1]~3_combout\ = \Unit1|unit2|memory[4][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][1]~3_combout\);

-- Location: LCCOMB_X111_Y37_N18
\Unit1|unit2|memory[4][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~43_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][3][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[4][3][1]~3_combout\,
	datac => \Unit1|unit2|memory~43_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][3][1]~2_combout\);

-- Location: LCCOMB_X111_Y34_N12
\Unit1|unit2|memory~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~42_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(1))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][0][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(1),
	datad => \Unit1|unit2|memory[4][0][1]~2_combout\,
	combout => \Unit1|unit2|memory~42_combout\);

-- Location: LCCOMB_X111_Y34_N18
\Unit1|unit2|memory[4][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~42_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][0][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][1]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~42_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][1]~1_combout\);

-- Location: LCCOMB_X111_Y34_N10
\Unit1|unit2|memory[4][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[4][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(1),
	datac => \Unit1|unit2|memory[4][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][1]~4_combout\);

-- Location: FF_X111_Y34_N1
\Unit1|unit2|memory[4][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][1]~_emulated_q\);

-- Location: LCCOMB_X111_Y34_N0
\Unit1|unit2|memory[4][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][1]~3_combout\ = \Unit1|unit2|memory[4][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][1]~3_combout\);

-- Location: LCCOMB_X111_Y34_N6
\Unit1|unit2|memory[4][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~42_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][0][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][1]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~42_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][0][1]~2_combout\);

-- Location: LCCOMB_X114_Y37_N14
\Unit1|unit2|memory~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~41_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(17)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][1][1]~2_combout\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|data_block\(17),
	combout => \Unit1|unit2|memory~41_combout\);

-- Location: LCCOMB_X114_Y37_N24
\Unit1|unit2|memory[4][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~41_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][1]~1_combout\,
	datac => \Unit1|unit2|memory~41_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][1]~1_combout\);

-- Location: LCCOMB_X114_Y38_N24
\Unit1|unit2|memory[4][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[4][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(1),
	datac => \Unit1|unit2|memory[4][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][1]~4_combout\);

-- Location: FF_X114_Y38_N25
\Unit1|unit2|memory[4][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[4][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][1]~_emulated_q\);

-- Location: LCCOMB_X114_Y37_N20
\Unit1|unit2|memory[4][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][1]~3_combout\ = \Unit1|unit2|memory[4][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][1]~3_combout\);

-- Location: LCCOMB_X112_Y34_N6
\Unit1|unit2|memory[4][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~41_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~41_combout\,
	datad => \Unit1|unit2|memory[4][1][1]~3_combout\,
	combout => \Unit1|unit2|memory[4][1][1]~2_combout\);

-- Location: LCCOMB_X112_Y34_N20
\Unit1|unit2|Mux142~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~4_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[4][1][1]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[4][0][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][0][1]~2_combout\,
	datad => \Unit1|unit2|memory[4][1][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~4_combout\);

-- Location: LCCOMB_X112_Y34_N26
\Unit1|unit2|Mux142~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux142~4_combout\ & ((\Unit1|unit2|memory[4][3][1]~2_combout\))) # (!\Unit1|unit2|Mux142~4_combout\ & (\Unit1|unit2|memory[4][2][1]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux142~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[4][2][1]~2_combout\,
	datac => \Unit1|unit2|memory[4][3][1]~2_combout\,
	datad => \Unit1|unit2|Mux142~4_combout\,
	combout => \Unit1|unit2|Mux142~5_combout\);

-- Location: LCCOMB_X113_Y37_N30
\Unit1|unit2|memory~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~36_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(33)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][1]~2_combout\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(33),
	combout => \Unit1|unit2|memory~36_combout\);

-- Location: LCCOMB_X113_Y37_N18
\Unit1|unit2|memory[6][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~36_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][2][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~36_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][1]~1_combout\);

-- Location: LCCOMB_X113_Y37_N4
\Unit1|unit2|memory[6][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[6][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[6][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][1]~4_combout\);

-- Location: FF_X113_Y37_N1
\Unit1|unit2|memory[6][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][1]~_emulated_q\);

-- Location: LCCOMB_X113_Y37_N0
\Unit1|unit2|memory[6][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][1]~3_combout\ = \Unit1|unit2|memory[6][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][1]~3_combout\);

-- Location: LCCOMB_X113_Y37_N2
\Unit1|unit2|memory[6][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~36_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~36_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[6][2][1]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][2][1]~2_combout\);

-- Location: LCCOMB_X113_Y35_N26
\Unit1|unit2|memory~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~39_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(49)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][1]~2_combout\,
	datab => \Unit1|data_block\(49),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~39_combout\);

-- Location: LCCOMB_X113_Y35_N24
\Unit1|unit2|memory[6][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~39_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~39_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][1]~1_combout\);

-- Location: LCCOMB_X113_Y35_N8
\Unit1|unit2|memory[6][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[6][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[6][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][1]~4_combout\);

-- Location: FF_X113_Y35_N21
\Unit1|unit2|memory[6][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][1]~_emulated_q\);

-- Location: LCCOMB_X113_Y35_N20
\Unit1|unit2|memory[6][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][1]~3_combout\ = \Unit1|unit2|memory[6][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][1]~3_combout\);

-- Location: LCCOMB_X113_Y35_N30
\Unit1|unit2|memory[6][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~39_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~39_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[6][3][1]~3_combout\,
	combout => \Unit1|unit2|memory[6][3][1]~2_combout\);

-- Location: LCCOMB_X113_Y41_N0
\Unit1|unit2|memory~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~38_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(1))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][0][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(1),
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|unit2|memory[6][0][1]~2_combout\,
	combout => \Unit1|unit2|memory~38_combout\);

-- Location: LCCOMB_X113_Y41_N12
\Unit1|unit2|memory[6][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~38_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][1]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~38_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][1]~1_combout\);

-- Location: LCCOMB_X113_Y41_N22
\Unit1|unit2|memory[6][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[6][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[6][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][1]~4_combout\);

-- Location: FF_X113_Y41_N31
\Unit1|unit2|memory[6][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][1]~_emulated_q\);

-- Location: LCCOMB_X113_Y41_N30
\Unit1|unit2|memory[6][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][1]~3_combout\ = \Unit1|unit2|memory[6][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][1]~3_combout\);

-- Location: LCCOMB_X113_Y41_N8
\Unit1|unit2|memory[6][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~38_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~38_combout\,
	datab => \Unit1|unit2|memory[6][0][1]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][0][1]~2_combout\);

-- Location: LCCOMB_X113_Y41_N16
\Unit1|unit2|memory~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~37_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(17))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][1][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(17),
	datab => \Unit1|unit2|memory[6][1][1]~2_combout\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~37_combout\);

-- Location: LCCOMB_X113_Y41_N10
\Unit1|unit2|memory[6][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~37_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~37_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][1][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][1]~1_combout\);

-- Location: LCCOMB_X113_Y41_N26
\Unit1|unit2|memory[6][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][1]~4_combout\ = \Unit1|unit2|memory[6][1][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][1][1]~1_combout\,
	datac => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[6][1][1]~4_combout\);

-- Location: FF_X113_Y41_N19
\Unit1|unit2|memory[6][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][1]~_emulated_q\);

-- Location: LCCOMB_X113_Y41_N18
\Unit1|unit2|memory[6][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][1]~3_combout\ = \Unit1|unit2|memory[6][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][1]~3_combout\);

-- Location: LCCOMB_X113_Y41_N24
\Unit1|unit2|memory[6][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~37_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][1][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][1][1]~3_combout\,
	datac => \Unit1|unit2|memory~37_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][1]~2_combout\);

-- Location: LCCOMB_X113_Y41_N20
\Unit1|unit2|Mux142~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][1]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][1]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~2_combout\);

-- Location: LCCOMB_X109_Y36_N6
\Unit1|unit2|Mux142~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux142~2_combout\ & ((\Unit1|unit2|memory[6][3][1]~2_combout\))) # (!\Unit1|unit2|Mux142~2_combout\ & (\Unit1|unit2|memory[6][2][1]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux142~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][1]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][3][1]~2_combout\,
	datad => \Unit1|unit2|Mux142~2_combout\,
	combout => \Unit1|unit2|Mux142~3_combout\);

-- Location: LCCOMB_X109_Y36_N28
\Unit1|unit2|Mux142~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit2|Mux142~3_combout\))) # (!\address[3]~input_o\ & (\Unit1|unit2|Mux142~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux142~5_combout\,
	datad => \Unit1|unit2|Mux142~3_combout\,
	combout => \Unit1|unit2|Mux142~6_combout\);

-- Location: LCCOMB_X113_Y36_N24
\Unit1|unit2|memory~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~32_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(17)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][1][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|unit2|memory[5][1][1]~2_combout\,
	datad => \Unit1|data_block\(17),
	combout => \Unit1|unit2|memory~32_combout\);

-- Location: LCCOMB_X113_Y36_N28
\Unit1|unit2|memory[5][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~32_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][1][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~32_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][1][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][1]~1_combout\);

-- Location: LCCOMB_X113_Y36_N30
\Unit1|unit2|memory[5][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[5][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(1),
	datac => \Unit1|unit2|memory[5][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][1]~4_combout\);

-- Location: FF_X113_Y36_N17
\Unit1|unit2|memory[5][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][1]~_emulated_q\);

-- Location: LCCOMB_X113_Y36_N16
\Unit1|unit2|memory[5][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][1]~3_combout\ = \Unit1|unit2|memory[5][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][1]~3_combout\);

-- Location: LCCOMB_X113_Y36_N18
\Unit1|unit2|memory[5][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~32_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][1][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][1]~3_combout\,
	datab => \Unit1|unit2|memory~32_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][1][1]~2_combout\);

-- Location: LCCOMB_X108_Y36_N0
\Unit1|unit2|memory~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~35_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(49))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][3][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(49),
	datad => \Unit1|unit2|memory[5][3][1]~2_combout\,
	combout => \Unit1|unit2|memory~35_combout\);

-- Location: LCCOMB_X108_Y36_N18
\Unit1|unit2|memory[5][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~35_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][3][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~35_combout\,
	datac => \Unit1|unit2|memory[5][3][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][1]~1_combout\);

-- Location: LCCOMB_X108_Y36_N14
\Unit1|unit2|memory[5][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][1]~4_combout\ = \Unit1|unit2|memory[5][3][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][1]~1_combout\,
	datac => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[5][3][1]~4_combout\);

-- Location: FF_X108_Y36_N31
\Unit1|unit2|memory[5][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][1]~_emulated_q\);

-- Location: LCCOMB_X108_Y36_N30
\Unit1|unit2|memory[5][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][1]~3_combout\ = \Unit1|unit2|memory[5][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][1]~3_combout\);

-- Location: LCCOMB_X108_Y36_N16
\Unit1|unit2|memory[5][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~35_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][1]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~35_combout\,
	combout => \Unit1|unit2|memory[5][3][1]~2_combout\);

-- Location: LCCOMB_X109_Y34_N22
\Unit1|unit2|memory~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~34_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(1))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(1),
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[5][0][1]~2_combout\,
	combout => \Unit1|unit2|memory~34_combout\);

-- Location: LCCOMB_X109_Y34_N16
\Unit1|unit2|memory[5][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~34_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~34_combout\,
	datab => \Unit1|unit2|memory[5][0][1]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][1]~1_combout\);

-- Location: LCCOMB_X109_Y34_N12
\Unit1|unit2|memory[5][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[5][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[5][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][1]~4_combout\);

-- Location: FF_X109_Y34_N1
\Unit1|unit2|memory[5][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][1]~_emulated_q\);

-- Location: LCCOMB_X109_Y34_N0
\Unit1|unit2|memory[5][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][1]~3_combout\ = \Unit1|unit2|memory[5][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][1]~3_combout\);

-- Location: LCCOMB_X109_Y34_N26
\Unit1|unit2|memory[5][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~34_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~34_combout\,
	datab => \Unit1|unit2|memory[5][0][1]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][1]~2_combout\);

-- Location: LCCOMB_X108_Y34_N24
\Unit1|unit2|memory~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~33_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(33)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][2][1]~2_combout\,
	datad => \Unit1|data_block\(33),
	combout => \Unit1|unit2|memory~33_combout\);

-- Location: LCCOMB_X108_Y34_N2
\Unit1|unit2|memory[5][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~33_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][1]~1_combout\,
	datac => \Unit1|unit2|memory~33_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][1]~1_combout\);

-- Location: LCCOMB_X108_Y34_N22
\Unit1|unit2|memory[5][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[5][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[5][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][1]~4_combout\);

-- Location: FF_X108_Y34_N5
\Unit1|unit2|memory[5][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][1]~_emulated_q\);

-- Location: LCCOMB_X108_Y34_N4
\Unit1|unit2|memory[5][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][1]~3_combout\ = \Unit1|unit2|memory[5][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][1]~3_combout\);

-- Location: LCCOMB_X108_Y34_N26
\Unit1|unit2|memory[5][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~33_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][2][1]~3_combout\,
	datad => \Unit1|unit2|memory~33_combout\,
	combout => \Unit1|unit2|memory[5][2][1]~2_combout\);

-- Location: LCCOMB_X109_Y36_N18
\Unit1|unit2|Mux142~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~0_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[5][2][1]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[5][0][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[5][0][1]~2_combout\,
	datad => \Unit1|unit2|memory[5][2][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~0_combout\);

-- Location: LCCOMB_X109_Y36_N8
\Unit1|unit2|Mux142~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux142~0_combout\ & ((\Unit1|unit2|memory[5][3][1]~2_combout\))) # (!\Unit1|unit2|Mux142~0_combout\ & (\Unit1|unit2|memory[5][1][1]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux142~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][1]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][3][1]~2_combout\,
	datad => \Unit1|unit2|Mux142~0_combout\,
	combout => \Unit1|unit2|Mux142~1_combout\);

-- Location: LCCOMB_X114_Y36_N12
\Unit1|unit2|memory~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~44_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(17)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][1][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datab => \Unit1|unit2|memory[7][1][1]~2_combout\,
	datac => \Unit1|data_block\(17),
	combout => \Unit1|unit2|memory~44_combout\);

-- Location: LCCOMB_X114_Y36_N10
\Unit1|unit2|memory[7][1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~44_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][1]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~44_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][1]~1_combout\);

-- Location: LCCOMB_X114_Y35_N20
\Unit1|unit2|memory[7][1][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][1]~4_combout\ = \Unit1|unit2|memory[7][1][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[7][1][1]~4_combout\);

-- Location: FF_X114_Y35_N21
\Unit1|unit2|memory[7][1][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[7][1][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][1]~_emulated_q\);

-- Location: LCCOMB_X114_Y36_N16
\Unit1|unit2|memory[7][1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][1]~3_combout\ = \Unit1|unit2|memory[7][1][1]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][1]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][1]~3_combout\);

-- Location: LCCOMB_X114_Y36_N18
\Unit1|unit2|memory[7][1][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~44_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][1][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~44_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[7][1][1]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][1]~2_combout\);

-- Location: LCCOMB_X114_Y34_N8
\Unit1|unit2|memory~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~47_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(49)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][1]~2_combout\,
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(49),
	combout => \Unit1|unit2|memory~47_combout\);

-- Location: LCCOMB_X114_Y34_N28
\Unit1|unit2|memory[7][3][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~47_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][3][1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~47_combout\,
	datac => \Unit1|unit2|memory[7][3][1]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][1]~1_combout\);

-- Location: LCCOMB_X114_Y34_N2
\Unit1|unit2|memory[7][3][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][1]~4_combout\ = \Unit1|unit2|memory[7][3][1]~1_combout\ $ (\Unit1|tempDataIn\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][3][1]~1_combout\,
	datad => \Unit1|tempDataIn\(1),
	combout => \Unit1|unit2|memory[7][3][1]~4_combout\);

-- Location: FF_X114_Y34_N25
\Unit1|unit2|memory[7][3][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][1]~_emulated_q\);

-- Location: LCCOMB_X114_Y34_N24
\Unit1|unit2|memory[7][3][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][1]~3_combout\ = \Unit1|unit2|memory[7][3][1]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][1]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][1]~3_combout\);

-- Location: LCCOMB_X114_Y34_N30
\Unit1|unit2|memory[7][3][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~47_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][3][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][1]~3_combout\,
	datac => \Unit1|unit2|memory~47_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][3][1]~2_combout\);

-- Location: LCCOMB_X101_Y32_N30
\Unit1|unit2|memory~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~45_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(33))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(33),
	datac => \Unit1|unit2|memory[7][2][1]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~45_combout\);

-- Location: LCCOMB_X101_Y32_N16
\Unit1|unit2|memory[7][2][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~45_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][1]~1_combout\,
	datac => \Unit1|unit2|memory~45_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][1]~1_combout\);

-- Location: LCCOMB_X101_Y32_N8
\Unit1|unit2|memory[7][2][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[7][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[7][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][1]~4_combout\);

-- Location: FF_X101_Y32_N21
\Unit1|unit2|memory[7][2][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][1]~_emulated_q\);

-- Location: LCCOMB_X101_Y32_N20
\Unit1|unit2|memory[7][2][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][1]~3_combout\ = \Unit1|unit2|memory[7][2][1]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][1]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][1]~3_combout\);

-- Location: LCCOMB_X101_Y32_N10
\Unit1|unit2|memory[7][2][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~45_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~45_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][2][1]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][1]~2_combout\);

-- Location: LCCOMB_X101_Y36_N12
\Unit1|unit2|memory~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~46_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(1)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][0][1]~2_combout\,
	datac => \Unit1|data_block\(1),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~46_combout\);

-- Location: LCCOMB_X101_Y36_N10
\Unit1|unit2|memory[7][0][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][1]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~46_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][1]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~46_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][1]~1_combout\);

-- Location: LCCOMB_X101_Y36_N26
\Unit1|unit2|memory[7][0][1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][1]~4_combout\ = \Unit1|tempDataIn\(1) $ (\Unit1|unit2|memory[7][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(1),
	datad => \Unit1|unit2|memory[7][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][1]~4_combout\);

-- Location: FF_X101_Y36_N3
\Unit1|unit2|memory[7][0][1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][1]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][1]~_emulated_q\);

-- Location: LCCOMB_X101_Y36_N2
\Unit1|unit2|memory[7][0][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][1]~3_combout\ = \Unit1|unit2|memory[7][0][1]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][1]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][1]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][1]~3_combout\);

-- Location: LCCOMB_X101_Y36_N0
\Unit1|unit2|memory[7][0][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][1]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~46_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~46_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][0][1]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][1]~2_combout\);

-- Location: LCCOMB_X101_Y36_N8
\Unit1|unit2|Mux142~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~7_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[7][2][1]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[7][0][1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][2][1]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][1]~2_combout\,
	combout => \Unit1|unit2|Mux142~7_combout\);

-- Location: LCCOMB_X109_Y36_N2
\Unit1|unit2|Mux142~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux142~7_combout\ & ((\Unit1|unit2|memory[7][3][1]~2_combout\))) # (!\Unit1|unit2|Mux142~7_combout\ & (\Unit1|unit2|memory[7][1][1]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux142~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[7][1][1]~2_combout\,
	datac => \Unit1|unit2|memory[7][3][1]~2_combout\,
	datad => \Unit1|unit2|Mux142~7_combout\,
	combout => \Unit1|unit2|Mux142~8_combout\);

-- Location: LCCOMB_X109_Y36_N24
\Unit1|unit2|Mux142~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux142~6_combout\ & ((\Unit1|unit2|Mux142~8_combout\))) # (!\Unit1|unit2|Mux142~6_combout\ & (\Unit1|unit2|Mux142~1_combout\)))) # (!\address[2]~input_o\ & 
-- (\Unit1|unit2|Mux142~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux142~6_combout\,
	datac => \Unit1|unit2|Mux142~1_combout\,
	datad => \Unit1|unit2|Mux142~8_combout\,
	combout => \Unit1|unit2|Mux142~9_combout\);

-- Location: LCCOMB_X109_Y36_N16
\Unit1|unit2|Mux142~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux142~20_combout\ = (\address[4]~input_o\ & ((\Unit1|unit2|Mux142~9_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit2|Mux142~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux142~19_combout\,
	datad => \Unit1|unit2|Mux142~9_combout\,
	combout => \Unit1|unit2|Mux142~20_combout\);

-- Location: FF_X109_Y36_N17
\Unit1|unit2|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux142~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(1));

-- Location: LCCOMB_X109_Y31_N10
\Unit1|data_out_cpu[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[1]~feeder_combout\ = \Unit1|unit2|data_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(1),
	combout => \Unit1|data_out_cpu[1]~feeder_combout\);

-- Location: FF_X109_Y31_N11
\Unit1|data_out_cpu[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[1]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(1));

-- Location: LCCOMB_X109_Y31_N6
\data_out[1]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[1]~reg0feeder_combout\ = \Unit1|data_out_cpu\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(1),
	combout => \data_out[1]~reg0feeder_combout\);

-- Location: FF_X109_Y31_N7
\data_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[1]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[1]~reg0_q\);

-- Location: M9K_X104_Y36_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080402010000000000180C0603010",
	mem_init2 => X"0804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C060301008040200",
	mem_init1 => X"80402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C0603010080402008040201490064DB70188006030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010",
	mem_init0 => X"000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804020080402010000000000180C06030100804022603C094828102800C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X105_Y34_N2
\Unit1|data_block[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[50]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(50),
	combout => \Unit1|data_block[50]~feeder_combout\);

-- Location: FF_X105_Y34_N3
\Unit1|data_block[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[50]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(50));

-- Location: LCCOMB_X111_Y35_N30
\Unit1|unit2|memory~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~83_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(50))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][3][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datab => \Unit1|data_block\(50),
	datad => \Unit1|unit2|memory[2][3][2]~2_combout\,
	combout => \Unit1|unit2|memory~83_combout\);

-- Location: LCCOMB_X111_Y35_N12
\Unit1|unit2|memory[2][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~83_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][2]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~83_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][2]~1_combout\);

-- Location: IOIBUF_X115_Y42_N15
\data_in[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(2),
	o => \data_in[2]~input_o\);

-- Location: LCCOMB_X114_Y42_N2
\Unit1|tempDataIn[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[2]~feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \Unit1|tempDataIn[2]~feeder_combout\);

-- Location: FF_X114_Y42_N3
\Unit1|tempDataIn[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[2]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(2));

-- Location: LCCOMB_X111_Y35_N4
\Unit1|unit2|memory[2][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][2]~4_combout\ = \Unit1|unit2|memory[2][3][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[2][3][2]~4_combout\);

-- Location: FF_X111_Y35_N9
\Unit1|unit2|memory[2][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][2]~_emulated_q\);

-- Location: LCCOMB_X111_Y35_N8
\Unit1|unit2|memory[2][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][2]~3_combout\ = \Unit1|unit2|memory[2][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][2]~3_combout\);

-- Location: LCCOMB_X111_Y35_N18
\Unit1|unit2|memory[2][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~83_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~83_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[2][3][2]~3_combout\,
	combout => \Unit1|unit2|memory[2][3][2]~2_combout\);

-- Location: LCCOMB_X103_Y33_N12
\Unit1|data_block[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[34]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(34),
	combout => \Unit1|data_block[34]~feeder_combout\);

-- Location: FF_X103_Y33_N13
\Unit1|data_block[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[34]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(34));

-- Location: LCCOMB_X113_Y33_N14
\Unit1|unit2|memory~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~80_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(34)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][2][2]~2_combout\,
	datad => \Unit1|data_block\(34),
	combout => \Unit1|unit2|memory~80_combout\);

-- Location: LCCOMB_X113_Y33_N10
\Unit1|unit2|memory[2][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~80_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][2]~1_combout\,
	datab => \Unit1|unit2|memory~80_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][2]~1_combout\);

-- Location: LCCOMB_X113_Y33_N12
\Unit1|unit2|memory[2][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][2]~4_combout\ = \Unit1|unit2|memory[2][2][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[2][2][2]~4_combout\);

-- Location: FF_X113_Y33_N21
\Unit1|unit2|memory[2][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][2]~_emulated_q\);

-- Location: LCCOMB_X113_Y33_N20
\Unit1|unit2|memory[2][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][2]~3_combout\ = \Unit1|unit2|memory[2][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][2]~3_combout\);

-- Location: LCCOMB_X113_Y33_N30
\Unit1|unit2|memory[2][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~80_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~80_combout\,
	datab => \Unit1|unit2|memory[2][2][2]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][2][2]~2_combout\);

-- Location: FF_X105_Y33_N15
\Unit1|data_block[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(18));

-- Location: LCCOMB_X111_Y33_N18
\Unit1|unit2|memory~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~81_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(18)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][2]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(18),
	combout => \Unit1|unit2|memory~81_combout\);

-- Location: LCCOMB_X111_Y33_N2
\Unit1|unit2|memory[2][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~81_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~81_combout\,
	datac => \Unit1|unit2|memory[2][1][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][2]~1_combout\);

-- Location: LCCOMB_X111_Y33_N8
\Unit1|unit2|memory[2][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][2]~4_combout\ = \Unit1|unit2|memory[2][1][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[2][1][2]~4_combout\);

-- Location: FF_X111_Y33_N5
\Unit1|unit2|memory[2][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][2]~_emulated_q\);

-- Location: LCCOMB_X111_Y33_N4
\Unit1|unit2|memory[2][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][2]~3_combout\ = \Unit1|unit2|memory[2][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][2]~3_combout\);

-- Location: LCCOMB_X111_Y33_N30
\Unit1|unit2|memory[2][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~81_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][1][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[2][1][2]~3_combout\,
	datad => \Unit1|unit2|memory~81_combout\,
	combout => \Unit1|unit2|memory[2][1][2]~2_combout\);

-- Location: FF_X105_Y36_N31
\Unit1|data_block[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(2));

-- Location: LCCOMB_X111_Y35_N2
\Unit1|unit2|memory~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~82_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(2)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][0][2]~2_combout\,
	datad => \Unit1|data_block\(2),
	combout => \Unit1|unit2|memory~82_combout\);

-- Location: LCCOMB_X111_Y35_N6
\Unit1|unit2|memory[2][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~82_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][2]~1_combout\,
	datab => \Unit1|unit2|memory~82_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][2]~1_combout\);

-- Location: LCCOMB_X111_Y35_N28
\Unit1|unit2|memory[2][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][2]~4_combout\ = \Unit1|unit2|memory[2][0][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[2][0][2]~4_combout\);

-- Location: FF_X111_Y35_N25
\Unit1|unit2|memory[2][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][2]~_emulated_q\);

-- Location: LCCOMB_X111_Y35_N24
\Unit1|unit2|memory[2][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][2]~3_combout\ = \Unit1|unit2|memory[2][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][2]~3_combout\);

-- Location: LCCOMB_X111_Y35_N22
\Unit1|unit2|memory[2][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~82_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~82_combout\,
	datac => \Unit1|unit2|memory[2][0][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][2]~2_combout\);

-- Location: LCCOMB_X107_Y32_N28
\Unit1|unit2|Mux141~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[2][1][2]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[2][0][2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][1][2]~2_combout\,
	datad => \Unit1|unit2|memory[2][0][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~10_combout\);

-- Location: LCCOMB_X107_Y32_N6
\Unit1|unit2|Mux141~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux141~10_combout\ & (\Unit1|unit2|memory[2][3][2]~2_combout\)) # (!\Unit1|unit2|Mux141~10_combout\ & ((\Unit1|unit2|memory[2][2][2]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux141~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][2]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][2][2]~2_combout\,
	datad => \Unit1|unit2|Mux141~10_combout\,
	combout => \Unit1|unit2|Mux141~11_combout\);

-- Location: LCCOMB_X102_Y33_N28
\Unit1|unit2|memory~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~94_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(2)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][0][2]~2_combout\,
	datac => \Unit1|data_block\(2),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~94_combout\);

-- Location: LCCOMB_X102_Y33_N10
\Unit1|unit2|memory[3][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~94_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][2]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~94_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][2]~1_combout\);

-- Location: LCCOMB_X102_Y33_N22
\Unit1|unit2|memory[3][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][2]~4_combout\ = \Unit1|unit2|memory[3][0][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][0][2]~1_combout\,
	datac => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[3][0][2]~4_combout\);

-- Location: FF_X102_Y33_N25
\Unit1|unit2|memory[3][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][2]~_emulated_q\);

-- Location: LCCOMB_X102_Y33_N24
\Unit1|unit2|memory[3][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][2]~3_combout\ = \Unit1|unit2|memory[3][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][2]~3_combout\);

-- Location: LCCOMB_X102_Y33_N14
\Unit1|unit2|memory[3][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~94_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][0][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][2]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~94_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][2]~2_combout\);

-- Location: LCCOMB_X103_Y33_N20
\Unit1|unit2|memory~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~93_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(34)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][2][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|unit2|memory[3][2][2]~2_combout\,
	datad => \Unit1|data_block\(34),
	combout => \Unit1|unit2|memory~93_combout\);

-- Location: LCCOMB_X103_Y33_N28
\Unit1|unit2|memory[3][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~93_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][2][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~93_combout\,
	datab => \Unit1|unit2|memory[3][2][2]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][2]~1_combout\);

-- Location: LCCOMB_X102_Y33_N8
\Unit1|unit2|memory[3][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[3][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[3][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][2]~4_combout\);

-- Location: FF_X102_Y33_N1
\Unit1|unit2|memory[3][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][2]~_emulated_q\);

-- Location: LCCOMB_X102_Y33_N0
\Unit1|unit2|memory[3][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][2]~3_combout\ = \Unit1|unit2|memory[3][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][2]~3_combout\);

-- Location: LCCOMB_X102_Y33_N18
\Unit1|unit2|memory[3][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~93_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][2][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][2]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~93_combout\,
	combout => \Unit1|unit2|memory[3][2][2]~2_combout\);

-- Location: LCCOMB_X102_Y33_N4
\Unit1|unit2|Mux141~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~17_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[3][2][2]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[3][0][2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[3][0][2]~2_combout\,
	datad => \Unit1|unit2|memory[3][2][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~17_combout\);

-- Location: LCCOMB_X108_Y37_N12
\Unit1|unit2|memory~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~95_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(50)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|unit2|memory[3][3][2]~2_combout\,
	datac => \Unit1|data_block\(50),
	combout => \Unit1|unit2|memory~95_combout\);

-- Location: LCCOMB_X108_Y37_N18
\Unit1|unit2|memory[3][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~95_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~95_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][3][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][2]~1_combout\);

-- Location: LCCOMB_X108_Y37_N30
\Unit1|unit2|memory[3][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[3][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[3][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][2]~4_combout\);

-- Location: FF_X108_Y37_N17
\Unit1|unit2|memory[3][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][2]~_emulated_q\);

-- Location: LCCOMB_X108_Y37_N16
\Unit1|unit2|memory[3][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][2]~3_combout\ = \Unit1|unit2|memory[3][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][2]~3_combout\);

-- Location: LCCOMB_X108_Y37_N14
\Unit1|unit2|memory[3][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~95_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][3][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[3][3][2]~3_combout\,
	datac => \Unit1|unit2|memory~95_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][3][2]~2_combout\);

-- Location: LCCOMB_X111_Y33_N22
\Unit1|unit2|memory~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~92_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(18)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][1][2]~2_combout\,
	datad => \Unit1|data_block\(18),
	combout => \Unit1|unit2|memory~92_combout\);

-- Location: LCCOMB_X111_Y33_N16
\Unit1|unit2|memory[3][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~92_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][1][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~92_combout\,
	datac => \Unit1|unit2|memory[3][1][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][2]~1_combout\);

-- Location: LCCOMB_X111_Y33_N12
\Unit1|unit2|memory[3][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][2]~4_combout\ = \Unit1|unit2|memory[3][1][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][1][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[3][1][2]~4_combout\);

-- Location: FF_X111_Y33_N21
\Unit1|unit2|memory[3][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][2]~_emulated_q\);

-- Location: LCCOMB_X111_Y33_N20
\Unit1|unit2|memory[3][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][2]~3_combout\ = \Unit1|unit2|memory[3][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][2]~3_combout\);

-- Location: LCCOMB_X111_Y33_N6
\Unit1|unit2|memory[3][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~92_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~92_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[3][1][2]~3_combout\,
	combout => \Unit1|unit2|memory[3][1][2]~2_combout\);

-- Location: LCCOMB_X102_Y33_N30
\Unit1|unit2|Mux141~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux141~17_combout\ & (\Unit1|unit2|memory[3][3][2]~2_combout\)) # (!\Unit1|unit2|Mux141~17_combout\ & ((\Unit1|unit2|memory[3][1][2]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (\Unit1|unit2|Mux141~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|Mux141~17_combout\,
	datac => \Unit1|unit2|memory[3][3][2]~2_combout\,
	datad => \Unit1|unit2|memory[3][1][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~18_combout\);

-- Location: LCCOMB_X105_Y34_N22
\Unit1|unit2|memory~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~91_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(50)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][2]~2_combout\,
	datac => \Unit1|data_block\(50),
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~91_combout\);

-- Location: LCCOMB_X105_Y34_N10
\Unit1|unit2|memory[0][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~91_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][2]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~91_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][2]~1_combout\);

-- Location: LCCOMB_X105_Y34_N8
\Unit1|unit2|memory[0][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[0][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[0][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][2]~4_combout\);

-- Location: FF_X105_Y34_N13
\Unit1|unit2|memory[0][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][2]~_emulated_q\);

-- Location: LCCOMB_X105_Y34_N12
\Unit1|unit2|memory[0][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][2]~3_combout\ = \Unit1|unit2|memory[0][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][2]~3_combout\);

-- Location: LCCOMB_X105_Y34_N26
\Unit1|unit2|memory[0][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~91_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~91_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][3][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][3][2]~2_combout\);

-- Location: LCCOMB_X105_Y36_N30
\Unit1|unit2|memory~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~90_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(2))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|data_block\(2),
	datad => \Unit1|unit2|memory[0][0][2]~2_combout\,
	combout => \Unit1|unit2|memory~90_combout\);

-- Location: LCCOMB_X105_Y36_N4
\Unit1|unit2|memory[0][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~90_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][2]~1_combout\,
	datac => \Unit1|unit2|memory~90_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][2]~1_combout\);

-- Location: LCCOMB_X106_Y33_N18
\Unit1|unit2|memory[0][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[0][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[0][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][2]~4_combout\);

-- Location: FF_X106_Y33_N11
\Unit1|unit2|memory[0][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][2]~_emulated_q\);

-- Location: LCCOMB_X106_Y33_N10
\Unit1|unit2|memory[0][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][2]~3_combout\ = \Unit1|unit2|memory[0][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][2]~3_combout\);

-- Location: LCCOMB_X106_Y33_N28
\Unit1|unit2|memory[0][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~90_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~90_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[0][0][2]~3_combout\,
	combout => \Unit1|unit2|memory[0][0][2]~2_combout\);

-- Location: LCCOMB_X105_Y33_N2
\Unit1|unit2|memory~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~89_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(18)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][1][2]~2_combout\,
	datad => \Unit1|data_block\(18),
	combout => \Unit1|unit2|memory~89_combout\);

-- Location: LCCOMB_X105_Y33_N10
\Unit1|unit2|memory[0][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~89_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][2]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~89_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][2]~1_combout\);

-- Location: LCCOMB_X105_Y33_N14
\Unit1|unit2|memory[0][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][2]~4_combout\ = \Unit1|unit2|memory[0][1][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[0][1][2]~4_combout\);

-- Location: FF_X105_Y33_N29
\Unit1|unit2|memory[0][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][2]~_emulated_q\);

-- Location: LCCOMB_X105_Y33_N28
\Unit1|unit2|memory[0][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][2]~3_combout\ = \Unit1|unit2|memory[0][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][2]~3_combout\);

-- Location: LCCOMB_X105_Y33_N6
\Unit1|unit2|memory[0][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~89_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~89_combout\,
	datab => \Unit1|unit2|memory[0][1][2]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][2]~2_combout\);

-- Location: LCCOMB_X106_Y32_N8
\Unit1|unit2|Mux141~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~14_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[0][1][2]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[0][0][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][0][2]~2_combout\,
	datad => \Unit1|unit2|memory[0][1][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~14_combout\);

-- Location: LCCOMB_X103_Y33_N18
\Unit1|unit2|memory~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~88_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(34)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][2][2]~2_combout\,
	datad => \Unit1|data_block\(34),
	combout => \Unit1|unit2|memory~88_combout\);

-- Location: LCCOMB_X103_Y33_N10
\Unit1|unit2|memory[0][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~88_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][2]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~88_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][2]~1_combout\);

-- Location: LCCOMB_X106_Y33_N0
\Unit1|unit2|memory[0][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[0][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[0][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][2]~4_combout\);

-- Location: FF_X107_Y33_N21
\Unit1|unit2|memory[0][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][2]~_emulated_q\);

-- Location: LCCOMB_X107_Y33_N20
\Unit1|unit2|memory[0][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][2]~3_combout\ = \Unit1|unit2|memory[0][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][2]~3_combout\);

-- Location: LCCOMB_X107_Y33_N26
\Unit1|unit2|memory[0][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~88_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][2][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][2]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~88_combout\,
	combout => \Unit1|unit2|memory[0][2][2]~2_combout\);

-- Location: LCCOMB_X106_Y32_N22
\Unit1|unit2|Mux141~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux141~14_combout\ & (\Unit1|unit2|memory[0][3][2]~2_combout\)) # (!\Unit1|unit2|Mux141~14_combout\ & ((\Unit1|unit2|memory[0][2][2]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux141~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][2]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux141~14_combout\,
	datad => \Unit1|unit2|memory[0][2][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~15_combout\);

-- Location: LCCOMB_X113_Y32_N8
\Unit1|unit2|memory~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~84_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(18)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|unit2|memory[1][1][2]~2_combout\,
	datac => \Unit1|data_block\(18),
	combout => \Unit1|unit2|memory~84_combout\);

-- Location: LCCOMB_X113_Y32_N10
\Unit1|unit2|memory[1][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~84_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][1][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~84_combout\,
	datab => \Unit1|unit2|memory[1][1][2]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][2]~1_combout\);

-- Location: LCCOMB_X113_Y32_N22
\Unit1|unit2|memory[1][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][2]~4_combout\ = \Unit1|unit2|memory[1][1][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[1][1][2]~4_combout\);

-- Location: FF_X113_Y32_N7
\Unit1|unit2|memory[1][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][2]~_emulated_q\);

-- Location: LCCOMB_X113_Y32_N6
\Unit1|unit2|memory[1][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][2]~3_combout\ = \Unit1|unit2|memory[1][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][2]~3_combout\);

-- Location: LCCOMB_X113_Y32_N28
\Unit1|unit2|memory[1][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~84_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~84_combout\,
	datac => \Unit1|unit2|memory[1][1][2]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][1][2]~2_combout\);

-- Location: LCCOMB_X107_Y34_N30
\Unit1|unit2|memory~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~87_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(50)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][2]~2_combout\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(50),
	combout => \Unit1|unit2|memory~87_combout\);

-- Location: LCCOMB_X107_Y34_N2
\Unit1|unit2|memory[1][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~87_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][3][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~87_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][3][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][2]~1_combout\);

-- Location: LCCOMB_X107_Y34_N16
\Unit1|unit2|memory[1][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][2]~4_combout\ = \Unit1|unit2|memory[1][3][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[1][3][2]~4_combout\);

-- Location: FF_X107_Y34_N5
\Unit1|unit2|memory[1][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][2]~_emulated_q\);

-- Location: LCCOMB_X107_Y34_N4
\Unit1|unit2|memory[1][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][2]~3_combout\ = \Unit1|unit2|memory[1][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][2]~3_combout\);

-- Location: LCCOMB_X107_Y34_N6
\Unit1|unit2|memory[1][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~87_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~87_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][3][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][2]~2_combout\);

-- Location: LCCOMB_X106_Y33_N22
\Unit1|unit2|memory~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~86_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(2)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][2]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(2),
	combout => \Unit1|unit2|memory~86_combout\);

-- Location: LCCOMB_X106_Y33_N6
\Unit1|unit2|memory[1][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~86_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][0][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~86_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][0][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][2]~1_combout\);

-- Location: LCCOMB_X106_Y33_N4
\Unit1|unit2|memory[1][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][2]~4_combout\ = \Unit1|unit2|memory[1][0][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][0][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[1][0][2]~4_combout\);

-- Location: FF_X106_Y33_N15
\Unit1|unit2|memory[1][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][2]~_emulated_q\);

-- Location: LCCOMB_X106_Y33_N14
\Unit1|unit2|memory[1][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][2]~3_combout\ = \Unit1|unit2|memory[1][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][2]~3_combout\);

-- Location: LCCOMB_X106_Y33_N12
\Unit1|unit2|memory[1][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~86_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~86_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[1][0][2]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][0][2]~2_combout\);

-- Location: LCCOMB_X103_Y33_N16
\Unit1|unit2|memory~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~85_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(34)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][2]~2_combout\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(34),
	combout => \Unit1|unit2|memory~85_combout\);

-- Location: LCCOMB_X103_Y33_N0
\Unit1|unit2|memory[1][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~85_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][2]~1_combout\,
	datad => \Unit1|unit2|memory~85_combout\,
	combout => \Unit1|unit2|memory[1][2][2]~1_combout\);

-- Location: LCCOMB_X103_Y33_N22
\Unit1|unit2|memory[1][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[1][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datac => \Unit1|unit2|memory[1][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][2]~4_combout\);

-- Location: FF_X103_Y33_N9
\Unit1|unit2|memory[1][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][2]~_emulated_q\);

-- Location: LCCOMB_X103_Y33_N8
\Unit1|unit2|memory[1][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][2]~3_combout\ = \Unit1|unit2|memory[1][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][2]~3_combout\);

-- Location: LCCOMB_X103_Y33_N30
\Unit1|unit2|memory[1][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~85_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~85_combout\,
	datac => \Unit1|unit2|memory[1][2][2]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][2][2]~2_combout\);

-- Location: LCCOMB_X106_Y32_N12
\Unit1|unit2|Mux141~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~12_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[1][2][2]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[1][0][2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[1][0][2]~2_combout\,
	datad => \Unit1|unit2|memory[1][2][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~12_combout\);

-- Location: LCCOMB_X106_Y32_N10
\Unit1|unit2|Mux141~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux141~12_combout\ & ((\Unit1|unit2|memory[1][3][2]~2_combout\))) # (!\Unit1|unit2|Mux141~12_combout\ & (\Unit1|unit2|memory[1][1][2]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux141~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][2]~2_combout\,
	datab => \Unit1|unit2|memory[1][3][2]~2_combout\,
	datac => \address[0]~input_o\,
	datad => \Unit1|unit2|Mux141~12_combout\,
	combout => \Unit1|unit2|Mux141~13_combout\);

-- Location: LCCOMB_X106_Y32_N24
\Unit1|unit2|Mux141~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~16_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\Unit1|unit2|Mux141~13_combout\))) # (!\address[2]~input_o\ & (\Unit1|unit2|Mux141~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux141~15_combout\,
	datad => \Unit1|unit2|Mux141~13_combout\,
	combout => \Unit1|unit2|Mux141~16_combout\);

-- Location: LCCOMB_X106_Y32_N14
\Unit1|unit2|Mux141~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux141~16_combout\ & ((\Unit1|unit2|Mux141~18_combout\))) # (!\Unit1|unit2|Mux141~16_combout\ & (\Unit1|unit2|Mux141~11_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux141~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux141~11_combout\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux141~18_combout\,
	datad => \Unit1|unit2|Mux141~16_combout\,
	combout => \Unit1|unit2|Mux141~19_combout\);

-- Location: LCCOMB_X106_Y31_N6
\Unit1|unit2|memory~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~76_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(18)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][1][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][2]~2_combout\,
	datac => \Unit1|data_block\(18),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~76_combout\);

-- Location: LCCOMB_X106_Y31_N0
\Unit1|unit2|memory[7][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~76_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~76_combout\,
	datac => \Unit1|unit2|memory[7][1][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][2]~1_combout\);

-- Location: LCCOMB_X106_Y31_N4
\Unit1|unit2|memory[7][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][2]~4_combout\ = \Unit1|unit2|memory[7][1][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[7][1][2]~4_combout\);

-- Location: FF_X106_Y31_N9
\Unit1|unit2|memory[7][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][2]~_emulated_q\);

-- Location: LCCOMB_X106_Y31_N8
\Unit1|unit2|memory[7][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][2]~3_combout\ = \Unit1|unit2|memory[7][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][2]~3_combout\);

-- Location: LCCOMB_X106_Y31_N26
\Unit1|unit2|memory[7][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~76_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][2]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~76_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][2]~2_combout\);

-- Location: LCCOMB_X113_Y34_N16
\Unit1|unit2|memory~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~78_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(2)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][0][2]~2_combout\,
	datac => \Unit1|data_block\(2),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~78_combout\);

-- Location: LCCOMB_X113_Y34_N2
\Unit1|unit2|memory[7][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~78_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][2]~1_combout\,
	datab => \Unit1|unit2|memory~78_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][2]~1_combout\);

-- Location: LCCOMB_X113_Y34_N26
\Unit1|unit2|memory[7][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[7][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datac => \Unit1|unit2|memory[7][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][2]~4_combout\);

-- Location: FF_X113_Y34_N19
\Unit1|unit2|memory[7][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][2]~_emulated_q\);

-- Location: LCCOMB_X113_Y34_N18
\Unit1|unit2|memory[7][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][2]~3_combout\ = \Unit1|unit2|memory[7][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][2]~3_combout\);

-- Location: LCCOMB_X113_Y34_N28
\Unit1|unit2|memory[7][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~78_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][0][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[7][0][2]~3_combout\,
	datac => \Unit1|unit2|memory~78_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][0][2]~2_combout\);

-- Location: LCCOMB_X101_Y32_N6
\Unit1|unit2|memory~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~77_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(34))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(34),
	datac => \Unit1|unit2|memory[7][2][2]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~77_combout\);

-- Location: LCCOMB_X101_Y32_N12
\Unit1|unit2|memory[7][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~77_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][2]~1_combout\,
	datab => \Unit1|unit2|memory~77_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][2]~1_combout\);

-- Location: LCCOMB_X101_Y32_N4
\Unit1|unit2|memory[7][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[7][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(2),
	datac => \Unit1|unit2|memory[7][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][2]~4_combout\);

-- Location: FF_X101_Y32_N29
\Unit1|unit2|memory[7][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][2]~_emulated_q\);

-- Location: LCCOMB_X101_Y32_N28
\Unit1|unit2|memory[7][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][2]~3_combout\ = \Unit1|unit2|memory[7][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][2]~3_combout\);

-- Location: LCCOMB_X101_Y32_N22
\Unit1|unit2|memory[7][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~77_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][2][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][2]~3_combout\,
	datab => \Unit1|unit2|memory~77_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][2][2]~2_combout\);

-- Location: LCCOMB_X106_Y32_N30
\Unit1|unit2|Mux141~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[7][2][2]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][0][2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][0][2]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~7_combout\);

-- Location: LCCOMB_X110_Y40_N28
\Unit1|unit2|memory~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~79_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(50)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datab => \Unit1|unit2|memory[7][3][2]~2_combout\,
	datac => \Unit1|data_block\(50),
	combout => \Unit1|unit2|memory~79_combout\);

-- Location: LCCOMB_X110_Y40_N12
\Unit1|unit2|memory[7][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~79_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][2]~1_combout\,
	datab => \Unit1|unit2|memory~79_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][2]~1_combout\);

-- Location: LCCOMB_X110_Y40_N30
\Unit1|unit2|memory[7][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[7][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(2),
	datac => \Unit1|unit2|memory[7][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][2]~4_combout\);

-- Location: FF_X110_Y40_N1
\Unit1|unit2|memory[7][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][2]~_emulated_q\);

-- Location: LCCOMB_X110_Y40_N0
\Unit1|unit2|memory[7][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][2]~3_combout\ = \Unit1|unit2|memory[7][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][2]~3_combout\);

-- Location: LCCOMB_X110_Y40_N2
\Unit1|unit2|memory[7][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~79_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][3][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][2]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~79_combout\,
	combout => \Unit1|unit2|memory[7][3][2]~2_combout\);

-- Location: LCCOMB_X106_Y32_N16
\Unit1|unit2|Mux141~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux141~7_combout\ & ((\Unit1|unit2|memory[7][3][2]~2_combout\))) # (!\Unit1|unit2|Mux141~7_combout\ & (\Unit1|unit2|memory[7][1][2]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux141~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[7][1][2]~2_combout\,
	datac => \Unit1|unit2|Mux141~7_combout\,
	datad => \Unit1|unit2|memory[7][3][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~8_combout\);

-- Location: LCCOMB_X107_Y34_N18
\Unit1|unit2|memory~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~64_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(18))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(18),
	datad => \Unit1|unit2|memory[5][1][2]~2_combout\,
	combout => \Unit1|unit2|memory~64_combout\);

-- Location: LCCOMB_X107_Y34_N20
\Unit1|unit2|memory[5][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~64_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][1][2]~1_combout\,
	datac => \Unit1|unit2|memory~64_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][2]~1_combout\);

-- Location: LCCOMB_X107_Y34_N8
\Unit1|unit2|memory[5][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][2]~4_combout\ = \Unit1|unit2|memory[5][1][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][1][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[5][1][2]~4_combout\);

-- Location: FF_X107_Y34_N13
\Unit1|unit2|memory[5][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][2]~_emulated_q\);

-- Location: LCCOMB_X107_Y34_N12
\Unit1|unit2|memory[5][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][2]~3_combout\ = \Unit1|unit2|memory[5][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][2]~3_combout\);

-- Location: LCCOMB_X107_Y34_N10
\Unit1|unit2|memory[5][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~64_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~64_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][1][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][2]~2_combout\);

-- Location: LCCOMB_X105_Y34_N4
\Unit1|unit2|memory~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~67_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(50))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][3][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(50),
	datad => \Unit1|unit2|memory[5][3][2]~2_combout\,
	combout => \Unit1|unit2|memory~67_combout\);

-- Location: LCCOMB_X105_Y34_N14
\Unit1|unit2|memory[5][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~67_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][3][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~67_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][3][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][2]~1_combout\);

-- Location: LCCOMB_X105_Y34_N0
\Unit1|unit2|memory[5][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[5][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datac => \Unit1|unit2|memory[5][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][2]~4_combout\);

-- Location: FF_X106_Y34_N1
\Unit1|unit2|memory[5][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][2]~_emulated_q\);

-- Location: LCCOMB_X106_Y34_N0
\Unit1|unit2|memory[5][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][2]~3_combout\ = \Unit1|unit2|memory[5][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][2]~3_combout\);

-- Location: LCCOMB_X106_Y34_N26
\Unit1|unit2|memory[5][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~67_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][2]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~67_combout\,
	combout => \Unit1|unit2|memory[5][3][2]~2_combout\);

-- Location: LCCOMB_X106_Y33_N26
\Unit1|unit2|memory~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~66_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(2))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(2),
	datac => \Unit1|unit2|memory[5][0][2]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~66_combout\);

-- Location: LCCOMB_X106_Y33_N16
\Unit1|unit2|memory[5][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~66_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][0][2]~1_combout\,
	datac => \Unit1|unit2|memory~66_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][2]~1_combout\);

-- Location: LCCOMB_X102_Y33_N26
\Unit1|unit2|memory[5][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][2]~4_combout\ = \Unit1|unit2|memory[5][0][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][2]~1_combout\,
	datac => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[5][0][2]~4_combout\);

-- Location: LCCOMB_X97_Y33_N20
\Unit1|unit2|memory[5][0][2]~_emulatedfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][2]~_emulatedfeeder_combout\ = \Unit1|unit2|memory[5][0][2]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|memory[5][0][2]~4_combout\,
	combout => \Unit1|unit2|memory[5][0][2]~_emulatedfeeder_combout\);

-- Location: FF_X97_Y33_N21
\Unit1|unit2|memory[5][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[5][0][2]~_emulatedfeeder_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][2]~_emulated_q\);

-- Location: LCCOMB_X106_Y33_N2
\Unit1|unit2|memory[5][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][2]~3_combout\ = \Unit1|unit2|memory[5][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][2]~3_combout\);

-- Location: LCCOMB_X106_Y33_N8
\Unit1|unit2|memory[5][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~66_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~66_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][0][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][2]~2_combout\);

-- Location: LCCOMB_X108_Y34_N16
\Unit1|unit2|memory~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~65_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(34)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][2][2]~2_combout\,
	datad => \Unit1|data_block\(34),
	combout => \Unit1|unit2|memory~65_combout\);

-- Location: LCCOMB_X108_Y34_N28
\Unit1|unit2|memory[5][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~65_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][2]~1_combout\,
	datac => \Unit1|unit2|memory~65_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][2]~1_combout\);

-- Location: LCCOMB_X108_Y34_N30
\Unit1|unit2|memory[5][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[5][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datac => \Unit1|unit2|memory[5][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][2]~4_combout\);

-- Location: FF_X108_Y34_N21
\Unit1|unit2|memory[5][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][2]~_emulated_q\);

-- Location: LCCOMB_X108_Y34_N20
\Unit1|unit2|memory[5][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][2]~3_combout\ = \Unit1|unit2|memory[5][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][2]~3_combout\);

-- Location: LCCOMB_X108_Y34_N6
\Unit1|unit2|memory[5][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~65_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~65_combout\,
	datac => \Unit1|unit2|memory[5][2][2]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][2][2]~2_combout\);

-- Location: LCCOMB_X107_Y34_N28
\Unit1|unit2|Mux141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][2]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[5][0][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][0][2]~2_combout\,
	datad => \Unit1|unit2|memory[5][2][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~0_combout\);

-- Location: LCCOMB_X107_Y34_N26
\Unit1|unit2|Mux141~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux141~0_combout\ & ((\Unit1|unit2|memory[5][3][2]~2_combout\))) # (!\Unit1|unit2|Mux141~0_combout\ & (\Unit1|unit2|memory[5][1][2]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux141~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][2]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][3][2]~2_combout\,
	datad => \Unit1|unit2|Mux141~0_combout\,
	combout => \Unit1|unit2|Mux141~1_combout\);

-- Location: LCCOMB_X112_Y33_N6
\Unit1|unit2|memory~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~68_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(34))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][2][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(34),
	datac => \Unit1|unit2|memory[6][2][2]~2_combout\,
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~68_combout\);

-- Location: LCCOMB_X112_Y33_N2
\Unit1|unit2|memory[6][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~68_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][2][2]~1_combout\,
	datac => \Unit1|unit2|memory~68_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][2]~1_combout\);

-- Location: LCCOMB_X112_Y33_N8
\Unit1|unit2|memory[6][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[6][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[6][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][2]~4_combout\);

-- Location: FF_X112_Y33_N1
\Unit1|unit2|memory[6][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][2]~_emulated_q\);

-- Location: LCCOMB_X112_Y33_N0
\Unit1|unit2|memory[6][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][2]~3_combout\ = \Unit1|unit2|memory[6][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][2]~3_combout\);

-- Location: LCCOMB_X112_Y33_N22
\Unit1|unit2|memory[6][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~68_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~68_combout\,
	datac => \Unit1|unit2|memory[6][2][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][2][2]~2_combout\);

-- Location: LCCOMB_X105_Y33_N26
\Unit1|unit2|memory~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~69_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(18))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][1][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|data_block\(18),
	datad => \Unit1|unit2|memory[6][1][2]~2_combout\,
	combout => \Unit1|unit2|memory~69_combout\);

-- Location: LCCOMB_X105_Y33_N22
\Unit1|unit2|memory[6][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~69_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~69_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][1][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][2]~1_combout\);

-- Location: LCCOMB_X110_Y33_N18
\Unit1|unit2|memory[6][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[6][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[6][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][2]~4_combout\);

-- Location: FF_X110_Y33_N19
\Unit1|unit2|memory[6][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[6][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][2]~_emulated_q\);

-- Location: LCCOMB_X110_Y33_N4
\Unit1|unit2|memory[6][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][2]~3_combout\ = \Unit1|unit2|memory[6][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][2]~3_combout\);

-- Location: LCCOMB_X110_Y33_N2
\Unit1|unit2|memory[6][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~69_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~69_combout\,
	datac => \Unit1|unit2|memory[6][1][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][2]~2_combout\);

-- Location: LCCOMB_X105_Y33_N16
\Unit1|unit2|memory~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~70_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(2)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|unit2|memory[6][0][2]~2_combout\,
	datad => \Unit1|data_block\(2),
	combout => \Unit1|unit2|memory~70_combout\);

-- Location: LCCOMB_X105_Y33_N12
\Unit1|unit2|memory[6][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~70_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][2]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~70_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][2]~1_combout\);

-- Location: LCCOMB_X102_Y32_N20
\Unit1|unit2|memory[6][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][2]~4_combout\ = \Unit1|unit2|memory[6][0][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][0][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[6][0][2]~4_combout\);

-- Location: FF_X102_Y32_N21
\Unit1|unit2|memory[6][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[6][0][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][2]~_emulated_q\);

-- Location: LCCOMB_X105_Y33_N4
\Unit1|unit2|memory[6][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][2]~3_combout\ = \Unit1|unit2|memory[6][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][2]~3_combout\);

-- Location: LCCOMB_X105_Y33_N18
\Unit1|unit2|memory[6][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~70_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~70_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][2]~2_combout\);

-- Location: LCCOMB_X105_Y33_N8
\Unit1|unit2|Mux141~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[6][1][2]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[6][0][2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][1][2]~2_combout\,
	datad => \Unit1|unit2|memory[6][0][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~2_combout\);

-- Location: LCCOMB_X101_Y34_N12
\Unit1|unit2|memory~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~71_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(50)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][3][2]~2_combout\,
	datac => \Unit1|data_block\(50),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~71_combout\);

-- Location: LCCOMB_X101_Y34_N2
\Unit1|unit2|memory[6][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~71_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][3][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][3][2]~1_combout\,
	datac => \Unit1|unit2|memory~71_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][2]~1_combout\);

-- Location: LCCOMB_X101_Y34_N6
\Unit1|unit2|memory[6][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[6][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[6][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][2]~4_combout\);

-- Location: FF_X101_Y34_N1
\Unit1|unit2|memory[6][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][2]~_emulated_q\);

-- Location: LCCOMB_X101_Y34_N0
\Unit1|unit2|memory[6][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][2]~3_combout\ = \Unit1|unit2|memory[6][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][2]~3_combout\);

-- Location: LCCOMB_X101_Y34_N30
\Unit1|unit2|memory[6][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~71_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~71_combout\,
	datac => \Unit1|unit2|memory[6][3][2]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][2]~2_combout\);

-- Location: LCCOMB_X105_Y33_N30
\Unit1|unit2|Mux141~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux141~2_combout\ & ((\Unit1|unit2|memory[6][3][2]~2_combout\))) # (!\Unit1|unit2|Mux141~2_combout\ & (\Unit1|unit2|memory[6][2][2]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux141~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][2]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux141~2_combout\,
	datad => \Unit1|unit2|memory[6][3][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~3_combout\);

-- Location: LCCOMB_X105_Y34_N18
\Unit1|unit2|memory~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~75_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(50)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][2]~2_combout\,
	datac => \Unit1|data_block\(50),
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~75_combout\);

-- Location: LCCOMB_X105_Y34_N20
\Unit1|unit2|memory[4][3][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~75_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][2]~1_combout\,
	datac => \Unit1|unit2|memory~75_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][2]~1_combout\);

-- Location: LCCOMB_X108_Y34_N12
\Unit1|unit2|memory[4][3][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][2]~4_combout\ = \Unit1|tempDataIn\(2) $ (\Unit1|unit2|memory[4][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(2),
	datad => \Unit1|unit2|memory[4][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][2]~4_combout\);

-- Location: FF_X108_Y34_N13
\Unit1|unit2|memory[4][3][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[4][3][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][2]~_emulated_q\);

-- Location: LCCOMB_X105_Y34_N24
\Unit1|unit2|memory[4][3][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][2]~3_combout\ = \Unit1|unit2|memory[4][3][2]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][2]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][2]~3_combout\);

-- Location: LCCOMB_X105_Y34_N6
\Unit1|unit2|memory[4][3][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~75_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][3][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][2]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~75_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][2]~2_combout\);

-- Location: LCCOMB_X101_Y32_N18
\Unit1|unit2|memory~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~72_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(34))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][2][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(34),
	datac => \Unit1|unit2|memory[4][2][2]~2_combout\,
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~72_combout\);

-- Location: LCCOMB_X101_Y32_N2
\Unit1|unit2|memory[4][2][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~72_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~72_combout\,
	datab => \Unit1|unit2|memory[4][2][2]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][2]~1_combout\);

-- Location: LCCOMB_X101_Y32_N0
\Unit1|unit2|memory[4][2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][2]~4_combout\ = \Unit1|unit2|memory[4][2][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][2][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[4][2][2]~4_combout\);

-- Location: FF_X101_Y32_N25
\Unit1|unit2|memory[4][2][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][2]~_emulated_q\);

-- Location: LCCOMB_X101_Y32_N24
\Unit1|unit2|memory[4][2][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][2]~3_combout\ = \Unit1|unit2|memory[4][2][2]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][2]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][2]~3_combout\);

-- Location: LCCOMB_X101_Y32_N14
\Unit1|unit2|memory[4][2][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~72_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~72_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[4][2][2]~3_combout\,
	combout => \Unit1|unit2|memory[4][2][2]~2_combout\);

-- Location: LCCOMB_X113_Y32_N4
\Unit1|unit2|memory~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~73_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(18))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][1][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(18),
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|unit2|memory[4][1][2]~2_combout\,
	combout => \Unit1|unit2|memory~73_combout\);

-- Location: LCCOMB_X113_Y32_N14
\Unit1|unit2|memory[4][1][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~73_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][1][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~73_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][1][2]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][2]~1_combout\);

-- Location: LCCOMB_X113_Y32_N30
\Unit1|unit2|memory[4][1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][2]~4_combout\ = \Unit1|unit2|memory[4][1][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][1][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[4][1][2]~4_combout\);

-- Location: FF_X114_Y33_N21
\Unit1|unit2|memory[4][1][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][2]~_emulated_q\);

-- Location: LCCOMB_X114_Y33_N20
\Unit1|unit2|memory[4][1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][2]~3_combout\ = \Unit1|unit2|memory[4][1][2]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][2]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][2]~3_combout\);

-- Location: LCCOMB_X114_Y33_N30
\Unit1|unit2|memory[4][1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~73_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][1][2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][2]~3_combout\,
	datab => \Unit1|unit2|memory~73_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][1][2]~2_combout\);

-- Location: LCCOMB_X113_Y32_N20
\Unit1|unit2|memory~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~74_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(2))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][0][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(2),
	datad => \Unit1|unit2|memory[4][0][2]~2_combout\,
	combout => \Unit1|unit2|memory~74_combout\);

-- Location: LCCOMB_X113_Y32_N12
\Unit1|unit2|memory[4][0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][2]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~74_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~74_combout\,
	datab => \Unit1|unit2|memory[4][0][2]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][2]~1_combout\);

-- Location: LCCOMB_X113_Y32_N18
\Unit1|unit2|memory[4][0][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][2]~4_combout\ = \Unit1|unit2|memory[4][0][2]~1_combout\ $ (\Unit1|tempDataIn\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][2]~1_combout\,
	datad => \Unit1|tempDataIn\(2),
	combout => \Unit1|unit2|memory[4][0][2]~4_combout\);

-- Location: FF_X113_Y32_N3
\Unit1|unit2|memory[4][0][2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][2]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][2]~_emulated_q\);

-- Location: LCCOMB_X113_Y32_N2
\Unit1|unit2|memory[4][0][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][2]~3_combout\ = \Unit1|unit2|memory[4][0][2]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][2]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][2]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][2]~3_combout\);

-- Location: LCCOMB_X113_Y32_N16
\Unit1|unit2|memory[4][0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][2]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~74_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~74_combout\,
	datad => \Unit1|unit2|memory[4][0][2]~3_combout\,
	combout => \Unit1|unit2|memory[4][0][2]~2_combout\);

-- Location: LCCOMB_X113_Y32_N24
\Unit1|unit2|Mux141~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~4_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[4][1][2]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[4][0][2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][1][2]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][2]~2_combout\,
	combout => \Unit1|unit2|Mux141~4_combout\);

-- Location: LCCOMB_X106_Y32_N18
\Unit1|unit2|Mux141~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux141~4_combout\ & (\Unit1|unit2|memory[4][3][2]~2_combout\)) # (!\Unit1|unit2|Mux141~4_combout\ & ((\Unit1|unit2|memory[4][2][2]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux141~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][2]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][2][2]~2_combout\,
	datad => \Unit1|unit2|Mux141~4_combout\,
	combout => \Unit1|unit2|Mux141~5_combout\);

-- Location: LCCOMB_X106_Y32_N20
\Unit1|unit2|Mux141~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~6_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\Unit1|unit2|Mux141~3_combout\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & ((\Unit1|unit2|Mux141~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux141~3_combout\,
	datad => \Unit1|unit2|Mux141~5_combout\,
	combout => \Unit1|unit2|Mux141~6_combout\);

-- Location: LCCOMB_X106_Y32_N6
\Unit1|unit2|Mux141~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux141~6_combout\ & (\Unit1|unit2|Mux141~8_combout\)) # (!\Unit1|unit2|Mux141~6_combout\ & ((\Unit1|unit2|Mux141~1_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux141~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux141~8_combout\,
	datac => \Unit1|unit2|Mux141~1_combout\,
	datad => \Unit1|unit2|Mux141~6_combout\,
	combout => \Unit1|unit2|Mux141~9_combout\);

-- Location: LCCOMB_X106_Y32_N28
\Unit1|unit2|Mux141~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux141~20_combout\ = (\address[4]~input_o\ & ((\Unit1|unit2|Mux141~9_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit2|Mux141~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux141~19_combout\,
	datad => \Unit1|unit2|Mux141~9_combout\,
	combout => \Unit1|unit2|Mux141~20_combout\);

-- Location: FF_X106_Y32_N29
\Unit1|unit2|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux141~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(2));

-- Location: LCCOMB_X109_Y31_N12
\Unit1|data_out_cpu[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[2]~feeder_combout\ = \Unit1|unit2|data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(2),
	combout => \Unit1|data_out_cpu[2]~feeder_combout\);

-- Location: FF_X109_Y31_N13
\Unit1|data_out_cpu[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[2]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(2));

-- Location: LCCOMB_X109_Y31_N8
\data_out[2]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[2]~reg0feeder_combout\ = \Unit1|data_out_cpu\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(2),
	combout => \data_out[2]~reg0feeder_combout\);

-- Location: FF_X109_Y31_N9
\data_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[2]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[2]~reg0_q\);

-- Location: FF_X105_Y36_N23
\Unit1|data_block[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(51),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(51));

-- Location: LCCOMB_X109_Y37_N22
\Unit1|unit2|memory~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~99_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(51))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][3][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(51),
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[5][3][3]~2_combout\,
	combout => \Unit1|unit2|memory~99_combout\);

-- Location: LCCOMB_X109_Y37_N20
\Unit1|unit2|memory[5][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~99_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][3]~1_combout\,
	datac => \Unit1|unit2|memory~99_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][3]~1_combout\);

-- Location: IOIBUF_X115_Y36_N8
\data_in[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(3),
	o => \data_in[3]~input_o\);

-- Location: LCCOMB_X114_Y38_N18
\Unit1|tempDataIn[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Unit1|tempDataIn[3]~feeder_combout\);

-- Location: FF_X114_Y38_N19
\Unit1|tempDataIn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[3]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(3));

-- Location: LCCOMB_X109_Y37_N4
\Unit1|unit2|memory[5][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][3]~4_combout\ = \Unit1|unit2|memory[5][3][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[5][3][3]~4_combout\);

-- Location: FF_X109_Y37_N13
\Unit1|unit2|memory[5][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][3]~_emulated_q\);

-- Location: LCCOMB_X109_Y37_N12
\Unit1|unit2|memory[5][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][3]~3_combout\ = \Unit1|unit2|memory[5][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][3]~3_combout\);

-- Location: LCCOMB_X109_Y37_N2
\Unit1|unit2|memory[5][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~99_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[5][3][3]~3_combout\,
	datac => \Unit1|unit2|memory~99_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][3][3]~2_combout\);

-- Location: FF_X105_Y32_N9
\Unit1|data_block[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(3));

-- Location: LCCOMB_X105_Y32_N6
\Unit1|unit2|memory~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~98_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(3))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(3),
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][0][3]~2_combout\,
	combout => \Unit1|unit2|memory~98_combout\);

-- Location: LCCOMB_X105_Y32_N12
\Unit1|unit2|memory[5][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~98_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][3]~1_combout\,
	datab => \Unit1|unit2|memory~98_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][3]~1_combout\);

-- Location: LCCOMB_X105_Y32_N8
\Unit1|unit2|memory[5][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][3]~4_combout\ = \Unit1|unit2|memory[5][0][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][3]~1_combout\,
	datad => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[5][0][3]~4_combout\);

-- Location: FF_X105_Y32_N29
\Unit1|unit2|memory[5][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][3]~_emulated_q\);

-- Location: LCCOMB_X105_Y32_N28
\Unit1|unit2|memory[5][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][3]~3_combout\ = \Unit1|unit2|memory[5][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][3]~3_combout\);

-- Location: LCCOMB_X105_Y32_N30
\Unit1|unit2|memory[5][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~98_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][0][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][0][3]~3_combout\,
	datac => \Unit1|unit2|memory~98_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][3]~2_combout\);

-- Location: LCCOMB_X107_Y36_N20
\Unit1|data_block[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[35]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(35),
	combout => \Unit1|data_block[35]~feeder_combout\);

-- Location: FF_X107_Y36_N21
\Unit1|data_block[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[35]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(35));

-- Location: LCCOMB_X112_Y38_N20
\Unit1|unit2|memory~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~97_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(35)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][2][3]~2_combout\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(35),
	combout => \Unit1|unit2|memory~97_combout\);

-- Location: LCCOMB_X112_Y38_N2
\Unit1|unit2|memory[5][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~97_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][2][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~97_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][2][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][3]~1_combout\);

-- Location: LCCOMB_X112_Y38_N26
\Unit1|unit2|memory[5][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][3]~4_combout\ = \Unit1|unit2|memory[5][2][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][2][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[5][2][3]~4_combout\);

-- Location: FF_X112_Y38_N11
\Unit1|unit2|memory[5][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][3]~_emulated_q\);

-- Location: LCCOMB_X112_Y38_N10
\Unit1|unit2|memory[5][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][3]~3_combout\ = \Unit1|unit2|memory[5][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][3]~3_combout\);

-- Location: LCCOMB_X112_Y38_N8
\Unit1|unit2|memory[5][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~97_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][3]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~97_combout\,
	combout => \Unit1|unit2|memory[5][2][3]~2_combout\);

-- Location: LCCOMB_X108_Y32_N14
\Unit1|unit2|Mux140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][3]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[5][0][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][0][3]~2_combout\,
	datad => \Unit1|unit2|memory[5][2][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~0_combout\);

-- Location: FF_X105_Y36_N13
\Unit1|data_block[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(19));

-- Location: LCCOMB_X113_Y31_N14
\Unit1|unit2|memory~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~96_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(19))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|data_block\(19),
	datad => \Unit1|unit2|memory[5][1][3]~2_combout\,
	combout => \Unit1|unit2|memory~96_combout\);

-- Location: LCCOMB_X113_Y31_N24
\Unit1|unit2|memory[5][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~96_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][1][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~96_combout\,
	datab => \Unit1|unit2|memory[5][1][3]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][3]~1_combout\);

-- Location: LCCOMB_X113_Y31_N12
\Unit1|unit2|memory[5][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[5][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[5][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][3]~4_combout\);

-- Location: FF_X113_Y31_N5
\Unit1|unit2|memory[5][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][3]~_emulated_q\);

-- Location: LCCOMB_X113_Y31_N4
\Unit1|unit2|memory[5][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][3]~3_combout\ = \Unit1|unit2|memory[5][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][3]~3_combout\);

-- Location: LCCOMB_X113_Y31_N6
\Unit1|unit2|memory[5][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~96_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~96_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[5][1][3]~3_combout\,
	combout => \Unit1|unit2|memory[5][1][3]~2_combout\);

-- Location: LCCOMB_X108_Y32_N16
\Unit1|unit2|Mux140~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux140~0_combout\ & (\Unit1|unit2|memory[5][3][3]~2_combout\)) # (!\Unit1|unit2|Mux140~0_combout\ & ((\Unit1|unit2|memory[5][1][3]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux140~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][3]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux140~0_combout\,
	datad => \Unit1|unit2|memory[5][1][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~1_combout\);

-- Location: LCCOMB_X114_Y36_N24
\Unit1|unit2|memory~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~111_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(51)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][3]~2_combout\,
	datac => \Unit1|data_block\(51),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~111_combout\);

-- Location: LCCOMB_X114_Y36_N28
\Unit1|unit2|memory[7][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~111_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][3][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~111_combout\,
	datab => \Unit1|unit2|memory[7][3][3]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][3]~1_combout\);

-- Location: LCCOMB_X114_Y36_N26
\Unit1|unit2|memory[7][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[7][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[7][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][3]~4_combout\);

-- Location: FF_X114_Y36_N9
\Unit1|unit2|memory[7][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][3]~_emulated_q\);

-- Location: LCCOMB_X114_Y36_N8
\Unit1|unit2|memory[7][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][3]~3_combout\ = \Unit1|unit2|memory[7][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][3]~3_combout\);

-- Location: LCCOMB_X114_Y36_N30
\Unit1|unit2|memory[7][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~111_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][3][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][3]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~111_combout\,
	combout => \Unit1|unit2|memory[7][3][3]~2_combout\);

-- Location: LCCOMB_X112_Y35_N10
\Unit1|unit2|memory~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~109_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(35))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(35),
	datab => \Unit1|unit2|memory[7][2][3]~2_combout\,
	datac => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~109_combout\);

-- Location: LCCOMB_X112_Y35_N14
\Unit1|unit2|memory[7][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~109_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][2][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~109_combout\,
	datac => \Unit1|unit2|memory[7][2][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][3]~1_combout\);

-- Location: LCCOMB_X112_Y35_N16
\Unit1|unit2|memory[7][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][3]~4_combout\ = \Unit1|unit2|memory[7][2][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][2][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[7][2][3]~4_combout\);

-- Location: FF_X113_Y35_N13
\Unit1|unit2|memory[7][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][3]~_emulated_q\);

-- Location: LCCOMB_X113_Y35_N12
\Unit1|unit2|memory[7][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][3]~3_combout\ = \Unit1|unit2|memory[7][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][3]~3_combout\);

-- Location: LCCOMB_X113_Y35_N14
\Unit1|unit2|memory[7][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~109_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][2][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][3]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~109_combout\,
	combout => \Unit1|unit2|memory[7][2][3]~2_combout\);

-- Location: LCCOMB_X112_Y35_N6
\Unit1|unit2|memory~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~110_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(3))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][0][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|data_block\(3),
	datad => \Unit1|unit2|memory[7][0][3]~2_combout\,
	combout => \Unit1|unit2|memory~110_combout\);

-- Location: LCCOMB_X112_Y35_N28
\Unit1|unit2|memory[7][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~110_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][0][3]~1_combout\,
	datac => \Unit1|unit2|memory~110_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][3]~1_combout\);

-- Location: LCCOMB_X112_Y35_N12
\Unit1|unit2|memory[7][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[7][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[7][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][3]~4_combout\);

-- Location: FF_X112_Y35_N21
\Unit1|unit2|memory[7][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][3]~_emulated_q\);

-- Location: LCCOMB_X112_Y35_N20
\Unit1|unit2|memory[7][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][3]~3_combout\ = \Unit1|unit2|memory[7][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][3]~3_combout\);

-- Location: LCCOMB_X112_Y35_N2
\Unit1|unit2|memory[7][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~110_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~110_combout\,
	datad => \Unit1|unit2|memory[7][0][3]~3_combout\,
	combout => \Unit1|unit2|memory[7][0][3]~2_combout\);

-- Location: LCCOMB_X112_Y35_N8
\Unit1|unit2|Mux140~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~7_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[7][2][3]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[7][0][3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][2][3]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~7_combout\);

-- Location: LCCOMB_X112_Y35_N22
\Unit1|unit2|memory~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~108_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(19))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(19),
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][1][3]~2_combout\,
	combout => \Unit1|unit2|memory~108_combout\);

-- Location: LCCOMB_X112_Y35_N24
\Unit1|unit2|memory[7][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~108_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~108_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][1][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][3]~1_combout\);

-- Location: LCCOMB_X112_Y35_N4
\Unit1|unit2|memory[7][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][3]~4_combout\ = \Unit1|unit2|memory[7][1][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[7][1][3]~4_combout\);

-- Location: FF_X112_Y35_N1
\Unit1|unit2|memory[7][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][3]~_emulated_q\);

-- Location: LCCOMB_X112_Y35_N0
\Unit1|unit2|memory[7][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][3]~3_combout\ = \Unit1|unit2|memory[7][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][3]~3_combout\);

-- Location: LCCOMB_X112_Y35_N18
\Unit1|unit2|memory[7][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~108_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][3]~3_combout\,
	datac => \Unit1|unit2|memory~108_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][1][3]~2_combout\);

-- Location: LCCOMB_X112_Y35_N26
\Unit1|unit2|Mux140~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux140~7_combout\ & (\Unit1|unit2|memory[7][3][3]~2_combout\)) # (!\Unit1|unit2|Mux140~7_combout\ & ((\Unit1|unit2|memory[7][1][3]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux140~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[7][3][3]~2_combout\,
	datac => \Unit1|unit2|Mux140~7_combout\,
	datad => \Unit1|unit2|memory[7][1][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~8_combout\);

-- Location: LCCOMB_X112_Y33_N14
\Unit1|unit2|memory~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~100_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(35)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][2][3]~2_combout\,
	datad => \Unit1|data_block\(35),
	combout => \Unit1|unit2|memory~100_combout\);

-- Location: LCCOMB_X112_Y33_N12
\Unit1|unit2|memory[6][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~100_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][3]~1_combout\,
	datab => \Unit1|unit2|memory~100_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][3]~1_combout\);

-- Location: LCCOMB_X112_Y33_N20
\Unit1|unit2|memory[6][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][3]~4_combout\ = \Unit1|unit2|memory[6][2][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][2][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[6][2][3]~4_combout\);

-- Location: FF_X112_Y33_N5
\Unit1|unit2|memory[6][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][3]~_emulated_q\);

-- Location: LCCOMB_X112_Y33_N4
\Unit1|unit2|memory[6][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][3]~3_combout\ = \Unit1|unit2|memory[6][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][3]~3_combout\);

-- Location: LCCOMB_X112_Y33_N30
\Unit1|unit2|memory[6][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~100_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~100_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[6][2][3]~3_combout\,
	combout => \Unit1|unit2|memory[6][2][3]~2_combout\);

-- Location: LCCOMB_X110_Y33_N16
\Unit1|unit2|memory~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~103_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(51)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][3][3]~2_combout\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(51),
	combout => \Unit1|unit2|memory~103_combout\);

-- Location: LCCOMB_X110_Y33_N20
\Unit1|unit2|memory[6][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~103_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~103_combout\,
	datac => \Unit1|unit2|memory[6][3][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][3]~1_combout\);

-- Location: LCCOMB_X109_Y33_N12
\Unit1|unit2|memory[6][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][3]~4_combout\ = \Unit1|unit2|memory[6][3][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][3]~1_combout\,
	datad => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[6][3][3]~4_combout\);

-- Location: FF_X110_Y33_N27
\Unit1|unit2|memory[6][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][3]~_emulated_q\);

-- Location: LCCOMB_X110_Y33_N26
\Unit1|unit2|memory[6][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][3]~3_combout\ = \Unit1|unit2|memory[6][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][3]~3_combout\);

-- Location: LCCOMB_X110_Y33_N28
\Unit1|unit2|memory[6][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~103_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~103_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[6][3][3]~3_combout\,
	combout => \Unit1|unit2|memory[6][3][3]~2_combout\);

-- Location: LCCOMB_X110_Y33_N30
\Unit1|unit2|memory~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~101_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(19)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][1][3]~2_combout\,
	datad => \Unit1|data_block\(19),
	combout => \Unit1|unit2|memory~101_combout\);

-- Location: LCCOMB_X110_Y33_N6
\Unit1|unit2|memory[6][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~101_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][3]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~101_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][3]~1_combout\);

-- Location: LCCOMB_X109_Y33_N14
\Unit1|unit2|memory[6][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[6][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[6][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][3]~4_combout\);

-- Location: FF_X110_Y33_N1
\Unit1|unit2|memory[6][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][3]~_emulated_q\);

-- Location: LCCOMB_X110_Y33_N0
\Unit1|unit2|memory[6][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][3]~3_combout\ = \Unit1|unit2|memory[6][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][3]~3_combout\);

-- Location: LCCOMB_X110_Y33_N14
\Unit1|unit2|memory[6][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~101_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][1][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][1][3]~3_combout\,
	datac => \Unit1|unit2|memory~101_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][3]~2_combout\);

-- Location: LCCOMB_X109_Y33_N6
\Unit1|unit2|memory~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~102_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(3))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][0][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|data_block\(3),
	datad => \Unit1|unit2|memory[6][0][3]~2_combout\,
	combout => \Unit1|unit2|memory~102_combout\);

-- Location: LCCOMB_X109_Y33_N10
\Unit1|unit2|memory[6][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~102_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][3]~1_combout\,
	datab => \Unit1|unit2|memory~102_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][3]~1_combout\);

-- Location: LCCOMB_X109_Y33_N8
\Unit1|unit2|memory[6][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[6][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(3),
	datac => \Unit1|unit2|memory[6][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][3]~4_combout\);

-- Location: FF_X109_Y33_N1
\Unit1|unit2|memory[6][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][3]~_emulated_q\);

-- Location: LCCOMB_X109_Y33_N0
\Unit1|unit2|memory[6][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][3]~3_combout\ = \Unit1|unit2|memory[6][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][3]~3_combout\);

-- Location: LCCOMB_X110_Y33_N12
\Unit1|unit2|memory[6][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~102_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~102_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][3]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][3]~2_combout\);

-- Location: LCCOMB_X110_Y33_N24
\Unit1|unit2|Mux140~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~2_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[6][1][3]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[6][0][3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][1][3]~2_combout\,
	datad => \Unit1|unit2|memory[6][0][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~2_combout\);

-- Location: LCCOMB_X108_Y32_N26
\Unit1|unit2|Mux140~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux140~2_combout\ & ((\Unit1|unit2|memory[6][3][3]~2_combout\))) # (!\Unit1|unit2|Mux140~2_combout\ & (\Unit1|unit2|memory[6][2][3]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux140~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][3]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][3][3]~2_combout\,
	datad => \Unit1|unit2|Mux140~2_combout\,
	combout => \Unit1|unit2|Mux140~3_combout\);

-- Location: LCCOMB_X114_Y33_N10
\Unit1|unit2|memory~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~105_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(19)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|unit2|memory[4][1][3]~2_combout\,
	datad => \Unit1|data_block\(19),
	combout => \Unit1|unit2|memory~105_combout\);

-- Location: LCCOMB_X114_Y33_N6
\Unit1|unit2|memory[4][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~105_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][3]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~105_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][3]~1_combout\);

-- Location: LCCOMB_X114_Y33_N8
\Unit1|unit2|memory[4][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[4][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[4][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][3]~4_combout\);

-- Location: FF_X114_Y33_N17
\Unit1|unit2|memory[4][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][3]~_emulated_q\);

-- Location: LCCOMB_X114_Y33_N16
\Unit1|unit2|memory[4][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][3]~3_combout\ = \Unit1|unit2|memory[4][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][3]~3_combout\);

-- Location: LCCOMB_X114_Y33_N26
\Unit1|unit2|memory[4][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~105_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~105_combout\,
	datab => \Unit1|unit2|memory[4][1][3]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][1][3]~2_combout\);

-- Location: LCCOMB_X111_Y34_N20
\Unit1|unit2|memory~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~106_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(3)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][0][3]~2_combout\,
	datac => \Unit1|data_block\(3),
	combout => \Unit1|unit2|memory~106_combout\);

-- Location: LCCOMB_X111_Y34_N24
\Unit1|unit2|memory[4][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~106_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][0][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][3]~1_combout\,
	datab => \Unit1|unit2|memory~106_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][3]~1_combout\);

-- Location: LCCOMB_X111_Y34_N26
\Unit1|unit2|memory[4][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[4][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[4][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][3]~4_combout\);

-- Location: FF_X111_Y34_N17
\Unit1|unit2|memory[4][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][3]~_emulated_q\);

-- Location: LCCOMB_X111_Y34_N16
\Unit1|unit2|memory[4][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][3]~3_combout\ = \Unit1|unit2|memory[4][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][3]~3_combout\);

-- Location: LCCOMB_X111_Y34_N14
\Unit1|unit2|memory[4][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~106_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~106_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][0][3]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][3]~2_combout\);

-- Location: LCCOMB_X114_Y32_N28
\Unit1|unit2|Mux140~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~4_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[4][1][3]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[4][0][3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][1][3]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~4_combout\);

-- Location: LCCOMB_X114_Y40_N30
\Unit1|unit2|memory~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~104_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(35))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][2][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(35),
	datad => \Unit1|unit2|memory[4][2][3]~2_combout\,
	combout => \Unit1|unit2|memory~104_combout\);

-- Location: LCCOMB_X114_Y40_N2
\Unit1|unit2|memory[4][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~104_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][3]~1_combout\,
	datab => \Unit1|unit2|memory~104_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][3]~1_combout\);

-- Location: LCCOMB_X114_Y40_N4
\Unit1|unit2|memory[4][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][3]~4_combout\ = \Unit1|unit2|memory[4][2][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[4][2][3]~4_combout\);

-- Location: FF_X114_Y40_N21
\Unit1|unit2|memory[4][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][3]~_emulated_q\);

-- Location: LCCOMB_X114_Y40_N20
\Unit1|unit2|memory[4][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][3]~3_combout\ = \Unit1|unit2|memory[4][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][3]~3_combout\);

-- Location: LCCOMB_X114_Y40_N10
\Unit1|unit2|memory[4][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~104_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][2][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][3]~3_combout\,
	datab => \Unit1|unit2|memory~104_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][2][3]~2_combout\);

-- Location: LCCOMB_X114_Y40_N26
\Unit1|unit2|memory~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~107_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(51)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|unit2|memory[4][3][3]~2_combout\,
	datad => \Unit1|data_block\(51),
	combout => \Unit1|unit2|memory~107_combout\);

-- Location: LCCOMB_X114_Y40_N16
\Unit1|unit2|memory[4][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~107_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][3]~1_combout\,
	datac => \Unit1|unit2|memory~107_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][3]~1_combout\);

-- Location: LCCOMB_X114_Y40_N8
\Unit1|unit2|memory[4][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[4][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[4][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][3]~4_combout\);

-- Location: FF_X114_Y40_N13
\Unit1|unit2|memory[4][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][3]~_emulated_q\);

-- Location: LCCOMB_X114_Y40_N12
\Unit1|unit2|memory[4][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][3]~3_combout\ = \Unit1|unit2|memory[4][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][3]~3_combout\);

-- Location: LCCOMB_X114_Y40_N14
\Unit1|unit2|memory[4][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~107_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~107_combout\,
	datab => \Unit1|unit2|memory[4][3][3]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][3][3]~2_combout\);

-- Location: LCCOMB_X114_Y32_N22
\Unit1|unit2|Mux140~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux140~4_combout\ & ((\Unit1|unit2|memory[4][3][3]~2_combout\))) # (!\Unit1|unit2|Mux140~4_combout\ & (\Unit1|unit2|memory[4][2][3]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (\Unit1|unit2|Mux140~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|Mux140~4_combout\,
	datac => \Unit1|unit2|memory[4][2][3]~2_combout\,
	datad => \Unit1|unit2|memory[4][3][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~5_combout\);

-- Location: LCCOMB_X108_Y32_N28
\Unit1|unit2|Mux140~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|Mux140~3_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|Mux140~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux140~3_combout\,
	datad => \Unit1|unit2|Mux140~5_combout\,
	combout => \Unit1|unit2|Mux140~6_combout\);

-- Location: LCCOMB_X108_Y32_N22
\Unit1|unit2|Mux140~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux140~6_combout\ & ((\Unit1|unit2|Mux140~8_combout\))) # (!\Unit1|unit2|Mux140~6_combout\ & (\Unit1|unit2|Mux140~1_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux140~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux140~1_combout\,
	datac => \Unit1|unit2|Mux140~8_combout\,
	datad => \Unit1|unit2|Mux140~6_combout\,
	combout => \Unit1|unit2|Mux140~9_combout\);

-- Location: LCCOMB_X109_Y33_N16
\Unit1|unit2|memory~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~112_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(35)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datab => \Unit1|unit2|memory[2][2][3]~2_combout\,
	datac => \Unit1|data_block\(35),
	combout => \Unit1|unit2|memory~112_combout\);

-- Location: LCCOMB_X109_Y33_N28
\Unit1|unit2|memory[2][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~112_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][3]~1_combout\,
	datab => \Unit1|unit2|memory~112_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][3]~1_combout\);

-- Location: LCCOMB_X109_Y33_N26
\Unit1|unit2|memory[2][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[2][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(3),
	datac => \Unit1|unit2|memory[2][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][3]~4_combout\);

-- Location: FF_X109_Y33_N31
\Unit1|unit2|memory[2][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][3]~_emulated_q\);

-- Location: LCCOMB_X109_Y33_N30
\Unit1|unit2|memory[2][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][3]~3_combout\ = \Unit1|unit2|memory[2][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][3]~3_combout\);

-- Location: LCCOMB_X109_Y33_N4
\Unit1|unit2|memory[2][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~112_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~112_combout\,
	datac => \Unit1|unit2|memory[2][2][3]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][3]~2_combout\);

-- Location: LCCOMB_X110_Y39_N10
\Unit1|unit2|memory~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~115_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(51)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][3][3]~2_combout\,
	datad => \Unit1|data_block\(51),
	combout => \Unit1|unit2|memory~115_combout\);

-- Location: LCCOMB_X110_Y39_N24
\Unit1|unit2|memory[2][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~115_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~115_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][3][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][3]~1_combout\);

-- Location: LCCOMB_X110_Y39_N4
\Unit1|unit2|memory[2][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][3]~4_combout\ = \Unit1|unit2|memory[2][3][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[2][3][3]~4_combout\);

-- Location: FF_X110_Y39_N17
\Unit1|unit2|memory[2][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][3]~_emulated_q\);

-- Location: LCCOMB_X110_Y39_N16
\Unit1|unit2|memory[2][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][3]~3_combout\ = \Unit1|unit2|memory[2][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][3]~3_combout\);

-- Location: LCCOMB_X110_Y39_N30
\Unit1|unit2|memory[2][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~115_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~115_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[2][3][3]~3_combout\,
	combout => \Unit1|unit2|memory[2][3][3]~2_combout\);

-- Location: LCCOMB_X114_Y33_N22
\Unit1|unit2|memory~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~113_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(19)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][1][3]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(19),
	combout => \Unit1|unit2|memory~113_combout\);

-- Location: LCCOMB_X114_Y33_N28
\Unit1|unit2|memory[2][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~113_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~113_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][3]~1_combout\);

-- Location: LCCOMB_X114_Y33_N4
\Unit1|unit2|memory[2][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[2][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[2][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][3]~4_combout\);

-- Location: FF_X114_Y33_N1
\Unit1|unit2|memory[2][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][3]~_emulated_q\);

-- Location: LCCOMB_X114_Y33_N0
\Unit1|unit2|memory[2][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][3]~3_combout\ = \Unit1|unit2|memory[2][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][3]~3_combout\);

-- Location: LCCOMB_X114_Y33_N14
\Unit1|unit2|memory[2][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~113_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~113_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[2][1][3]~3_combout\,
	combout => \Unit1|unit2|memory[2][1][3]~2_combout\);

-- Location: LCCOMB_X100_Y33_N20
\Unit1|unit2|memory~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~114_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(3)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][3]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(3),
	combout => \Unit1|unit2|memory~114_combout\);

-- Location: LCCOMB_X100_Y33_N16
\Unit1|unit2|memory[2][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~114_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][0][3]~1_combout\,
	datac => \Unit1|unit2|memory~114_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][3]~1_combout\);

-- Location: LCCOMB_X103_Y33_N6
\Unit1|unit2|memory[2][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][3]~4_combout\ = \Unit1|unit2|memory[2][0][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][3]~1_combout\,
	datad => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[2][0][3]~4_combout\);

-- Location: FF_X100_Y33_N13
\Unit1|unit2|memory[2][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][3]~_emulated_q\);

-- Location: LCCOMB_X100_Y33_N12
\Unit1|unit2|memory[2][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][3]~3_combout\ = \Unit1|unit2|memory[2][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][3]~3_combout\);

-- Location: LCCOMB_X100_Y33_N22
\Unit1|unit2|memory[2][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~114_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~114_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[2][0][3]~3_combout\,
	combout => \Unit1|unit2|memory[2][0][3]~2_combout\);

-- Location: LCCOMB_X109_Y33_N24
\Unit1|unit2|Mux140~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[2][1][3]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[2][0][3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][1][3]~2_combout\,
	datad => \Unit1|unit2|memory[2][0][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~10_combout\);

-- Location: LCCOMB_X109_Y33_N2
\Unit1|unit2|Mux140~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux140~10_combout\ & ((\Unit1|unit2|memory[2][3][3]~2_combout\))) # (!\Unit1|unit2|Mux140~10_combout\ & (\Unit1|unit2|memory[2][2][3]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux140~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[2][2][3]~2_combout\,
	datac => \Unit1|unit2|memory[2][3][3]~2_combout\,
	datad => \Unit1|unit2|Mux140~10_combout\,
	combout => \Unit1|unit2|Mux140~11_combout\);

-- Location: LCCOMB_X113_Y38_N20
\Unit1|unit2|memory~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~116_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(19))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][1][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(19),
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|unit2|memory[1][1][3]~2_combout\,
	combout => \Unit1|unit2|memory~116_combout\);

-- Location: LCCOMB_X113_Y38_N28
\Unit1|unit2|memory[1][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~116_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][1][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~116_combout\,
	datab => \Unit1|unit2|memory[1][1][3]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][3]~1_combout\);

-- Location: LCCOMB_X113_Y38_N26
\Unit1|unit2|memory[1][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[1][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[1][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][3]~4_combout\);

-- Location: FF_X113_Y38_N25
\Unit1|unit2|memory[1][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][3]~_emulated_q\);

-- Location: LCCOMB_X113_Y38_N24
\Unit1|unit2|memory[1][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][3]~3_combout\ = \Unit1|unit2|memory[1][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][3]~3_combout\);

-- Location: LCCOMB_X113_Y38_N6
\Unit1|unit2|memory[1][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~116_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][3]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~116_combout\,
	combout => \Unit1|unit2|memory[1][1][3]~2_combout\);

-- Location: LCCOMB_X113_Y39_N26
\Unit1|unit2|memory~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~119_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(51)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][3][3]~2_combout\,
	datad => \Unit1|data_block\(51),
	combout => \Unit1|unit2|memory~119_combout\);

-- Location: LCCOMB_X113_Y39_N12
\Unit1|unit2|memory[1][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~119_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][3][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~119_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][3][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][3]~1_combout\);

-- Location: LCCOMB_X113_Y39_N4
\Unit1|unit2|memory[1][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[1][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(3),
	datac => \Unit1|unit2|memory[1][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][3]~4_combout\);

-- Location: FF_X113_Y39_N21
\Unit1|unit2|memory[1][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][3]~_emulated_q\);

-- Location: LCCOMB_X113_Y39_N20
\Unit1|unit2|memory[1][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][3]~3_combout\ = \Unit1|unit2|memory[1][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][3]~3_combout\);

-- Location: LCCOMB_X113_Y39_N14
\Unit1|unit2|memory[1][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~119_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~119_combout\,
	datab => \Unit1|unit2|memory[1][3][3]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][3][3]~2_combout\);

-- Location: LCCOMB_X107_Y36_N12
\Unit1|unit2|memory~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~117_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(35))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(35),
	datac => \Unit1|unit2|memory[1][2][3]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~117_combout\);

-- Location: LCCOMB_X107_Y36_N16
\Unit1|unit2|memory[1][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~117_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][2][3]~1_combout\,
	datac => \Unit1|unit2|memory~117_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][3]~1_combout\);

-- Location: LCCOMB_X107_Y36_N18
\Unit1|unit2|memory[1][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[1][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[1][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][3]~4_combout\);

-- Location: FF_X107_Y36_N25
\Unit1|unit2|memory[1][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][3]~_emulated_q\);

-- Location: LCCOMB_X107_Y36_N24
\Unit1|unit2|memory[1][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][3]~3_combout\ = \Unit1|unit2|memory[1][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][3]~3_combout\);

-- Location: LCCOMB_X107_Y36_N22
\Unit1|unit2|memory[1][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~117_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][2][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][3]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~117_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][3]~2_combout\);

-- Location: LCCOMB_X105_Y32_N20
\Unit1|unit2|memory~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~118_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(3))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][0][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(3),
	datac => \Unit1|unit2|memory[1][0][3]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~118_combout\);

-- Location: LCCOMB_X105_Y32_N10
\Unit1|unit2|memory[1][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~118_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][3]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~118_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][3]~1_combout\);

-- Location: LCCOMB_X106_Y36_N24
\Unit1|unit2|memory[1][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[1][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[1][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][3]~4_combout\);

-- Location: FF_X106_Y36_N25
\Unit1|unit2|memory[1][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][3]~_emulated_q\);

-- Location: LCCOMB_X106_Y36_N14
\Unit1|unit2|memory[1][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][3]~3_combout\ = \Unit1|unit2|memory[1][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][3]~3_combout\);

-- Location: LCCOMB_X106_Y36_N16
\Unit1|unit2|memory[1][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~118_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~118_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[1][0][3]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][0][3]~2_combout\);

-- Location: LCCOMB_X108_Y32_N12
\Unit1|unit2|Mux140~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~12_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[1][2][3]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[1][0][3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[1][2][3]~2_combout\,
	datad => \Unit1|unit2|memory[1][0][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~12_combout\);

-- Location: LCCOMB_X108_Y32_N6
\Unit1|unit2|Mux140~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux140~12_combout\ & ((\Unit1|unit2|memory[1][3][3]~2_combout\))) # (!\Unit1|unit2|Mux140~12_combout\ & (\Unit1|unit2|memory[1][1][3]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux140~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][1][3]~2_combout\,
	datac => \Unit1|unit2|memory[1][3][3]~2_combout\,
	datad => \Unit1|unit2|Mux140~12_combout\,
	combout => \Unit1|unit2|Mux140~13_combout\);

-- Location: LCCOMB_X108_Y40_N20
\Unit1|unit2|memory~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~120_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(35)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][2][3]~2_combout\,
	datac => \Unit1|data_block\(35),
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~120_combout\);

-- Location: LCCOMB_X108_Y40_N10
\Unit1|unit2|memory[0][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~120_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][2][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~120_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][3]~1_combout\);

-- Location: LCCOMB_X107_Y40_N12
\Unit1|unit2|memory[0][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][3]~4_combout\ = \Unit1|unit2|memory[0][2][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][2][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[0][2][3]~4_combout\);

-- Location: FF_X108_Y40_N5
\Unit1|unit2|memory[0][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][3]~_emulated_q\);

-- Location: LCCOMB_X108_Y40_N4
\Unit1|unit2|memory[0][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][3]~3_combout\ = \Unit1|unit2|memory[0][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][3]~3_combout\);

-- Location: LCCOMB_X108_Y40_N18
\Unit1|unit2|memory[0][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~120_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~120_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][3]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][3]~2_combout\);

-- Location: LCCOMB_X114_Y36_N20
\Unit1|unit2|memory~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~123_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(51))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][3][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(51),
	datab => \Unit1|unit2|memory[0][3][3]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~123_combout\);

-- Location: LCCOMB_X114_Y36_N6
\Unit1|unit2|memory[0][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~123_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~123_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][3][3]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][3]~1_combout\);

-- Location: LCCOMB_X114_Y36_N22
\Unit1|unit2|memory[0][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][3]~4_combout\ = \Unit1|unit2|memory[0][3][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][3]~1_combout\,
	datac => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[0][3][3]~4_combout\);

-- Location: FF_X114_Y36_N5
\Unit1|unit2|memory[0][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][3]~_emulated_q\);

-- Location: LCCOMB_X114_Y36_N4
\Unit1|unit2|memory[0][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][3]~3_combout\ = \Unit1|unit2|memory[0][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][3]~3_combout\);

-- Location: LCCOMB_X114_Y36_N14
\Unit1|unit2|memory[0][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~123_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~123_combout\,
	datab => \Unit1|unit2|memory[0][3][3]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][3][3]~2_combout\);

-- Location: LCCOMB_X105_Y32_N18
\Unit1|unit2|memory~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~122_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(3))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(3),
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[0][0][3]~2_combout\,
	combout => \Unit1|unit2|memory~122_combout\);

-- Location: LCCOMB_X105_Y32_N24
\Unit1|unit2|memory[0][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~122_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][0][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~122_combout\,
	datab => \Unit1|unit2|memory[0][0][3]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][3]~1_combout\);

-- Location: LCCOMB_X108_Y32_N4
\Unit1|unit2|memory[0][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[0][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[0][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][3]~4_combout\);

-- Location: FF_X108_Y32_N21
\Unit1|unit2|memory[0][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][3]~_emulated_q\);

-- Location: LCCOMB_X108_Y32_N20
\Unit1|unit2|memory[0][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][3]~3_combout\ = \Unit1|unit2|memory[0][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][3]~3_combout\);

-- Location: LCCOMB_X108_Y32_N30
\Unit1|unit2|memory[0][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~122_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~122_combout\,
	datac => \Unit1|unit2|memory[0][0][3]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][0][3]~2_combout\);

-- Location: LCCOMB_X105_Y36_N20
\Unit1|unit2|memory~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~121_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(19)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][1][3]~2_combout\,
	datad => \Unit1|data_block\(19),
	combout => \Unit1|unit2|memory~121_combout\);

-- Location: LCCOMB_X105_Y36_N6
\Unit1|unit2|memory[0][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~121_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][3]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~121_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][3]~1_combout\);

-- Location: LCCOMB_X105_Y36_N12
\Unit1|unit2|memory[0][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[0][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[0][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][3]~4_combout\);

-- Location: FF_X105_Y36_N17
\Unit1|unit2|memory[0][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][3]~_emulated_q\);

-- Location: LCCOMB_X105_Y36_N16
\Unit1|unit2|memory[0][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][3]~3_combout\ = \Unit1|unit2|memory[0][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][3]~3_combout\);

-- Location: LCCOMB_X105_Y36_N14
\Unit1|unit2|memory[0][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~121_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~121_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[0][1][3]~3_combout\,
	combout => \Unit1|unit2|memory[0][1][3]~2_combout\);

-- Location: LCCOMB_X108_Y32_N24
\Unit1|unit2|Mux140~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~14_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[0][1][3]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[0][0][3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[0][0][3]~2_combout\,
	datad => \Unit1|unit2|memory[0][1][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~14_combout\);

-- Location: LCCOMB_X108_Y32_N18
\Unit1|unit2|Mux140~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux140~14_combout\ & ((\Unit1|unit2|memory[0][3][3]~2_combout\))) # (!\Unit1|unit2|Mux140~14_combout\ & (\Unit1|unit2|memory[0][2][3]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux140~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][2][3]~2_combout\,
	datac => \Unit1|unit2|memory[0][3][3]~2_combout\,
	datad => \Unit1|unit2|Mux140~14_combout\,
	combout => \Unit1|unit2|Mux140~15_combout\);

-- Location: LCCOMB_X108_Y32_N8
\Unit1|unit2|Mux140~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~16_combout\ = (\address[3]~input_o\ & (((\address[2]~input_o\)))) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & (\Unit1|unit2|Mux140~13_combout\)) # (!\address[2]~input_o\ & ((\Unit1|unit2|Mux140~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux140~13_combout\,
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \Unit1|unit2|Mux140~15_combout\,
	combout => \Unit1|unit2|Mux140~16_combout\);

-- Location: LCCOMB_X110_Y38_N18
\Unit1|unit2|memory~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~124_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(19))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][1][3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(19),
	datac => \Unit1|unit2|memory[3][1][3]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~124_combout\);

-- Location: LCCOMB_X110_Y38_N2
\Unit1|unit2|memory[3][1][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~124_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][3]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~124_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][3]~1_combout\);

-- Location: LCCOMB_X110_Y38_N4
\Unit1|unit2|memory[3][1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][3]~4_combout\ = \Unit1|unit2|memory[3][1][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][3]~1_combout\,
	datad => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[3][1][3]~4_combout\);

-- Location: FF_X110_Y38_N25
\Unit1|unit2|memory[3][1][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][3]~_emulated_q\);

-- Location: LCCOMB_X110_Y38_N24
\Unit1|unit2|memory[3][1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][3]~3_combout\ = \Unit1|unit2|memory[3][1][3]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][3]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][3]~3_combout\);

-- Location: LCCOMB_X110_Y38_N26
\Unit1|unit2|memory[3][1][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~124_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][1][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[3][1][3]~3_combout\,
	datac => \Unit1|unit2|memory~124_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][1][3]~2_combout\);

-- Location: LCCOMB_X107_Y40_N24
\Unit1|unit2|memory~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~127_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(51)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][3]~2_combout\,
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(51),
	combout => \Unit1|unit2|memory~127_combout\);

-- Location: LCCOMB_X107_Y40_N28
\Unit1|unit2|memory[3][3][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~127_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~127_combout\,
	datab => \Unit1|unit2|memory[3][3][3]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][3]~1_combout\);

-- Location: LCCOMB_X107_Y40_N22
\Unit1|unit2|memory[3][3][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[3][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[3][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][3]~4_combout\);

-- Location: FF_X107_Y40_N9
\Unit1|unit2|memory[3][3][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][3]~_emulated_q\);

-- Location: LCCOMB_X107_Y40_N8
\Unit1|unit2|memory[3][3][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][3]~3_combout\ = \Unit1|unit2|memory[3][3][3]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][3]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][3]~3_combout\);

-- Location: LCCOMB_X107_Y40_N6
\Unit1|unit2|memory[3][3][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~127_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~127_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[3][3][3]~3_combout\,
	combout => \Unit1|unit2|memory[3][3][3]~2_combout\);

-- Location: LCCOMB_X108_Y40_N24
\Unit1|unit2|memory~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~125_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(35)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][2][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][3]~2_combout\,
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(35),
	combout => \Unit1|unit2|memory~125_combout\);

-- Location: LCCOMB_X108_Y40_N16
\Unit1|unit2|memory[3][2][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~125_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][2][3]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~125_combout\,
	datab => \Unit1|unit2|memory[3][2][3]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][3]~1_combout\);

-- Location: LCCOMB_X108_Y40_N6
\Unit1|unit2|memory[3][2][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][3]~4_combout\ = \Unit1|unit2|memory[3][2][3]~1_combout\ $ (\Unit1|tempDataIn\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][2][3]~1_combout\,
	datad => \Unit1|tempDataIn\(3),
	combout => \Unit1|unit2|memory[3][2][3]~4_combout\);

-- Location: FF_X108_Y40_N9
\Unit1|unit2|memory[3][2][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][3]~_emulated_q\);

-- Location: LCCOMB_X108_Y40_N8
\Unit1|unit2|memory[3][2][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][3]~3_combout\ = \Unit1|unit2|memory[3][2][3]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][3]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][3]~3_combout\);

-- Location: LCCOMB_X108_Y40_N26
\Unit1|unit2|memory[3][2][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~125_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~125_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][2][3]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][3]~2_combout\);

-- Location: LCCOMB_X103_Y36_N6
\Unit1|unit2|memory~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~126_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(3)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|unit2|memory[3][0][3]~2_combout\,
	datad => \Unit1|data_block\(3),
	combout => \Unit1|unit2|memory~126_combout\);

-- Location: LCCOMB_X103_Y36_N2
\Unit1|unit2|memory[3][0][3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][3]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~126_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][3]~1_combout\,
	datac => \Unit1|unit2|memory~126_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][3]~1_combout\);

-- Location: LCCOMB_X103_Y36_N4
\Unit1|unit2|memory[3][0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][3]~4_combout\ = \Unit1|tempDataIn\(3) $ (\Unit1|unit2|memory[3][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(3),
	datad => \Unit1|unit2|memory[3][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][3]~4_combout\);

-- Location: FF_X103_Y36_N17
\Unit1|unit2|memory[3][0][3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][3]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][3]~_emulated_q\);

-- Location: LCCOMB_X103_Y36_N16
\Unit1|unit2|memory[3][0][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][3]~3_combout\ = \Unit1|unit2|memory[3][0][3]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][3]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][3]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][3]~3_combout\);

-- Location: LCCOMB_X103_Y36_N14
\Unit1|unit2|memory[3][0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][3]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~126_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~126_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][0][3]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][3]~2_combout\);

-- Location: LCCOMB_X108_Y40_N12
\Unit1|unit2|Mux140~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][3]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[3][0][3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][2][3]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][3]~2_combout\,
	combout => \Unit1|unit2|Mux140~17_combout\);

-- Location: LCCOMB_X108_Y40_N14
\Unit1|unit2|Mux140~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux140~17_combout\ & ((\Unit1|unit2|memory[3][3][3]~2_combout\))) # (!\Unit1|unit2|Mux140~17_combout\ & (\Unit1|unit2|memory[3][1][3]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux140~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[3][1][3]~2_combout\,
	datac => \Unit1|unit2|memory[3][3][3]~2_combout\,
	datad => \Unit1|unit2|Mux140~17_combout\,
	combout => \Unit1|unit2|Mux140~18_combout\);

-- Location: LCCOMB_X108_Y32_N10
\Unit1|unit2|Mux140~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux140~16_combout\ & ((\Unit1|unit2|Mux140~18_combout\))) # (!\Unit1|unit2|Mux140~16_combout\ & (\Unit1|unit2|Mux140~11_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux140~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux140~11_combout\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux140~16_combout\,
	datad => \Unit1|unit2|Mux140~18_combout\,
	combout => \Unit1|unit2|Mux140~19_combout\);

-- Location: LCCOMB_X108_Y32_N0
\Unit1|unit2|Mux140~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux140~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux140~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux140~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux140~9_combout\,
	datad => \Unit1|unit2|Mux140~19_combout\,
	combout => \Unit1|unit2|Mux140~20_combout\);

-- Location: FF_X108_Y32_N1
\Unit1|unit2|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux140~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(3));

-- Location: LCCOMB_X108_Y31_N24
\Unit1|data_out_cpu[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[3]~feeder_combout\ = \Unit1|unit2|data_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(3),
	combout => \Unit1|data_out_cpu[3]~feeder_combout\);

-- Location: FF_X108_Y31_N25
\Unit1|data_out_cpu[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[3]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(3));

-- Location: LCCOMB_X109_Y31_N30
\data_out[3]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[3]~reg0feeder_combout\ = \Unit1|data_out_cpu\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(3),
	combout => \data_out[3]~reg0feeder_combout\);

-- Location: FF_X109_Y31_N31
\data_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[3]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[3]~reg0_q\);

-- Location: M9K_X104_Y37_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180C06030180C0603010080402010",
	mem_init2 => X"0804020100804020100804020080402010080402010080402010080402010000000000000000000000000000000000000381C0E070381C0E070381C0E070381C0E07030180C06030180C06030180C06030180C06028140A05028140A05028140A05028140A050201008040201008040201008040201008040180C06030180C06030180C06030180C06030100804020100804020100804020100804020080402010080402010080402010080402010000000000000000000000000000000000000381C0E070381C0E070381C0E070381C0E07030180C06030180C06030180C06030180C06028140A05028140A05028140A05028140A0502010080402010080402",
	mem_init1 => X"01008040201008040180C06030180C06030180C06030180C06030100804020100804020100804020100804020080402010080402010080402010080402010000000000000000000000000000000000000381C0E070381C0E070381C0E070381C0E07030180C06030180C06030180C06030180C06028140A05028140A05028140A05028140A050201008040201008040201008040000000000180006030180C06030180C06030180C06030100804020100804020100804020100804020080402010080402010080402010080402010000000000000000000000000000000000000381C0E070381C0E070381C0E070381C0E07030180C06030180C06030180C060",
	mem_init0 => X"30180C06028140A05028140A05028140A05028140A050201008040201008040201008040201008040180C06030180C06030180C06030180C06030100804020100804020100804020100804020080402010080402010080402010080402010000000000000000000000000000000000000381C0E070381C0E070381C0E070381C0E07030180C06030180C06030180C06030180C06028140A05028140A05028140A05028140A050201008040201008040201008040201008040180C06030180C06030180C06030180C0603010080402010080402010080402010080402008040201008040201008040201008040201000000000000000000904FDC5EC8A9D7D41F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: FF_X105_Y37_N27
\Unit1|data_block[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(52),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(52));

-- Location: LCCOMB_X110_Y40_N16
\Unit1|unit2|memory~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~143_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(52))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][3][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(52),
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][3][4]~2_combout\,
	combout => \Unit1|unit2|memory~143_combout\);

-- Location: IOIBUF_X115_Y44_N8
\data_in[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(4),
	o => \data_in[4]~input_o\);

-- Location: LCCOMB_X108_Y41_N20
\Unit1|tempDataIn[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Unit1|tempDataIn[4]~feeder_combout\);

-- Location: FF_X108_Y41_N21
\Unit1|tempDataIn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[4]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(4));

-- Location: LCCOMB_X110_Y40_N18
\Unit1|unit2|memory[7][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~143_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][3][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~143_combout\,
	datab => \Unit1|unit2|memory[7][3][4]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][4]~1_combout\);

-- Location: LCCOMB_X110_Y40_N26
\Unit1|unit2|memory[7][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[7][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[7][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][4]~4_combout\);

-- Location: FF_X110_Y40_N21
\Unit1|unit2|memory[7][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][4]~_emulated_q\);

-- Location: LCCOMB_X110_Y40_N20
\Unit1|unit2|memory[7][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][4]~3_combout\ = \Unit1|unit2|memory[7][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][4]~3_combout\);

-- Location: LCCOMB_X110_Y40_N22
\Unit1|unit2|memory[7][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~143_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~143_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[7][3][4]~3_combout\,
	combout => \Unit1|unit2|memory[7][3][4]~2_combout\);

-- Location: FF_X107_Y36_N9
\Unit1|data_block[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(36),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(36));

-- Location: LCCOMB_X105_Y31_N0
\Unit1|unit2|memory~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~141_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(36))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(36),
	datac => \Unit1|unit2|memory[7][2][4]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~141_combout\);

-- Location: LCCOMB_X105_Y31_N18
\Unit1|unit2|memory[7][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~141_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][2][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~141_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[7][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][4]~1_combout\);

-- Location: LCCOMB_X105_Y31_N22
\Unit1|unit2|memory[7][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][4]~4_combout\ = \Unit1|unit2|memory[7][2][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][2][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[7][2][4]~4_combout\);

-- Location: FF_X105_Y31_N27
\Unit1|unit2|memory[7][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][4]~_emulated_q\);

-- Location: LCCOMB_X105_Y31_N26
\Unit1|unit2|memory[7][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][4]~3_combout\ = \Unit1|unit2|memory[7][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][4]~3_combout\);

-- Location: LCCOMB_X105_Y31_N8
\Unit1|unit2|memory[7][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~141_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][2][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][4]~3_combout\,
	datab => \Unit1|unit2|memory~141_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][4]~2_combout\);

-- Location: FF_X105_Y37_N21
\Unit1|data_block[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(4));

-- Location: LCCOMB_X107_Y35_N6
\Unit1|unit2|memory~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~142_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(4))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][0][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(4),
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][0][4]~2_combout\,
	combout => \Unit1|unit2|memory~142_combout\);

-- Location: LCCOMB_X107_Y35_N12
\Unit1|unit2|memory[7][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~142_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][4]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~142_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][4]~1_combout\);

-- Location: LCCOMB_X107_Y35_N28
\Unit1|unit2|memory[7][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[7][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[7][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][4]~4_combout\);

-- Location: FF_X107_Y35_N5
\Unit1|unit2|memory[7][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][4]~_emulated_q\);

-- Location: LCCOMB_X107_Y35_N4
\Unit1|unit2|memory[7][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][4]~3_combout\ = \Unit1|unit2|memory[7][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][4]~3_combout\);

-- Location: LCCOMB_X107_Y35_N30
\Unit1|unit2|memory[7][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~142_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~142_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[7][0][4]~3_combout\,
	combout => \Unit1|unit2|memory[7][0][4]~2_combout\);

-- Location: LCCOMB_X105_Y35_N14
\Unit1|unit2|Mux139~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~7_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[7][2][4]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[7][0][4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][2][4]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~7_combout\);

-- Location: FF_X106_Y35_N5
\Unit1|data_block[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(20));

-- Location: LCCOMB_X106_Y31_N10
\Unit1|unit2|memory~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~140_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(20))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(20),
	datac => \Unit1|unit2|memory[7][1][4]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~140_combout\);

-- Location: LCCOMB_X106_Y31_N18
\Unit1|unit2|memory[7][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~140_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~140_combout\,
	datac => \Unit1|unit2|memory[7][1][4]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][4]~1_combout\);

-- Location: LCCOMB_X106_Y31_N16
\Unit1|unit2|memory[7][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][4]~4_combout\ = \Unit1|unit2|memory[7][1][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][4]~1_combout\,
	datac => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[7][1][4]~4_combout\);

-- Location: FF_X106_Y31_N25
\Unit1|unit2|memory[7][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][4]~_emulated_q\);

-- Location: LCCOMB_X106_Y31_N24
\Unit1|unit2|memory[7][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][4]~3_combout\ = \Unit1|unit2|memory[7][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][4]~3_combout\);

-- Location: LCCOMB_X106_Y31_N2
\Unit1|unit2|memory[7][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~140_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][4]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~140_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][4]~2_combout\);

-- Location: LCCOMB_X105_Y35_N12
\Unit1|unit2|Mux139~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux139~7_combout\ & (\Unit1|unit2|memory[7][3][4]~2_combout\)) # (!\Unit1|unit2|Mux139~7_combout\ & ((\Unit1|unit2|memory[7][1][4]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux139~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][4]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux139~7_combout\,
	datad => \Unit1|unit2|memory[7][1][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~8_combout\);

-- Location: LCCOMB_X106_Y34_N22
\Unit1|unit2|memory~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~128_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(20))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(20),
	datad => \Unit1|unit2|memory[5][1][4]~2_combout\,
	combout => \Unit1|unit2|memory~128_combout\);

-- Location: LCCOMB_X106_Y34_N6
\Unit1|unit2|memory[5][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~128_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][4]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~128_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][4]~1_combout\);

-- Location: LCCOMB_X106_Y34_N20
\Unit1|unit2|memory[5][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][4]~4_combout\ = \Unit1|unit2|memory[5][1][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[5][1][4]~4_combout\);

-- Location: FF_X106_Y34_N25
\Unit1|unit2|memory[5][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][4]~_emulated_q\);

-- Location: LCCOMB_X106_Y34_N24
\Unit1|unit2|memory[5][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][4]~3_combout\ = \Unit1|unit2|memory[5][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][4]~3_combout\);

-- Location: LCCOMB_X106_Y34_N18
\Unit1|unit2|memory[5][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~128_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~128_combout\,
	datac => \Unit1|unit2|memory[5][1][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][4]~2_combout\);

-- Location: LCCOMB_X106_Y34_N2
\Unit1|unit2|memory~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~131_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(52))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][3][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|data_block\(52),
	datac => \Unit1|unit2|memory[5][3][4]~2_combout\,
	combout => \Unit1|unit2|memory~131_combout\);

-- Location: LCCOMB_X106_Y34_N16
\Unit1|unit2|memory[5][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~131_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][4]~1_combout\,
	datac => \Unit1|unit2|memory~131_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][4]~1_combout\);

-- Location: LCCOMB_X106_Y34_N8
\Unit1|unit2|memory[5][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[5][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[5][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][4]~4_combout\);

-- Location: FF_X106_Y34_N5
\Unit1|unit2|memory[5][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][4]~_emulated_q\);

-- Location: LCCOMB_X106_Y34_N4
\Unit1|unit2|memory[5][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][4]~3_combout\ = \Unit1|unit2|memory[5][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][4]~3_combout\);

-- Location: LCCOMB_X106_Y34_N30
\Unit1|unit2|memory[5][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~131_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][3][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~131_combout\,
	datad => \Unit1|unit2|memory[5][3][4]~3_combout\,
	combout => \Unit1|unit2|memory[5][3][4]~2_combout\);

-- Location: LCCOMB_X108_Y34_N8
\Unit1|unit2|memory~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~129_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(36)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|unit2|memory[5][2][4]~2_combout\,
	datad => \Unit1|data_block\(36),
	combout => \Unit1|unit2|memory~129_combout\);

-- Location: LCCOMB_X108_Y34_N18
\Unit1|unit2|memory[5][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~129_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][4]~1_combout\,
	datac => \Unit1|unit2|memory~129_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][4]~1_combout\);

-- Location: LCCOMB_X108_Y34_N14
\Unit1|unit2|memory[5][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[5][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[5][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][4]~4_combout\);

-- Location: FF_X108_Y34_N11
\Unit1|unit2|memory[5][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][4]~_emulated_q\);

-- Location: LCCOMB_X108_Y34_N10
\Unit1|unit2|memory[5][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][4]~3_combout\ = \Unit1|unit2|memory[5][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][4]~3_combout\);

-- Location: LCCOMB_X108_Y34_N0
\Unit1|unit2|memory[5][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~129_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][2][4]~3_combout\,
	datad => \Unit1|unit2|memory~129_combout\,
	combout => \Unit1|unit2|memory[5][2][4]~2_combout\);

-- Location: LCCOMB_X100_Y35_N28
\Unit1|unit2|memory~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~130_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(4)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][4]~2_combout\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(4),
	combout => \Unit1|unit2|memory~130_combout\);

-- Location: LCCOMB_X100_Y35_N6
\Unit1|unit2|memory[5][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~130_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][4]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~130_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][4]~1_combout\);

-- Location: LCCOMB_X100_Y35_N18
\Unit1|unit2|memory[5][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[5][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[5][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][4]~4_combout\);

-- Location: FF_X100_Y35_N9
\Unit1|unit2|memory[5][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][4]~_emulated_q\);

-- Location: LCCOMB_X100_Y35_N8
\Unit1|unit2|memory[5][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][4]~3_combout\ = \Unit1|unit2|memory[5][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][4]~3_combout\);

-- Location: LCCOMB_X100_Y35_N14
\Unit1|unit2|memory[5][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~130_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~130_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][0][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][4]~2_combout\);

-- Location: LCCOMB_X105_Y35_N10
\Unit1|unit2|Mux139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][4]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[5][0][4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][2][4]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~0_combout\);

-- Location: LCCOMB_X105_Y35_N8
\Unit1|unit2|Mux139~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux139~0_combout\ & ((\Unit1|unit2|memory[5][3][4]~2_combout\))) # (!\Unit1|unit2|Mux139~0_combout\ & (\Unit1|unit2|memory[5][1][4]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux139~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][4]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][3][4]~2_combout\,
	datad => \Unit1|unit2|Mux139~0_combout\,
	combout => \Unit1|unit2|Mux139~1_combout\);

-- Location: LCCOMB_X110_Y34_N26
\Unit1|unit2|memory~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~139_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(52))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(52),
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[4][3][4]~2_combout\,
	combout => \Unit1|unit2|memory~139_combout\);

-- Location: LCCOMB_X110_Y34_N18
\Unit1|unit2|memory[4][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~139_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][3][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~139_combout\,
	datac => \Unit1|unit2|memory[4][3][4]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][4]~1_combout\);

-- Location: LCCOMB_X110_Y34_N8
\Unit1|unit2|memory[4][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][4]~4_combout\ = \Unit1|unit2|memory[4][3][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][4]~1_combout\,
	datac => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[4][3][4]~4_combout\);

-- Location: FF_X110_Y34_N1
\Unit1|unit2|memory[4][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][4]~_emulated_q\);

-- Location: LCCOMB_X110_Y34_N0
\Unit1|unit2|memory[4][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][4]~3_combout\ = \Unit1|unit2|memory[4][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][4]~3_combout\);

-- Location: LCCOMB_X110_Y34_N2
\Unit1|unit2|memory[4][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~139_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][3][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[4][3][4]~3_combout\,
	datac => \Unit1|unit2|memory~139_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][3][4]~2_combout\);

-- Location: LCCOMB_X110_Y35_N6
\Unit1|unit2|memory~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~136_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(36)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][4]~2_combout\,
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(36),
	combout => \Unit1|unit2|memory~136_combout\);

-- Location: LCCOMB_X110_Y35_N10
\Unit1|unit2|memory[4][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~136_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~136_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[4][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][4]~1_combout\);

-- Location: LCCOMB_X110_Y35_N28
\Unit1|unit2|memory[4][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[4][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[4][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][4]~4_combout\);

-- Location: FF_X110_Y35_N9
\Unit1|unit2|memory[4][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][4]~_emulated_q\);

-- Location: LCCOMB_X110_Y35_N8
\Unit1|unit2|memory[4][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][4]~3_combout\ = \Unit1|unit2|memory[4][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][4]~3_combout\);

-- Location: LCCOMB_X110_Y35_N26
\Unit1|unit2|memory[4][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~136_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~136_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][2][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][4]~2_combout\);

-- Location: LCCOMB_X110_Y35_N2
\Unit1|unit2|memory~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~138_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(4)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][0][4]~2_combout\,
	datad => \Unit1|data_block\(4),
	combout => \Unit1|unit2|memory~138_combout\);

-- Location: LCCOMB_X110_Y35_N12
\Unit1|unit2|memory[4][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~138_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~138_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[4][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][4]~1_combout\);

-- Location: LCCOMB_X110_Y35_N4
\Unit1|unit2|memory[4][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[4][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(4),
	datac => \Unit1|unit2|memory[4][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][4]~4_combout\);

-- Location: FF_X110_Y35_N1
\Unit1|unit2|memory[4][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][4]~_emulated_q\);

-- Location: LCCOMB_X110_Y35_N0
\Unit1|unit2|memory[4][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][4]~3_combout\ = \Unit1|unit2|memory[4][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][4]~3_combout\);

-- Location: LCCOMB_X110_Y35_N14
\Unit1|unit2|memory[4][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~138_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~138_combout\,
	datab => \Unit1|unit2|memory[4][0][4]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][4]~2_combout\);

-- Location: LCCOMB_X114_Y33_N24
\Unit1|unit2|memory~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~137_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(20)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][1][4]~2_combout\,
	datac => \Unit1|data_block\(20),
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~137_combout\);

-- Location: LCCOMB_X114_Y33_N18
\Unit1|unit2|memory[4][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~137_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][1][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~137_combout\,
	datab => \Unit1|unit2|memory[4][1][4]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][4]~1_combout\);

-- Location: LCCOMB_X113_Y33_N4
\Unit1|unit2|memory[4][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[4][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[4][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][4]~4_combout\);

-- Location: FF_X114_Y33_N13
\Unit1|unit2|memory[4][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][4]~_emulated_q\);

-- Location: LCCOMB_X114_Y33_N12
\Unit1|unit2|memory[4][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][4]~3_combout\ = \Unit1|unit2|memory[4][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][4]~3_combout\);

-- Location: LCCOMB_X114_Y33_N2
\Unit1|unit2|memory[4][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~137_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~137_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[4][1][4]~3_combout\,
	combout => \Unit1|unit2|memory[4][1][4]~2_combout\);

-- Location: LCCOMB_X110_Y35_N24
\Unit1|unit2|Mux139~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[4][1][4]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[4][0][4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][0][4]~2_combout\,
	datad => \Unit1|unit2|memory[4][1][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~4_combout\);

-- Location: LCCOMB_X110_Y35_N22
\Unit1|unit2|Mux139~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux139~4_combout\ & (\Unit1|unit2|memory[4][3][4]~2_combout\)) # (!\Unit1|unit2|Mux139~4_combout\ & ((\Unit1|unit2|memory[4][2][4]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux139~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[4][3][4]~2_combout\,
	datac => \Unit1|unit2|memory[4][2][4]~2_combout\,
	datad => \Unit1|unit2|Mux139~4_combout\,
	combout => \Unit1|unit2|Mux139~5_combout\);

-- Location: LCCOMB_X101_Y34_N28
\Unit1|unit2|memory~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~135_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(52)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][3][4]~2_combout\,
	datad => \Unit1|data_block\(52),
	combout => \Unit1|unit2|memory~135_combout\);

-- Location: LCCOMB_X101_Y34_N16
\Unit1|unit2|memory[6][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~135_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][3][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][3][4]~1_combout\,
	datac => \Unit1|unit2|memory~135_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][4]~1_combout\);

-- Location: LCCOMB_X101_Y34_N14
\Unit1|unit2|memory[6][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][4]~4_combout\ = \Unit1|unit2|memory[6][3][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][3][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[6][3][4]~4_combout\);

-- Location: FF_X101_Y34_N5
\Unit1|unit2|memory[6][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][4]~_emulated_q\);

-- Location: LCCOMB_X101_Y34_N4
\Unit1|unit2|memory[6][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][4]~3_combout\ = \Unit1|unit2|memory[6][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][4]~3_combout\);

-- Location: LCCOMB_X101_Y34_N22
\Unit1|unit2|memory[6][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~135_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~135_combout\,
	datac => \Unit1|unit2|memory[6][3][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][4]~2_combout\);

-- Location: LCCOMB_X112_Y33_N26
\Unit1|unit2|memory~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~132_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(36)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][4]~2_combout\,
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(36),
	combout => \Unit1|unit2|memory~132_combout\);

-- Location: LCCOMB_X112_Y33_N18
\Unit1|unit2|memory[6][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~132_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][4]~1_combout\,
	datab => \Unit1|unit2|memory~132_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][4]~1_combout\);

-- Location: LCCOMB_X112_Y33_N24
\Unit1|unit2|memory[6][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][4]~4_combout\ = \Unit1|unit2|memory[6][2][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[6][2][4]~4_combout\);

-- Location: FF_X112_Y33_N17
\Unit1|unit2|memory[6][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][4]~_emulated_q\);

-- Location: LCCOMB_X112_Y33_N16
\Unit1|unit2|memory[6][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][4]~3_combout\ = \Unit1|unit2|memory[6][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][4]~3_combout\);

-- Location: LCCOMB_X112_Y33_N10
\Unit1|unit2|memory[6][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~132_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~132_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[6][2][4]~3_combout\,
	combout => \Unit1|unit2|memory[6][2][4]~2_combout\);

-- Location: LCCOMB_X101_Y35_N16
\Unit1|unit2|memory~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~134_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(4)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][0][4]~2_combout\,
	datac => \Unit1|data_block\(4),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~134_combout\);

-- Location: LCCOMB_X101_Y35_N0
\Unit1|unit2|memory[6][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~134_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][0][4]~1_combout\,
	datac => \Unit1|unit2|memory~134_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][4]~1_combout\);

-- Location: LCCOMB_X101_Y35_N30
\Unit1|unit2|memory[6][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[6][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[6][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][4]~4_combout\);

-- Location: FF_X101_Y35_N27
\Unit1|unit2|memory[6][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][4]~_emulated_q\);

-- Location: LCCOMB_X101_Y35_N26
\Unit1|unit2|memory[6][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][4]~3_combout\ = \Unit1|unit2|memory[6][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][4]~3_combout\);

-- Location: LCCOMB_X101_Y35_N8
\Unit1|unit2|memory[6][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~134_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~134_combout\,
	datab => \Unit1|unit2|memory[6][0][4]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][4]~2_combout\);

-- Location: LCCOMB_X101_Y35_N28
\Unit1|unit2|memory~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~133_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(20)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][4]~2_combout\,
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(20),
	combout => \Unit1|unit2|memory~133_combout\);

-- Location: LCCOMB_X101_Y35_N10
\Unit1|unit2|memory[6][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~133_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][4]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~133_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][4]~1_combout\);

-- Location: LCCOMB_X101_Y35_N22
\Unit1|unit2|memory[6][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[6][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[6][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][4]~4_combout\);

-- Location: FF_X101_Y35_N3
\Unit1|unit2|memory[6][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][4]~_emulated_q\);

-- Location: LCCOMB_X101_Y35_N2
\Unit1|unit2|memory[6][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][4]~3_combout\ = \Unit1|unit2|memory[6][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][4]~3_combout\);

-- Location: LCCOMB_X101_Y35_N20
\Unit1|unit2|memory[6][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~133_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~133_combout\,
	datac => \Unit1|unit2|memory[6][1][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][4]~2_combout\);

-- Location: LCCOMB_X101_Y35_N12
\Unit1|unit2|Mux139~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~2_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[6][1][4]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[6][0][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][0][4]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~2_combout\);

-- Location: LCCOMB_X105_Y35_N2
\Unit1|unit2|Mux139~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux139~2_combout\ & (\Unit1|unit2|memory[6][3][4]~2_combout\)) # (!\Unit1|unit2|Mux139~2_combout\ & ((\Unit1|unit2|memory[6][2][4]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux139~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[6][3][4]~2_combout\,
	datac => \Unit1|unit2|memory[6][2][4]~2_combout\,
	datad => \Unit1|unit2|Mux139~2_combout\,
	combout => \Unit1|unit2|Mux139~3_combout\);

-- Location: LCCOMB_X105_Y35_N20
\Unit1|unit2|Mux139~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit2|Mux139~3_combout\))) # (!\address[3]~input_o\ & (\Unit1|unit2|Mux139~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux139~5_combout\,
	datad => \Unit1|unit2|Mux139~3_combout\,
	combout => \Unit1|unit2|Mux139~6_combout\);

-- Location: LCCOMB_X105_Y35_N30
\Unit1|unit2|Mux139~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux139~6_combout\ & (\Unit1|unit2|Mux139~8_combout\)) # (!\Unit1|unit2|Mux139~6_combout\ & ((\Unit1|unit2|Mux139~1_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux139~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux139~8_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux139~1_combout\,
	datad => \Unit1|unit2|Mux139~6_combout\,
	combout => \Unit1|unit2|Mux139~9_combout\);

-- Location: LCCOMB_X101_Y35_N24
\Unit1|unit2|memory~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~144_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(36)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][2][4]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(36),
	combout => \Unit1|unit2|memory~144_combout\);

-- Location: LCCOMB_X101_Y35_N6
\Unit1|unit2|memory[2][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~144_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][4]~1_combout\,
	datac => \Unit1|unit2|memory~144_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][4]~1_combout\);

-- Location: LCCOMB_X101_Y35_N18
\Unit1|unit2|memory[2][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][4]~4_combout\ = \Unit1|unit2|memory[2][2][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][2][4]~1_combout\,
	datac => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[2][2][4]~4_combout\);

-- Location: LCCOMB_X102_Y36_N24
\Unit1|unit2|memory[2][2][4]~_emulatedfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][4]~_emulatedfeeder_combout\ = \Unit1|unit2|memory[2][2][4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|memory[2][2][4]~4_combout\,
	combout => \Unit1|unit2|memory[2][2][4]~_emulatedfeeder_combout\);

-- Location: FF_X102_Y36_N25
\Unit1|unit2|memory[2][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[2][2][4]~_emulatedfeeder_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][4]~_emulated_q\);

-- Location: LCCOMB_X101_Y35_N14
\Unit1|unit2|memory[2][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][4]~3_combout\ = \Unit1|unit2|memory[2][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][4]~3_combout\);

-- Location: LCCOMB_X101_Y35_N4
\Unit1|unit2|memory[2][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~144_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~144_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[2][2][4]~3_combout\,
	combout => \Unit1|unit2|memory[2][2][4]~2_combout\);

-- Location: LCCOMB_X111_Y35_N26
\Unit1|unit2|memory~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~146_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(4)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][4]~2_combout\,
	datac => \Unit1|data_block\(4),
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~146_combout\);

-- Location: LCCOMB_X111_Y35_N10
\Unit1|unit2|memory[2][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~146_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][0][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~146_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][0][4]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][4]~1_combout\);

-- Location: LCCOMB_X111_Y35_N20
\Unit1|unit2|memory[2][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][4]~4_combout\ = \Unit1|unit2|memory[2][0][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[2][0][4]~4_combout\);

-- Location: FF_X111_Y35_N1
\Unit1|unit2|memory[2][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][4]~_emulated_q\);

-- Location: LCCOMB_X111_Y35_N0
\Unit1|unit2|memory[2][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][4]~3_combout\ = \Unit1|unit2|memory[2][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][4]~3_combout\);

-- Location: LCCOMB_X111_Y35_N14
\Unit1|unit2|memory[2][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~146_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~146_combout\,
	datac => \Unit1|unit2|memory[2][0][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][4]~2_combout\);

-- Location: LCCOMB_X107_Y37_N30
\Unit1|unit2|memory~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~145_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(20)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][1][4]~2_combout\,
	datad => \Unit1|data_block\(20),
	combout => \Unit1|unit2|memory~145_combout\);

-- Location: LCCOMB_X107_Y37_N10
\Unit1|unit2|memory[2][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~145_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~145_combout\,
	datac => \Unit1|unit2|memory[2][1][4]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][4]~1_combout\);

-- Location: LCCOMB_X107_Y37_N4
\Unit1|unit2|memory[2][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][4]~4_combout\ = \Unit1|unit2|memory[2][1][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[2][1][4]~4_combout\);

-- Location: FF_X107_Y37_N9
\Unit1|unit2|memory[2][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][4]~_emulated_q\);

-- Location: LCCOMB_X107_Y37_N8
\Unit1|unit2|memory[2][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][4]~3_combout\ = \Unit1|unit2|memory[2][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][4]~3_combout\);

-- Location: LCCOMB_X107_Y37_N2
\Unit1|unit2|memory[2][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~145_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][1][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][4]~3_combout\,
	datab => \Unit1|unit2|memory~145_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][1][4]~2_combout\);

-- Location: LCCOMB_X106_Y35_N0
\Unit1|unit2|Mux139~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~10_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[2][1][4]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[2][0][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][0][4]~2_combout\,
	datad => \Unit1|unit2|memory[2][1][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~10_combout\);

-- Location: LCCOMB_X111_Y41_N30
\Unit1|unit2|memory~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~147_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(52))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][3][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|data_block\(52),
	datad => \Unit1|unit2|memory[2][3][4]~2_combout\,
	combout => \Unit1|unit2|memory~147_combout\);

-- Location: LCCOMB_X111_Y41_N28
\Unit1|unit2|memory[2][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~147_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~147_combout\,
	datab => \Unit1|unit2|memory[2][3][4]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][4]~1_combout\);

-- Location: LCCOMB_X111_Y41_N8
\Unit1|unit2|memory[2][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[2][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[2][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][4]~4_combout\);

-- Location: FF_X111_Y41_N13
\Unit1|unit2|memory[2][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][4]~_emulated_q\);

-- Location: LCCOMB_X111_Y41_N12
\Unit1|unit2|memory[2][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][4]~3_combout\ = \Unit1|unit2|memory[2][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][4]~3_combout\);

-- Location: LCCOMB_X111_Y41_N22
\Unit1|unit2|memory[2][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~147_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][3][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[2][3][4]~3_combout\,
	datad => \Unit1|unit2|memory~147_combout\,
	combout => \Unit1|unit2|memory[2][3][4]~2_combout\);

-- Location: LCCOMB_X105_Y35_N24
\Unit1|unit2|Mux139~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux139~10_combout\ & ((\Unit1|unit2|memory[2][3][4]~2_combout\))) # (!\Unit1|unit2|Mux139~10_combout\ & (\Unit1|unit2|memory[2][2][4]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux139~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][4]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux139~10_combout\,
	datad => \Unit1|unit2|memory[2][3][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~11_combout\);

-- Location: LCCOMB_X108_Y35_N24
\Unit1|unit2|memory~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~152_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(36))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][2][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(36),
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[0][2][4]~2_combout\,
	combout => \Unit1|unit2|memory~152_combout\);

-- Location: LCCOMB_X108_Y35_N12
\Unit1|unit2|memory[0][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~152_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][2][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~152_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][4]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][4]~1_combout\);

-- Location: LCCOMB_X108_Y35_N14
\Unit1|unit2|memory[0][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[0][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[0][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][4]~4_combout\);

-- Location: FF_X108_Y35_N5
\Unit1|unit2|memory[0][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][4]~_emulated_q\);

-- Location: LCCOMB_X108_Y35_N4
\Unit1|unit2|memory[0][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][4]~3_combout\ = \Unit1|unit2|memory[0][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][4]~3_combout\);

-- Location: LCCOMB_X108_Y35_N2
\Unit1|unit2|memory[0][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~152_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~152_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][4]~2_combout\);

-- Location: LCCOMB_X102_Y37_N20
\Unit1|unit2|memory~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~155_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(52)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][4]~2_combout\,
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(52),
	combout => \Unit1|unit2|memory~155_combout\);

-- Location: LCCOMB_X102_Y37_N2
\Unit1|unit2|memory[0][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~155_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~155_combout\,
	datab => \Unit1|unit2|memory[0][3][4]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][4]~1_combout\);

-- Location: LCCOMB_X102_Y37_N30
\Unit1|unit2|memory[0][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][4]~4_combout\ = \Unit1|unit2|memory[0][3][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[0][3][4]~4_combout\);

-- Location: FF_X102_Y37_N29
\Unit1|unit2|memory[0][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][4]~_emulated_q\);

-- Location: LCCOMB_X102_Y37_N28
\Unit1|unit2|memory[0][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][4]~3_combout\ = \Unit1|unit2|memory[0][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][4]~3_combout\);

-- Location: LCCOMB_X102_Y37_N26
\Unit1|unit2|memory[0][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~155_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][3][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[0][3][4]~3_combout\,
	datac => \Unit1|unit2|memory~155_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][3][4]~2_combout\);

-- Location: LCCOMB_X106_Y35_N28
\Unit1|unit2|memory~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~154_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(4)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|unit2|memory[0][0][4]~2_combout\,
	datad => \Unit1|data_block\(4),
	combout => \Unit1|unit2|memory~154_combout\);

-- Location: LCCOMB_X106_Y35_N16
\Unit1|unit2|memory[0][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~154_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][4]~1_combout\,
	datac => \Unit1|unit2|memory~154_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][4]~1_combout\);

-- Location: LCCOMB_X105_Y35_N26
\Unit1|unit2|memory[0][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][4]~4_combout\ = \Unit1|unit2|memory[0][0][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][4]~1_combout\,
	datad => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[0][0][4]~4_combout\);

-- Location: FF_X106_Y35_N13
\Unit1|unit2|memory[0][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][4]~_emulated_q\);

-- Location: LCCOMB_X106_Y35_N12
\Unit1|unit2|memory[0][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][4]~3_combout\ = \Unit1|unit2|memory[0][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][4]~3_combout\);

-- Location: LCCOMB_X106_Y35_N14
\Unit1|unit2|memory[0][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~154_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[0][0][4]~3_combout\,
	datad => \Unit1|unit2|memory~154_combout\,
	combout => \Unit1|unit2|memory[0][0][4]~2_combout\);

-- Location: LCCOMB_X106_Y35_N10
\Unit1|unit2|memory~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~153_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(20)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][1][4]~2_combout\,
	datad => \Unit1|data_block\(20),
	combout => \Unit1|unit2|memory~153_combout\);

-- Location: LCCOMB_X106_Y35_N6
\Unit1|unit2|memory[0][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~153_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][4]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~153_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][4]~1_combout\);

-- Location: LCCOMB_X108_Y35_N22
\Unit1|unit2|memory[0][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[0][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[0][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][4]~4_combout\);

-- Location: FF_X108_Y35_N21
\Unit1|unit2|memory[0][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][4]~_emulated_q\);

-- Location: LCCOMB_X108_Y35_N20
\Unit1|unit2|memory[0][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][4]~3_combout\ = \Unit1|unit2|memory[0][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][4]~3_combout\);

-- Location: LCCOMB_X108_Y35_N18
\Unit1|unit2|memory[0][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~153_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][1][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][4]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~153_combout\,
	combout => \Unit1|unit2|memory[0][1][4]~2_combout\);

-- Location: LCCOMB_X105_Y35_N6
\Unit1|unit2|Mux139~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~14_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[0][1][4]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[0][0][4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[0][0][4]~2_combout\,
	datad => \Unit1|unit2|memory[0][1][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~14_combout\);

-- Location: LCCOMB_X105_Y35_N4
\Unit1|unit2|Mux139~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux139~14_combout\ & ((\Unit1|unit2|memory[0][3][4]~2_combout\))) # (!\Unit1|unit2|Mux139~14_combout\ & (\Unit1|unit2|memory[0][2][4]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux139~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][2][4]~2_combout\,
	datac => \Unit1|unit2|memory[0][3][4]~2_combout\,
	datad => \Unit1|unit2|Mux139~14_combout\,
	combout => \Unit1|unit2|Mux139~15_combout\);

-- Location: LCCOMB_X107_Y37_N18
\Unit1|unit2|memory~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~148_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(20)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|unit2|memory[1][1][4]~2_combout\,
	datad => \Unit1|data_block\(20),
	combout => \Unit1|unit2|memory~148_combout\);

-- Location: LCCOMB_X107_Y37_N28
\Unit1|unit2|memory[1][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~148_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][4]~1_combout\,
	datac => \Unit1|unit2|memory~148_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][4]~1_combout\);

-- Location: LCCOMB_X107_Y37_N24
\Unit1|unit2|memory[1][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[1][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[1][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][4]~4_combout\);

-- Location: FF_X107_Y37_N21
\Unit1|unit2|memory[1][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][4]~_emulated_q\);

-- Location: LCCOMB_X107_Y37_N20
\Unit1|unit2|memory[1][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][4]~3_combout\ = \Unit1|unit2|memory[1][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][4]~3_combout\);

-- Location: LCCOMB_X107_Y37_N14
\Unit1|unit2|memory[1][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~148_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][4]~3_combout\,
	datac => \Unit1|unit2|memory~148_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][4]~2_combout\);

-- Location: LCCOMB_X113_Y39_N24
\Unit1|unit2|memory~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~151_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(52))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][3][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(52),
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|unit2|memory[1][3][4]~2_combout\,
	combout => \Unit1|unit2|memory~151_combout\);

-- Location: LCCOMB_X113_Y39_N10
\Unit1|unit2|memory[1][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~151_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][3][4]~1_combout\,
	datac => \Unit1|unit2|memory~151_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][4]~1_combout\);

-- Location: LCCOMB_X113_Y39_N0
\Unit1|unit2|memory[1][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[1][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[1][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][4]~4_combout\);

-- Location: FF_X113_Y39_N1
\Unit1|unit2|memory[1][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][4]~_emulated_q\);

-- Location: LCCOMB_X113_Y39_N2
\Unit1|unit2|memory[1][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][4]~3_combout\ = \Unit1|unit2|memory[1][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][4]~3_combout\);

-- Location: LCCOMB_X113_Y39_N28
\Unit1|unit2|memory[1][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~151_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~151_combout\,
	datac => \Unit1|unit2|memory[1][3][4]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][3][4]~2_combout\);

-- Location: LCCOMB_X107_Y36_N28
\Unit1|unit2|memory~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~149_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(36))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(36),
	datac => \Unit1|unit2|memory[1][2][4]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~149_combout\);

-- Location: LCCOMB_X107_Y36_N2
\Unit1|unit2|memory[1][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~149_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~149_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][4]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][4]~1_combout\);

-- Location: LCCOMB_X107_Y36_N14
\Unit1|unit2|memory[1][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][4]~4_combout\ = \Unit1|unit2|memory[1][2][4]~1_combout\ $ (\Unit1|tempDataIn\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][4]~1_combout\,
	datac => \Unit1|tempDataIn\(4),
	combout => \Unit1|unit2|memory[1][2][4]~4_combout\);

-- Location: FF_X107_Y36_N5
\Unit1|unit2|memory[1][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][4]~_emulated_q\);

-- Location: LCCOMB_X107_Y36_N4
\Unit1|unit2|memory[1][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][4]~3_combout\ = \Unit1|unit2|memory[1][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][4]~3_combout\);

-- Location: LCCOMB_X107_Y36_N30
\Unit1|unit2|memory[1][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~149_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~149_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][4]~2_combout\);

-- Location: LCCOMB_X106_Y36_N10
\Unit1|unit2|memory~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~150_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(4)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|unit2|memory[1][0][4]~2_combout\,
	datad => \Unit1|data_block\(4),
	combout => \Unit1|unit2|memory~150_combout\);

-- Location: LCCOMB_X106_Y36_N0
\Unit1|unit2|memory[1][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~150_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][0][4]~1_combout\,
	datac => \Unit1|unit2|memory~150_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][4]~1_combout\);

-- Location: LCCOMB_X106_Y36_N20
\Unit1|unit2|memory[1][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[1][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[1][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][4]~4_combout\);

-- Location: FF_X106_Y36_N3
\Unit1|unit2|memory[1][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][4]~_emulated_q\);

-- Location: LCCOMB_X106_Y36_N2
\Unit1|unit2|memory[1][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][4]~3_combout\ = \Unit1|unit2|memory[1][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][4]~3_combout\);

-- Location: LCCOMB_X106_Y35_N22
\Unit1|unit2|memory[1][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~150_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][0][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[1][0][4]~3_combout\,
	datad => \Unit1|unit2|memory~150_combout\,
	combout => \Unit1|unit2|memory[1][0][4]~2_combout\);

-- Location: LCCOMB_X105_Y35_N18
\Unit1|unit2|Mux139~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~12_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[1][2][4]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[1][0][4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[1][2][4]~2_combout\,
	datad => \Unit1|unit2|memory[1][0][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~12_combout\);

-- Location: LCCOMB_X105_Y35_N0
\Unit1|unit2|Mux139~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux139~12_combout\ & ((\Unit1|unit2|memory[1][3][4]~2_combout\))) # (!\Unit1|unit2|Mux139~12_combout\ & (\Unit1|unit2|memory[1][1][4]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux139~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][4]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[1][3][4]~2_combout\,
	datad => \Unit1|unit2|Mux139~12_combout\,
	combout => \Unit1|unit2|Mux139~13_combout\);

-- Location: LCCOMB_X105_Y35_N22
\Unit1|unit2|Mux139~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~16_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|Mux139~13_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit2|Mux139~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux139~15_combout\,
	datad => \Unit1|unit2|Mux139~13_combout\,
	combout => \Unit1|unit2|Mux139~16_combout\);

-- Location: LCCOMB_X110_Y38_N16
\Unit1|unit2|memory~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~156_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(20)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][4]~2_combout\,
	datab => \Unit1|data_block\(20),
	datac => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~156_combout\);

-- Location: LCCOMB_X110_Y38_N28
\Unit1|unit2|memory[3][1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~156_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][4]~1_combout\,
	datac => \Unit1|unit2|memory~156_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][4]~1_combout\);

-- Location: LCCOMB_X107_Y38_N26
\Unit1|unit2|memory[3][1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[3][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[3][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][4]~4_combout\);

-- Location: FF_X110_Y38_N13
\Unit1|unit2|memory[3][1][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][4]~_emulated_q\);

-- Location: LCCOMB_X110_Y38_N12
\Unit1|unit2|memory[3][1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][4]~3_combout\ = \Unit1|unit2|memory[3][1][4]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][4]~3_combout\);

-- Location: LCCOMB_X110_Y38_N22
\Unit1|unit2|memory[3][1][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~156_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][1][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[3][1][4]~3_combout\,
	datac => \Unit1|unit2|memory~156_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][1][4]~2_combout\);

-- Location: LCCOMB_X107_Y38_N22
\Unit1|unit2|memory~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~159_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(52))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][3][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(52),
	datac => \Unit1|unit2|memory[3][3][4]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~159_combout\);

-- Location: LCCOMB_X107_Y38_N2
\Unit1|unit2|memory[3][3][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~159_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~159_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][3][4]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][4]~1_combout\);

-- Location: LCCOMB_X107_Y38_N24
\Unit1|unit2|memory[3][3][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[3][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[3][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][4]~4_combout\);

-- Location: FF_X107_Y38_N29
\Unit1|unit2|memory[3][3][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][4]~_emulated_q\);

-- Location: LCCOMB_X107_Y38_N28
\Unit1|unit2|memory[3][3][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][4]~3_combout\ = \Unit1|unit2|memory[3][3][4]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][4]~3_combout\);

-- Location: LCCOMB_X106_Y38_N4
\Unit1|unit2|memory[3][3][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~159_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~159_combout\,
	datac => \Unit1|unit2|memory[3][3][4]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][3][4]~2_combout\);

-- Location: LCCOMB_X107_Y38_N18
\Unit1|unit2|memory~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~158_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(4)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][4]~2_combout\,
	datac => \Unit1|data_block\(4),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~158_combout\);

-- Location: LCCOMB_X107_Y38_N0
\Unit1|unit2|memory[3][0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~158_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][4]~1_combout\,
	datab => \Unit1|unit2|memory~158_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][4]~1_combout\);

-- Location: LCCOMB_X107_Y38_N16
\Unit1|unit2|memory[3][0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[3][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[3][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][4]~4_combout\);

-- Location: FF_X107_Y38_N9
\Unit1|unit2|memory[3][0][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][4]~_emulated_q\);

-- Location: LCCOMB_X107_Y38_N8
\Unit1|unit2|memory[3][0][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][4]~3_combout\ = \Unit1|unit2|memory[3][0][4]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][4]~3_combout\);

-- Location: LCCOMB_X107_Y38_N6
\Unit1|unit2|memory[3][0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~158_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][0][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[3][0][4]~3_combout\,
	datac => \Unit1|unit2|memory~158_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][0][4]~2_combout\);

-- Location: LCCOMB_X106_Y37_N20
\Unit1|unit2|memory~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~157_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(36)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][2][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][4]~2_combout\,
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(36),
	combout => \Unit1|unit2|memory~157_combout\);

-- Location: LCCOMB_X106_Y37_N12
\Unit1|unit2|memory[3][2][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][4]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~157_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][4]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~157_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][4]~1_combout\);

-- Location: LCCOMB_X107_Y37_N12
\Unit1|unit2|memory[3][2][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][4]~4_combout\ = \Unit1|tempDataIn\(4) $ (\Unit1|unit2|memory[3][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(4),
	datad => \Unit1|unit2|memory[3][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][4]~4_combout\);

-- Location: FF_X106_Y37_N25
\Unit1|unit2|memory[3][2][4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][4]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][4]~_emulated_q\);

-- Location: LCCOMB_X106_Y37_N24
\Unit1|unit2|memory[3][2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][4]~3_combout\ = \Unit1|unit2|memory[3][2][4]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][4]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][4]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][4]~3_combout\);

-- Location: LCCOMB_X106_Y37_N22
\Unit1|unit2|memory[3][2][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][4]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~157_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][2][4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][4]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~157_combout\,
	combout => \Unit1|unit2|memory[3][2][4]~2_combout\);

-- Location: LCCOMB_X106_Y38_N28
\Unit1|unit2|Mux139~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~17_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\)))) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[3][2][4]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[3][0][4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][4]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[3][2][4]~2_combout\,
	combout => \Unit1|unit2|Mux139~17_combout\);

-- Location: LCCOMB_X106_Y38_N26
\Unit1|unit2|Mux139~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux139~17_combout\ & ((\Unit1|unit2|memory[3][3][4]~2_combout\))) # (!\Unit1|unit2|Mux139~17_combout\ & (\Unit1|unit2|memory[3][1][4]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux139~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][4]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][3][4]~2_combout\,
	datad => \Unit1|unit2|Mux139~17_combout\,
	combout => \Unit1|unit2|Mux139~18_combout\);

-- Location: LCCOMB_X105_Y35_N28
\Unit1|unit2|Mux139~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux139~16_combout\ & ((\Unit1|unit2|Mux139~18_combout\))) # (!\Unit1|unit2|Mux139~16_combout\ & (\Unit1|unit2|Mux139~11_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux139~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux139~11_combout\,
	datac => \Unit1|unit2|Mux139~16_combout\,
	datad => \Unit1|unit2|Mux139~18_combout\,
	combout => \Unit1|unit2|Mux139~19_combout\);

-- Location: LCCOMB_X105_Y35_N16
\Unit1|unit2|Mux139~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux139~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux139~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux139~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux139~9_combout\,
	datad => \Unit1|unit2|Mux139~19_combout\,
	combout => \Unit1|unit2|Mux139~20_combout\);

-- Location: FF_X105_Y35_N17
\Unit1|unit2|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux139~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(4));

-- Location: LCCOMB_X108_Y31_N14
\Unit1|data_out_cpu[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[4]~feeder_combout\ = \Unit1|unit2|data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|data_out\(4),
	combout => \Unit1|data_out_cpu[4]~feeder_combout\);

-- Location: FF_X108_Y31_N15
\Unit1|data_out_cpu[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[4]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(4));

-- Location: LCCOMB_X109_Y31_N4
\data_out[4]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[4]~reg0feeder_combout\ = \Unit1|data_out_cpu\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(4),
	combout => \data_out[4]~reg0feeder_combout\);

-- Location: FF_X109_Y31_N5
\data_out[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[4]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[4]~reg0_q\);

-- Location: FF_X103_Y37_N13
\Unit1|data_block[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(5));

-- Location: LCCOMB_X103_Y37_N30
\Unit1|unit2|memory~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~186_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(5)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][5]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(5),
	combout => \Unit1|unit2|memory~186_combout\);

-- Location: LCCOMB_X103_Y37_N18
\Unit1|unit2|memory[0][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~186_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][5]~1_combout\,
	datac => \Unit1|unit2|memory~186_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][5]~1_combout\);

-- Location: IOIBUF_X115_Y45_N22
\data_in[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(5),
	o => \data_in[5]~input_o\);

-- Location: LCCOMB_X108_Y41_N30
\Unit1|tempDataIn[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[5]~feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \Unit1|tempDataIn[5]~feeder_combout\);

-- Location: FF_X108_Y41_N31
\Unit1|tempDataIn[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[5]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(5));

-- Location: LCCOMB_X103_Y37_N26
\Unit1|unit2|memory[0][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][5]~4_combout\ = \Unit1|unit2|memory[0][0][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][0][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[0][0][5]~4_combout\);

-- Location: FF_X103_Y37_N25
\Unit1|unit2|memory[0][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][5]~_emulated_q\);

-- Location: LCCOMB_X103_Y37_N24
\Unit1|unit2|memory[0][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][5]~3_combout\ = \Unit1|unit2|memory[0][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][5]~3_combout\);

-- Location: LCCOMB_X103_Y37_N22
\Unit1|unit2|memory[0][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~186_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[0][0][5]~3_combout\,
	datac => \Unit1|unit2|memory~186_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][0][5]~2_combout\);

-- Location: FF_X103_Y37_N5
\Unit1|data_block[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(21));

-- Location: LCCOMB_X103_Y35_N26
\Unit1|unit2|memory~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~185_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(21)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][5]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(21),
	combout => \Unit1|unit2|memory~185_combout\);

-- Location: LCCOMB_X103_Y35_N28
\Unit1|unit2|memory[0][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~185_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][5]~1_combout\,
	datac => \Unit1|unit2|memory~185_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][5]~1_combout\);

-- Location: LCCOMB_X102_Y35_N4
\Unit1|unit2|memory[0][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[0][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[0][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][5]~4_combout\);

-- Location: FF_X102_Y35_N21
\Unit1|unit2|memory[0][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][5]~_emulated_q\);

-- Location: LCCOMB_X102_Y35_N20
\Unit1|unit2|memory[0][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][5]~3_combout\ = \Unit1|unit2|memory[0][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][5]~3_combout\);

-- Location: LCCOMB_X101_Y37_N20
\Unit1|unit2|memory[0][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~185_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][1][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[0][1][5]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~185_combout\,
	combout => \Unit1|unit2|memory[0][1][5]~2_combout\);

-- Location: LCCOMB_X101_Y37_N28
\Unit1|unit2|Mux138~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~14_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[0][1][5]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[0][0][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][0][5]~2_combout\,
	datad => \Unit1|unit2|memory[0][1][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~14_combout\);

-- Location: LCCOMB_X105_Y37_N16
\Unit1|data_block[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[53]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(53),
	combout => \Unit1|data_block[53]~feeder_combout\);

-- Location: FF_X105_Y37_N17
\Unit1|data_block[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[53]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(53));

-- Location: LCCOMB_X102_Y37_N22
\Unit1|unit2|memory~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~187_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(53)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|unit2|memory[0][3][5]~2_combout\,
	datad => \Unit1|data_block\(53),
	combout => \Unit1|unit2|memory~187_combout\);

-- Location: LCCOMB_X102_Y37_N0
\Unit1|unit2|memory[0][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~187_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~187_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][3][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][5]~1_combout\);

-- Location: LCCOMB_X101_Y37_N0
\Unit1|unit2|memory[0][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][5]~4_combout\ = \Unit1|unit2|memory[0][3][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][5]~1_combout\,
	datac => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[0][3][5]~4_combout\);

-- Location: FF_X102_Y37_N25
\Unit1|unit2|memory[0][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][5]~_emulated_q\);

-- Location: LCCOMB_X102_Y37_N24
\Unit1|unit2|memory[0][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][5]~3_combout\ = \Unit1|unit2|memory[0][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][5]~3_combout\);

-- Location: LCCOMB_X102_Y37_N10
\Unit1|unit2|memory[0][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~187_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~187_combout\,
	datab => \Unit1|unit2|memory[0][3][5]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][3][5]~2_combout\);

-- Location: FF_X103_Y37_N27
\Unit1|data_block[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(37),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(37));

-- Location: LCCOMB_X108_Y35_N30
\Unit1|unit2|memory~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~184_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(37)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][5]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(37),
	combout => \Unit1|unit2|memory~184_combout\);

-- Location: LCCOMB_X108_Y35_N10
\Unit1|unit2|memory[0][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~184_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][2][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~184_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][5]~1_combout\);

-- Location: LCCOMB_X108_Y35_N8
\Unit1|unit2|memory[0][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[0][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(5),
	datac => \Unit1|unit2|memory[0][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][5]~4_combout\);

-- Location: FF_X108_Y35_N29
\Unit1|unit2|memory[0][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][5]~_emulated_q\);

-- Location: LCCOMB_X108_Y35_N28
\Unit1|unit2|memory[0][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][5]~3_combout\ = \Unit1|unit2|memory[0][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][5]~3_combout\);

-- Location: LCCOMB_X108_Y35_N26
\Unit1|unit2|memory[0][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~184_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~184_combout\,
	datab => \Unit1|unit2|memory[0][2][5]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][5]~2_combout\);

-- Location: LCCOMB_X101_Y37_N14
\Unit1|unit2|Mux138~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux138~14_combout\ & (\Unit1|unit2|memory[0][3][5]~2_combout\)) # (!\Unit1|unit2|Mux138~14_combout\ & ((\Unit1|unit2|memory[0][2][5]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (\Unit1|unit2|Mux138~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|Mux138~14_combout\,
	datac => \Unit1|unit2|memory[0][3][5]~2_combout\,
	datad => \Unit1|unit2|memory[0][2][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~15_combout\);

-- Location: LCCOMB_X99_Y36_N4
\Unit1|unit2|memory~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~180_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(21))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][1][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(21),
	datac => \Unit1|unit2|memory[1][1][5]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~180_combout\);

-- Location: LCCOMB_X99_Y36_N6
\Unit1|unit2|memory[1][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~180_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][1][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~180_combout\,
	datac => \Unit1|unit2|memory[1][1][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][5]~1_combout\);

-- Location: LCCOMB_X99_Y36_N14
\Unit1|unit2|memory[1][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[1][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(5),
	datac => \Unit1|unit2|memory[1][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][5]~4_combout\);

-- Location: FF_X99_Y36_N25
\Unit1|unit2|memory[1][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][5]~_emulated_q\);

-- Location: LCCOMB_X99_Y36_N24
\Unit1|unit2|memory[1][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][5]~3_combout\ = \Unit1|unit2|memory[1][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][5]~3_combout\);

-- Location: LCCOMB_X99_Y36_N18
\Unit1|unit2|memory[1][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~180_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~180_combout\,
	datab => \Unit1|unit2|memory[1][1][5]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][5]~2_combout\);

-- Location: LCCOMB_X106_Y40_N18
\Unit1|unit2|memory~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~183_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(53)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|unit2|memory[1][3][5]~2_combout\,
	datac => \Unit1|data_block\(53),
	combout => \Unit1|unit2|memory~183_combout\);

-- Location: LCCOMB_X106_Y40_N12
\Unit1|unit2|memory[1][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~183_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][5]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~183_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][5]~1_combout\);

-- Location: LCCOMB_X106_Y40_N28
\Unit1|unit2|memory[1][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][5]~4_combout\ = \Unit1|unit2|memory[1][3][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][3][5]~1_combout\,
	datac => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[1][3][5]~4_combout\);

-- Location: FF_X106_Y40_N29
\Unit1|unit2|memory[1][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][5]~_emulated_q\);

-- Location: LCCOMB_X106_Y40_N2
\Unit1|unit2|memory[1][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][5]~3_combout\ = \Unit1|unit2|memory[1][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][5]~3_combout\);

-- Location: LCCOMB_X106_Y40_N4
\Unit1|unit2|memory[1][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~183_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~183_combout\,
	datac => \Unit1|unit2|memory[1][3][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][5]~2_combout\);

-- Location: LCCOMB_X103_Y40_N10
\Unit1|unit2|memory~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~182_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(5)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][5]~2_combout\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(5),
	combout => \Unit1|unit2|memory~182_combout\);

-- Location: LCCOMB_X103_Y40_N2
\Unit1|unit2|memory[1][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~182_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][0][5]~1_combout\,
	datac => \Unit1|unit2|memory~182_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][5]~1_combout\);

-- Location: LCCOMB_X103_Y40_N4
\Unit1|unit2|memory[1][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][5]~4_combout\ = \Unit1|unit2|memory[1][0][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[1][0][5]~4_combout\);

-- Location: FF_X103_Y40_N9
\Unit1|unit2|memory[1][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][5]~_emulated_q\);

-- Location: LCCOMB_X103_Y40_N8
\Unit1|unit2|memory[1][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][5]~3_combout\ = \Unit1|unit2|memory[1][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][5]~3_combout\);

-- Location: LCCOMB_X103_Y40_N22
\Unit1|unit2|memory[1][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~182_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~182_combout\,
	datac => \Unit1|unit2|memory[1][0][5]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][0][5]~2_combout\);

-- Location: LCCOMB_X102_Y40_N18
\Unit1|unit2|memory~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~181_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(37)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][2][5]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(37),
	combout => \Unit1|unit2|memory~181_combout\);

-- Location: LCCOMB_X102_Y40_N10
\Unit1|unit2|memory[1][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~181_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~181_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][5]~1_combout\);

-- Location: LCCOMB_X102_Y40_N4
\Unit1|unit2|memory[1][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][5]~4_combout\ = \Unit1|unit2|memory[1][2][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[1][2][5]~4_combout\);

-- Location: FF_X102_Y40_N31
\Unit1|unit2|memory[1][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][5]~_emulated_q\);

-- Location: LCCOMB_X102_Y40_N30
\Unit1|unit2|memory[1][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][5]~3_combout\ = \Unit1|unit2|memory[1][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][5]~3_combout\);

-- Location: LCCOMB_X102_Y40_N24
\Unit1|unit2|memory[1][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~181_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~181_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][5]~2_combout\);

-- Location: LCCOMB_X101_Y37_N12
\Unit1|unit2|Mux138~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~12_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[1][2][5]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[1][0][5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[1][0][5]~2_combout\,
	datad => \Unit1|unit2|memory[1][2][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~12_combout\);

-- Location: LCCOMB_X101_Y37_N6
\Unit1|unit2|Mux138~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux138~12_combout\ & ((\Unit1|unit2|memory[1][3][5]~2_combout\))) # (!\Unit1|unit2|Mux138~12_combout\ & (\Unit1|unit2|memory[1][1][5]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux138~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][5]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[1][3][5]~2_combout\,
	datad => \Unit1|unit2|Mux138~12_combout\,
	combout => \Unit1|unit2|Mux138~13_combout\);

-- Location: LCCOMB_X101_Y37_N4
\Unit1|unit2|Mux138~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~16_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|Mux138~13_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit2|Mux138~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux138~15_combout\,
	datad => \Unit1|unit2|Mux138~13_combout\,
	combout => \Unit1|unit2|Mux138~16_combout\);

-- Location: LCCOMB_X110_Y38_N20
\Unit1|unit2|memory~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~188_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(21))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][1][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(21),
	datad => \Unit1|unit2|memory[3][1][5]~2_combout\,
	combout => \Unit1|unit2|memory~188_combout\);

-- Location: LCCOMB_X110_Y38_N6
\Unit1|unit2|memory[3][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~188_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][5]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~188_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][5]~1_combout\);

-- Location: LCCOMB_X110_Y38_N30
\Unit1|unit2|memory[3][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][5]~4_combout\ = \Unit1|unit2|memory[3][1][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[3][1][5]~4_combout\);

-- Location: FF_X110_Y38_N1
\Unit1|unit2|memory[3][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][5]~_emulated_q\);

-- Location: LCCOMB_X110_Y38_N0
\Unit1|unit2|memory[3][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][5]~3_combout\ = \Unit1|unit2|memory[3][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][5]~3_combout\);

-- Location: LCCOMB_X110_Y38_N10
\Unit1|unit2|memory[3][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~188_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~188_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[3][1][5]~3_combout\,
	combout => \Unit1|unit2|memory[3][1][5]~2_combout\);

-- Location: LCCOMB_X108_Y37_N4
\Unit1|unit2|memory~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~191_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(53))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][3][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|data_block\(53),
	datad => \Unit1|unit2|memory[3][3][5]~2_combout\,
	combout => \Unit1|unit2|memory~191_combout\);

-- Location: LCCOMB_X108_Y37_N24
\Unit1|unit2|memory[3][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~191_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~191_combout\,
	datac => \Unit1|unit2|memory[3][3][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][5]~1_combout\);

-- Location: LCCOMB_X108_Y37_N22
\Unit1|unit2|memory[3][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[3][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[3][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][5]~4_combout\);

-- Location: FF_X108_Y37_N1
\Unit1|unit2|memory[3][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][5]~_emulated_q\);

-- Location: LCCOMB_X108_Y37_N0
\Unit1|unit2|memory[3][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][5]~3_combout\ = \Unit1|unit2|memory[3][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][5]~3_combout\);

-- Location: LCCOMB_X108_Y37_N10
\Unit1|unit2|memory[3][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~191_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][3][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][5]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~191_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][3][5]~2_combout\);

-- Location: LCCOMB_X107_Y38_N14
\Unit1|unit2|memory~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~190_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(5)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][5]~2_combout\,
	datac => \Unit1|data_block\(5),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~190_combout\);

-- Location: LCCOMB_X107_Y38_N20
\Unit1|unit2|memory[3][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~190_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][0][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~190_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][0][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][5]~1_combout\);

-- Location: LCCOMB_X107_Y38_N4
\Unit1|unit2|memory[3][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[3][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(5),
	datac => \Unit1|unit2|memory[3][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][5]~4_combout\);

-- Location: FF_X107_Y38_N11
\Unit1|unit2|memory[3][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][5]~_emulated_q\);

-- Location: LCCOMB_X107_Y38_N10
\Unit1|unit2|memory[3][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][5]~3_combout\ = \Unit1|unit2|memory[3][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][5]~3_combout\);

-- Location: LCCOMB_X107_Y38_N12
\Unit1|unit2|memory[3][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~190_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][0][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][5]~3_combout\,
	datab => \Unit1|unit2|memory~190_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][5]~2_combout\);

-- Location: LCCOMB_X102_Y41_N26
\Unit1|unit2|memory~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~189_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(37))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(37),
	datad => \Unit1|unit2|memory[3][2][5]~2_combout\,
	combout => \Unit1|unit2|memory~189_combout\);

-- Location: LCCOMB_X102_Y41_N20
\Unit1|unit2|memory[3][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~189_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][2][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~189_combout\,
	datac => \Unit1|unit2|memory[3][2][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][5]~1_combout\);

-- Location: LCCOMB_X102_Y41_N28
\Unit1|unit2|memory[3][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][5]~4_combout\ = \Unit1|unit2|memory[3][2][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[3][2][5]~4_combout\);

-- Location: FF_X102_Y41_N17
\Unit1|unit2|memory[3][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][5]~_emulated_q\);

-- Location: LCCOMB_X102_Y41_N16
\Unit1|unit2|memory[3][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][5]~3_combout\ = \Unit1|unit2|memory[3][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][5]~3_combout\);

-- Location: LCCOMB_X102_Y41_N14
\Unit1|unit2|memory[3][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~189_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][2][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][5]~3_combout\,
	datab => \Unit1|unit2|memory~189_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][5]~2_combout\);

-- Location: LCCOMB_X106_Y38_N0
\Unit1|unit2|Mux138~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][5]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[3][0][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][0][5]~2_combout\,
	datad => \Unit1|unit2|memory[3][2][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~17_combout\);

-- Location: LCCOMB_X106_Y38_N30
\Unit1|unit2|Mux138~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux138~17_combout\ & ((\Unit1|unit2|memory[3][3][5]~2_combout\))) # (!\Unit1|unit2|Mux138~17_combout\ & (\Unit1|unit2|memory[3][1][5]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux138~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[3][1][5]~2_combout\,
	datac => \Unit1|unit2|memory[3][3][5]~2_combout\,
	datad => \Unit1|unit2|Mux138~17_combout\,
	combout => \Unit1|unit2|Mux138~18_combout\);

-- Location: LCCOMB_X111_Y41_N10
\Unit1|unit2|memory~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~179_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(53)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][5]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(53),
	combout => \Unit1|unit2|memory~179_combout\);

-- Location: LCCOMB_X111_Y41_N18
\Unit1|unit2|memory[2][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~179_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~179_combout\,
	datac => \Unit1|unit2|memory[2][3][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][5]~1_combout\);

-- Location: LCCOMB_X111_Y41_N4
\Unit1|unit2|memory[2][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[2][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[2][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][5]~4_combout\);

-- Location: FF_X111_Y41_N1
\Unit1|unit2|memory[2][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][5]~_emulated_q\);

-- Location: LCCOMB_X111_Y41_N0
\Unit1|unit2|memory[2][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][5]~3_combout\ = \Unit1|unit2|memory[2][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][5]~3_combout\);

-- Location: LCCOMB_X111_Y41_N6
\Unit1|unit2|memory[2][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~179_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][3][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[2][3][5]~3_combout\,
	datad => \Unit1|unit2|memory~179_combout\,
	combout => \Unit1|unit2|memory[2][3][5]~2_combout\);

-- Location: LCCOMB_X101_Y39_N10
\Unit1|unit2|memory~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~178_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(5))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][0][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|data_block\(5),
	datad => \Unit1|unit2|memory[2][0][5]~2_combout\,
	combout => \Unit1|unit2|memory~178_combout\);

-- Location: LCCOMB_X101_Y39_N24
\Unit1|unit2|memory[2][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~178_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][0][5]~1_combout\,
	datac => \Unit1|unit2|memory~178_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][5]~1_combout\);

-- Location: LCCOMB_X101_Y39_N16
\Unit1|unit2|memory[2][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[2][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[2][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][5]~4_combout\);

-- Location: FF_X101_Y39_N7
\Unit1|unit2|memory[2][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][5]~_emulated_q\);

-- Location: LCCOMB_X101_Y39_N6
\Unit1|unit2|memory[2][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][5]~3_combout\ = \Unit1|unit2|memory[2][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][5]~3_combout\);

-- Location: LCCOMB_X101_Y39_N8
\Unit1|unit2|memory[2][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~178_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~178_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][0][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][5]~2_combout\);

-- Location: LCCOMB_X101_Y39_N22
\Unit1|unit2|memory~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~177_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(21))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][1][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|data_block\(21),
	datad => \Unit1|unit2|memory[2][1][5]~2_combout\,
	combout => \Unit1|unit2|memory~177_combout\);

-- Location: LCCOMB_X101_Y39_N18
\Unit1|unit2|memory[2][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~177_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][1][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][1][5]~1_combout\,
	datac => \Unit1|unit2|memory~177_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][5]~1_combout\);

-- Location: LCCOMB_X101_Y39_N4
\Unit1|unit2|memory[2][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[2][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[2][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][5]~4_combout\);

-- Location: FF_X101_Y39_N15
\Unit1|unit2|memory[2][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][5]~_emulated_q\);

-- Location: LCCOMB_X101_Y39_N14
\Unit1|unit2|memory[2][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][5]~3_combout\ = \Unit1|unit2|memory[2][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][5]~3_combout\);

-- Location: LCCOMB_X101_Y39_N12
\Unit1|unit2|memory[2][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~177_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~177_combout\,
	datac => \Unit1|unit2|memory[2][1][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][1][5]~2_combout\);

-- Location: LCCOMB_X101_Y39_N20
\Unit1|unit2|Mux138~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[2][1][5]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[2][0][5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][0][5]~2_combout\,
	datad => \Unit1|unit2|memory[2][1][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~10_combout\);

-- Location: LCCOMB_X99_Y41_N18
\Unit1|unit2|memory~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~176_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(37)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][5]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|data_block\(37),
	combout => \Unit1|unit2|memory~176_combout\);

-- Location: LCCOMB_X99_Y41_N28
\Unit1|unit2|memory[2][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~176_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][5]~1_combout\,
	datac => \Unit1|unit2|memory~176_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][5]~1_combout\);

-- Location: LCCOMB_X99_Y41_N8
\Unit1|unit2|memory[2][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[2][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[2][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][5]~4_combout\);

-- Location: FF_X99_Y41_N1
\Unit1|unit2|memory[2][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][5]~_emulated_q\);

-- Location: LCCOMB_X99_Y41_N0
\Unit1|unit2|memory[2][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][5]~3_combout\ = \Unit1|unit2|memory[2][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][5]~3_combout\);

-- Location: LCCOMB_X99_Y41_N14
\Unit1|unit2|memory[2][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~176_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][2][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][5]~3_combout\,
	datac => \Unit1|unit2|memory~176_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][5]~2_combout\);

-- Location: LCCOMB_X100_Y41_N0
\Unit1|unit2|Mux138~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux138~10_combout\ & (\Unit1|unit2|memory[2][3][5]~2_combout\)) # (!\Unit1|unit2|Mux138~10_combout\ & ((\Unit1|unit2|memory[2][2][5]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux138~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[2][3][5]~2_combout\,
	datac => \Unit1|unit2|Mux138~10_combout\,
	datad => \Unit1|unit2|memory[2][2][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~11_combout\);

-- Location: LCCOMB_X101_Y37_N22
\Unit1|unit2|Mux138~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux138~16_combout\ & (\Unit1|unit2|Mux138~18_combout\)) # (!\Unit1|unit2|Mux138~16_combout\ & ((\Unit1|unit2|Mux138~11_combout\))))) # (!\address[3]~input_o\ & 
-- (\Unit1|unit2|Mux138~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux138~16_combout\,
	datac => \Unit1|unit2|Mux138~18_combout\,
	datad => \Unit1|unit2|Mux138~11_combout\,
	combout => \Unit1|unit2|Mux138~19_combout\);

-- Location: LCCOMB_X96_Y36_N6
\Unit1|unit2|memory~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~163_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(53))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][3][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(53),
	datad => \Unit1|unit2|memory[5][3][5]~2_combout\,
	combout => \Unit1|unit2|memory~163_combout\);

-- Location: LCCOMB_X96_Y36_N2
\Unit1|unit2|memory[5][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~163_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][5]~1_combout\,
	datac => \Unit1|unit2|memory~163_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][5]~1_combout\);

-- Location: LCCOMB_X96_Y36_N4
\Unit1|unit2|memory[5][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][5]~4_combout\ = \Unit1|unit2|memory[5][3][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[5][3][5]~4_combout\);

-- Location: FF_X96_Y36_N17
\Unit1|unit2|memory[5][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][5]~_emulated_q\);

-- Location: LCCOMB_X96_Y36_N16
\Unit1|unit2|memory[5][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][5]~3_combout\ = \Unit1|unit2|memory[5][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][5]~3_combout\);

-- Location: LCCOMB_X96_Y36_N10
\Unit1|unit2|memory[5][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~163_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][5]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~163_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][3][5]~2_combout\);

-- Location: LCCOMB_X94_Y34_N20
\Unit1|unit2|memory~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~161_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(37)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][5]~2_combout\,
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(37),
	combout => \Unit1|unit2|memory~161_combout\);

-- Location: LCCOMB_X94_Y34_N2
\Unit1|unit2|memory[5][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~161_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][5]~1_combout\,
	datac => \Unit1|unit2|memory~161_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][5]~1_combout\);

-- Location: LCCOMB_X94_Y35_N28
\Unit1|unit2|memory[5][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][5]~4_combout\ = \Unit1|unit2|memory[5][2][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[5][2][5]~4_combout\);

-- Location: FF_X94_Y34_N29
\Unit1|unit2|memory[5][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][5]~_emulated_q\);

-- Location: LCCOMB_X94_Y34_N28
\Unit1|unit2|memory[5][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][5]~3_combout\ = \Unit1|unit2|memory[5][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][5]~3_combout\);

-- Location: LCCOMB_X94_Y34_N26
\Unit1|unit2|memory[5][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~161_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~161_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[5][2][5]~3_combout\,
	combout => \Unit1|unit2|memory[5][2][5]~2_combout\);

-- Location: LCCOMB_X101_Y39_N26
\Unit1|unit2|memory~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~162_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(5))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(5),
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[5][0][5]~2_combout\,
	combout => \Unit1|unit2|memory~162_combout\);

-- Location: LCCOMB_X101_Y39_N0
\Unit1|unit2|memory[5][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~162_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~162_combout\,
	datac => \Unit1|unit2|memory[5][0][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][5]~1_combout\);

-- Location: LCCOMB_X100_Y39_N10
\Unit1|unit2|memory[5][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][5]~4_combout\ = \Unit1|unit2|memory[5][0][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][5]~1_combout\,
	datac => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[5][0][5]~4_combout\);

-- Location: LCCOMB_X100_Y35_N16
\Unit1|unit2|memory[5][0][5]~_emulatedfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][5]~_emulatedfeeder_combout\ = \Unit1|unit2|memory[5][0][5]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][5]~4_combout\,
	combout => \Unit1|unit2|memory[5][0][5]~_emulatedfeeder_combout\);

-- Location: FF_X100_Y35_N17
\Unit1|unit2|memory[5][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[5][0][5]~_emulatedfeeder_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][5]~_emulated_q\);

-- Location: LCCOMB_X101_Y39_N2
\Unit1|unit2|memory[5][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][5]~3_combout\ = \Unit1|unit2|memory[5][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][5]~3_combout\);

-- Location: LCCOMB_X101_Y39_N28
\Unit1|unit2|memory[5][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~162_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][0][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][0][5]~3_combout\,
	datac => \Unit1|unit2|memory~162_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][5]~2_combout\);

-- Location: LCCOMB_X101_Y37_N30
\Unit1|unit2|Mux138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~0_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[5][2][5]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[5][0][5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[5][2][5]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~0_combout\);

-- Location: LCCOMB_X96_Y36_N30
\Unit1|unit2|memory~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~160_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(21)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][1][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|unit2|memory[5][1][5]~2_combout\,
	datad => \Unit1|data_block\(21),
	combout => \Unit1|unit2|memory~160_combout\);

-- Location: LCCOMB_X96_Y36_N24
\Unit1|unit2|memory[5][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~160_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][1][5]~1_combout\,
	datac => \Unit1|unit2|memory~160_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][5]~1_combout\);

-- Location: LCCOMB_X96_Y36_N8
\Unit1|unit2|memory[5][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[5][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(5),
	datac => \Unit1|unit2|memory[5][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][5]~4_combout\);

-- Location: FF_X96_Y36_N21
\Unit1|unit2|memory[5][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][5]~_emulated_q\);

-- Location: LCCOMB_X96_Y36_N20
\Unit1|unit2|memory[5][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][5]~3_combout\ = \Unit1|unit2|memory[5][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][5]~3_combout\);

-- Location: LCCOMB_X96_Y36_N18
\Unit1|unit2|memory[5][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~160_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~160_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[5][1][5]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][1][5]~2_combout\);

-- Location: LCCOMB_X101_Y37_N24
\Unit1|unit2|Mux138~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux138~0_combout\ & (\Unit1|unit2|memory[5][3][5]~2_combout\)) # (!\Unit1|unit2|Mux138~0_combout\ & ((\Unit1|unit2|memory[5][1][5]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux138~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][5]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux138~0_combout\,
	datad => \Unit1|unit2|memory[5][1][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~1_combout\);

-- Location: LCCOMB_X108_Y38_N6
\Unit1|unit2|memory~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~175_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(53)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][3][5]~2_combout\,
	datad => \Unit1|data_block\(53),
	combout => \Unit1|unit2|memory~175_combout\);

-- Location: LCCOMB_X108_Y38_N2
\Unit1|unit2|memory[7][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~175_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][5]~1_combout\,
	datac => \Unit1|unit2|memory~175_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][5]~1_combout\);

-- Location: LCCOMB_X108_Y38_N28
\Unit1|unit2|memory[7][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][5]~4_combout\ = \Unit1|unit2|memory[7][3][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[7][3][5]~4_combout\);

-- Location: FF_X108_Y38_N21
\Unit1|unit2|memory[7][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][5]~_emulated_q\);

-- Location: LCCOMB_X108_Y38_N20
\Unit1|unit2|memory[7][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][5]~3_combout\ = \Unit1|unit2|memory[7][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][5]~3_combout\);

-- Location: LCCOMB_X108_Y38_N30
\Unit1|unit2|memory[7][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~175_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][3][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[7][3][5]~3_combout\,
	datac => \Unit1|unit2|memory~175_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][3][5]~2_combout\);

-- Location: LCCOMB_X97_Y41_N22
\Unit1|unit2|memory~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~172_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(21))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(21),
	datac => \Unit1|unit2|memory[7][1][5]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~172_combout\);

-- Location: LCCOMB_X97_Y41_N20
\Unit1|unit2|memory[7][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~172_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][5]~1_combout\,
	datac => \Unit1|unit2|memory~172_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][5]~1_combout\);

-- Location: LCCOMB_X97_Y41_N8
\Unit1|unit2|memory[7][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[7][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[7][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][5]~4_combout\);

-- Location: FF_X97_Y41_N1
\Unit1|unit2|memory[7][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][5]~_emulated_q\);

-- Location: LCCOMB_X97_Y41_N0
\Unit1|unit2|memory[7][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][5]~3_combout\ = \Unit1|unit2|memory[7][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][5]~3_combout\);

-- Location: LCCOMB_X97_Y41_N14
\Unit1|unit2|memory[7][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~172_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][1][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~172_combout\,
	datab => \Unit1|unit2|memory[7][1][5]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][5]~2_combout\);

-- Location: LCCOMB_X100_Y39_N22
\Unit1|unit2|memory~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~174_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(5))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][0][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(5),
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][0][5]~2_combout\,
	combout => \Unit1|unit2|memory~174_combout\);

-- Location: LCCOMB_X100_Y39_N6
\Unit1|unit2|memory[7][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~174_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][5]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~174_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][5]~1_combout\);

-- Location: LCCOMB_X100_Y39_N8
\Unit1|unit2|memory[7][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][5]~4_combout\ = \Unit1|unit2|memory[7][0][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][5]~1_combout\,
	datac => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[7][0][5]~4_combout\);

-- Location: FF_X100_Y39_N19
\Unit1|unit2|memory[7][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][5]~_emulated_q\);

-- Location: LCCOMB_X100_Y39_N18
\Unit1|unit2|memory[7][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][5]~3_combout\ = \Unit1|unit2|memory[7][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][5]~3_combout\);

-- Location: LCCOMB_X100_Y39_N4
\Unit1|unit2|memory[7][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~174_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~174_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][0][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][5]~2_combout\);

-- Location: LCCOMB_X101_Y41_N16
\Unit1|unit2|memory~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~173_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(37)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][2][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][2][5]~2_combout\,
	datad => \Unit1|data_block\(37),
	combout => \Unit1|unit2|memory~173_combout\);

-- Location: LCCOMB_X101_Y41_N24
\Unit1|unit2|memory[7][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~173_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][2][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~173_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][2][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][5]~1_combout\);

-- Location: LCCOMB_X100_Y41_N22
\Unit1|unit2|memory[7][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[7][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(5),
	datad => \Unit1|unit2|memory[7][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][5]~4_combout\);

-- Location: FF_X100_Y41_N23
\Unit1|unit2|memory[7][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[7][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][5]~_emulated_q\);

-- Location: LCCOMB_X101_Y41_N20
\Unit1|unit2|memory[7][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][5]~3_combout\ = \Unit1|unit2|memory[7][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][5]~3_combout\);

-- Location: LCCOMB_X101_Y41_N14
\Unit1|unit2|memory[7][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~173_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~173_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][2][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][5]~2_combout\);

-- Location: LCCOMB_X100_Y39_N20
\Unit1|unit2|Mux138~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~7_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[7][2][5]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[7][0][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][0][5]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~7_combout\);

-- Location: LCCOMB_X101_Y37_N8
\Unit1|unit2|Mux138~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux138~7_combout\ & (\Unit1|unit2|memory[7][3][5]~2_combout\)) # (!\Unit1|unit2|Mux138~7_combout\ & ((\Unit1|unit2|memory[7][1][5]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux138~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][5]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][1][5]~2_combout\,
	datad => \Unit1|unit2|Mux138~7_combout\,
	combout => \Unit1|unit2|Mux138~8_combout\);

-- Location: LCCOMB_X101_Y41_N10
\Unit1|unit2|memory~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~164_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(37)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][2][5]~2_combout\,
	datad => \Unit1|data_block\(37),
	combout => \Unit1|unit2|memory~164_combout\);

-- Location: LCCOMB_X101_Y41_N6
\Unit1|unit2|memory[6][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~164_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][5]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~164_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][5]~1_combout\);

-- Location: LCCOMB_X101_Y41_N8
\Unit1|unit2|memory[6][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][5]~4_combout\ = \Unit1|unit2|memory[6][2][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[6][2][5]~4_combout\);

-- Location: FF_X101_Y41_N13
\Unit1|unit2|memory[6][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][5]~_emulated_q\);

-- Location: LCCOMB_X101_Y41_N12
\Unit1|unit2|memory[6][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][5]~3_combout\ = \Unit1|unit2|memory[6][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][5]~3_combout\);

-- Location: LCCOMB_X101_Y41_N26
\Unit1|unit2|memory[6][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~164_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~164_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][2][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][2][5]~2_combout\);

-- Location: LCCOMB_X108_Y38_N18
\Unit1|unit2|memory~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~167_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(53)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][3][5]~2_combout\,
	datad => \Unit1|data_block\(53),
	combout => \Unit1|unit2|memory~167_combout\);

-- Location: LCCOMB_X108_Y38_N24
\Unit1|unit2|memory[6][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~167_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~167_combout\,
	datac => \Unit1|unit2|memory[6][3][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][5]~1_combout\);

-- Location: LCCOMB_X108_Y38_N4
\Unit1|unit2|memory[6][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][5]~4_combout\ = \Unit1|unit2|memory[6][3][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[6][3][5]~4_combout\);

-- Location: FF_X108_Y38_N13
\Unit1|unit2|memory[6][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][5]~_emulated_q\);

-- Location: LCCOMB_X108_Y38_N12
\Unit1|unit2|memory[6][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][5]~3_combout\ = \Unit1|unit2|memory[6][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][5]~3_combout\);

-- Location: LCCOMB_X108_Y38_N14
\Unit1|unit2|memory[6][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~167_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][3][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][5]~3_combout\,
	datab => \Unit1|unit2|memory~167_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][3][5]~2_combout\);

-- Location: LCCOMB_X99_Y32_N20
\Unit1|unit2|memory~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~166_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(5))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][0][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|data_block\(5),
	datad => \Unit1|unit2|memory[6][0][5]~2_combout\,
	combout => \Unit1|unit2|memory~166_combout\);

-- Location: LCCOMB_X99_Y32_N2
\Unit1|unit2|memory[6][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~166_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][0][5]~1_combout\,
	datac => \Unit1|unit2|memory~166_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][5]~1_combout\);

-- Location: LCCOMB_X99_Y35_N8
\Unit1|unit2|memory[6][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][5]~4_combout\ = \Unit1|unit2|memory[6][0][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[6][0][5]~4_combout\);

-- Location: FF_X99_Y32_N9
\Unit1|unit2|memory[6][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][5]~_emulated_q\);

-- Location: LCCOMB_X99_Y32_N8
\Unit1|unit2|memory[6][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][5]~3_combout\ = \Unit1|unit2|memory[6][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][5]~3_combout\);

-- Location: LCCOMB_X99_Y32_N10
\Unit1|unit2|memory[6][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~166_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~166_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][5]~2_combout\);

-- Location: LCCOMB_X110_Y41_N6
\Unit1|unit2|memory~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~165_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(21)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][1][5]~2_combout\,
	datad => \Unit1|data_block\(21),
	combout => \Unit1|unit2|memory~165_combout\);

-- Location: LCCOMB_X110_Y41_N28
\Unit1|unit2|memory[6][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~165_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~165_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][5]~1_combout\);

-- Location: LCCOMB_X110_Y41_N8
\Unit1|unit2|memory[6][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][5]~4_combout\ = \Unit1|unit2|memory[6][1][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][5]~1_combout\,
	datac => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[6][1][5]~4_combout\);

-- Location: FF_X110_Y41_N21
\Unit1|unit2|memory[6][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][5]~_emulated_q\);

-- Location: LCCOMB_X110_Y41_N20
\Unit1|unit2|memory[6][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][5]~3_combout\ = \Unit1|unit2|memory[6][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][5]~3_combout\);

-- Location: LCCOMB_X110_Y41_N26
\Unit1|unit2|memory[6][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~165_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][1][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][5]~3_combout\,
	datab => \Unit1|unit2|memory~165_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][5]~2_combout\);

-- Location: LCCOMB_X100_Y37_N24
\Unit1|unit2|Mux138~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][5]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][5]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~2_combout\);

-- Location: LCCOMB_X100_Y37_N6
\Unit1|unit2|Mux138~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux138~2_combout\ & ((\Unit1|unit2|memory[6][3][5]~2_combout\))) # (!\Unit1|unit2|Mux138~2_combout\ & (\Unit1|unit2|memory[6][2][5]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux138~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[6][2][5]~2_combout\,
	datac => \Unit1|unit2|memory[6][3][5]~2_combout\,
	datad => \Unit1|unit2|Mux138~2_combout\,
	combout => \Unit1|unit2|Mux138~3_combout\);

-- Location: LCCOMB_X103_Y35_N16
\Unit1|unit2|memory~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~169_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(21)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|unit2|memory[4][1][5]~2_combout\,
	datad => \Unit1|data_block\(21),
	combout => \Unit1|unit2|memory~169_combout\);

-- Location: LCCOMB_X103_Y35_N10
\Unit1|unit2|memory[4][1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~169_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][5]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~169_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][5]~1_combout\);

-- Location: LCCOMB_X102_Y35_N26
\Unit1|unit2|memory[4][1][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][5]~4_combout\ = \Unit1|tempDataIn\(5) $ (\Unit1|unit2|memory[4][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(5),
	datab => \Unit1|unit2|memory[4][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][5]~4_combout\);

-- Location: FF_X103_Y35_N23
\Unit1|unit2|memory[4][1][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][5]~_emulated_q\);

-- Location: LCCOMB_X103_Y35_N22
\Unit1|unit2|memory[4][1][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][5]~3_combout\ = \Unit1|unit2|memory[4][1][5]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][5]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][5]~3_combout\);

-- Location: LCCOMB_X103_Y35_N8
\Unit1|unit2|memory[4][1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~169_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][1][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[4][1][5]~3_combout\,
	datad => \Unit1|unit2|memory~169_combout\,
	combout => \Unit1|unit2|memory[4][1][5]~2_combout\);

-- Location: LCCOMB_X100_Y37_N18
\Unit1|unit2|memory~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~170_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(5)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|unit2|memory[4][0][5]~2_combout\,
	datad => \Unit1|data_block\(5),
	combout => \Unit1|unit2|memory~170_combout\);

-- Location: LCCOMB_X100_Y37_N12
\Unit1|unit2|memory[4][0][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~170_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][0][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][5]~1_combout\,
	datab => \Unit1|unit2|memory~170_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][5]~1_combout\);

-- Location: LCCOMB_X101_Y37_N18
\Unit1|unit2|memory[4][0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][5]~4_combout\ = \Unit1|unit2|memory[4][0][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][5]~1_combout\,
	datac => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[4][0][5]~4_combout\);

-- Location: FF_X100_Y37_N15
\Unit1|unit2|memory[4][0][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][5]~_emulated_q\);

-- Location: LCCOMB_X100_Y37_N14
\Unit1|unit2|memory[4][0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][5]~3_combout\ = \Unit1|unit2|memory[4][0][5]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][5]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][5]~3_combout\);

-- Location: LCCOMB_X100_Y37_N16
\Unit1|unit2|memory[4][0][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~170_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~170_combout\,
	datac => \Unit1|unit2|memory[4][0][5]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][5]~2_combout\);

-- Location: LCCOMB_X103_Y35_N0
\Unit1|unit2|Mux138~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[4][1][5]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[4][0][5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][1][5]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~4_combout\);

-- Location: LCCOMB_X110_Y35_N16
\Unit1|unit2|memory~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~168_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(37))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][2][5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(37),
	datac => \Unit1|unit2|memory[4][2][5]~2_combout\,
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~168_combout\);

-- Location: LCCOMB_X110_Y35_N18
\Unit1|unit2|memory[4][2][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~168_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][5]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~168_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][2][5]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][5]~1_combout\);

-- Location: LCCOMB_X111_Y35_N16
\Unit1|unit2|memory[4][2][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][5]~4_combout\ = \Unit1|unit2|memory[4][2][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][2][5]~1_combout\,
	datac => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[4][2][5]~4_combout\);

-- Location: FF_X110_Y35_N21
\Unit1|unit2|memory[4][2][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][5]~_emulated_q\);

-- Location: LCCOMB_X110_Y35_N20
\Unit1|unit2|memory[4][2][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][5]~3_combout\ = \Unit1|unit2|memory[4][2][5]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][5]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][5]~3_combout\);

-- Location: LCCOMB_X110_Y35_N30
\Unit1|unit2|memory[4][2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~168_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][2][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory[4][2][5]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~168_combout\,
	combout => \Unit1|unit2|memory[4][2][5]~2_combout\);

-- Location: LCCOMB_X111_Y37_N22
\Unit1|unit2|memory~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~171_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(53)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][3][5]~2_combout\,
	datad => \Unit1|data_block\(53),
	combout => \Unit1|unit2|memory~171_combout\);

-- Location: LCCOMB_X111_Y37_N2
\Unit1|unit2|memory[4][3][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][5]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~171_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][5]~1_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory~171_combout\,
	combout => \Unit1|unit2|memory[4][3][5]~1_combout\);

-- Location: LCCOMB_X111_Y37_N8
\Unit1|unit2|memory[4][3][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][5]~4_combout\ = \Unit1|unit2|memory[4][3][5]~1_combout\ $ (\Unit1|tempDataIn\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][5]~1_combout\,
	datad => \Unit1|tempDataIn\(5),
	combout => \Unit1|unit2|memory[4][3][5]~4_combout\);

-- Location: FF_X111_Y37_N5
\Unit1|unit2|memory[4][3][5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][5]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][5]~_emulated_q\);

-- Location: LCCOMB_X111_Y37_N4
\Unit1|unit2|memory[4][3][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][5]~3_combout\ = \Unit1|unit2|memory[4][3][5]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][5]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][5]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][5]~3_combout\);

-- Location: LCCOMB_X111_Y37_N6
\Unit1|unit2|memory[4][3][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][5]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~171_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][3][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][5]~3_combout\,
	datac => \Unit1|unit2|memory~171_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][5]~2_combout\);

-- Location: LCCOMB_X103_Y35_N14
\Unit1|unit2|Mux138~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux138~4_combout\ & ((\Unit1|unit2|memory[4][3][5]~2_combout\))) # (!\Unit1|unit2|Mux138~4_combout\ & (\Unit1|unit2|memory[4][2][5]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (\Unit1|unit2|Mux138~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|Mux138~4_combout\,
	datac => \Unit1|unit2|memory[4][2][5]~2_combout\,
	datad => \Unit1|unit2|memory[4][3][5]~2_combout\,
	combout => \Unit1|unit2|Mux138~5_combout\);

-- Location: LCCOMB_X101_Y37_N2
\Unit1|unit2|Mux138~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|Mux138~3_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|Mux138~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux138~3_combout\,
	datad => \Unit1|unit2|Mux138~5_combout\,
	combout => \Unit1|unit2|Mux138~6_combout\);

-- Location: LCCOMB_X101_Y37_N10
\Unit1|unit2|Mux138~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux138~6_combout\ & ((\Unit1|unit2|Mux138~8_combout\))) # (!\Unit1|unit2|Mux138~6_combout\ & (\Unit1|unit2|Mux138~1_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux138~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux138~1_combout\,
	datac => \Unit1|unit2|Mux138~8_combout\,
	datad => \Unit1|unit2|Mux138~6_combout\,
	combout => \Unit1|unit2|Mux138~9_combout\);

-- Location: LCCOMB_X101_Y37_N16
\Unit1|unit2|Mux138~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux138~20_combout\ = (\address[4]~input_o\ & ((\Unit1|unit2|Mux138~9_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit2|Mux138~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux138~19_combout\,
	datad => \Unit1|unit2|Mux138~9_combout\,
	combout => \Unit1|unit2|Mux138~20_combout\);

-- Location: FF_X101_Y37_N17
\Unit1|unit2|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux138~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(5));

-- Location: LCCOMB_X101_Y28_N4
\Unit1|data_out_cpu[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[5]~feeder_combout\ = \Unit1|unit2|data_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(5),
	combout => \Unit1|data_out_cpu[5]~feeder_combout\);

-- Location: FF_X101_Y28_N5
\Unit1|data_out_cpu[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[5]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(5));

-- Location: LCCOMB_X107_Y28_N20
\data_out[5]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[5]~reg0feeder_combout\ = \Unit1|data_out_cpu\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(5),
	combout => \data_out[5]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N21
\data_out[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[5]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[5]~reg0_q\);

-- Location: M9K_X104_Y40_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008040201008040201008040201008",
	mem_init2 => X"0402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C060301",
	mem_init1 => X"80C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020000000000100004020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020080402010080402010080402010080402010080402010080402010080402010",
	mem_init0 => X"08040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000504F6854834461E425",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: FF_X105_Y40_N5
\Unit1|data_block[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(54),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(54));

-- Location: LCCOMB_X108_Y37_N8
\Unit1|unit2|memory~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~223_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(54)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|unit2|memory[3][3][6]~2_combout\,
	datac => \Unit1|data_block\(54),
	combout => \Unit1|unit2|memory~223_combout\);

-- Location: IOIBUF_X115_Y47_N22
\data_in[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(6),
	o => \data_in[6]~input_o\);

-- Location: LCCOMB_X108_Y42_N22
\Unit1|tempDataIn[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Unit1|tempDataIn[6]~feeder_combout\);

-- Location: FF_X108_Y42_N23
\Unit1|tempDataIn[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[6]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(6));

-- Location: LCCOMB_X108_Y37_N2
\Unit1|unit2|memory[3][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~223_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][3][6]~1_combout\,
	datac => \Unit1|unit2|memory~223_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][6]~1_combout\);

-- Location: LCCOMB_X108_Y37_N26
\Unit1|unit2|memory[3][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[3][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datac => \Unit1|unit2|memory[3][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][6]~4_combout\);

-- Location: FF_X108_Y37_N21
\Unit1|unit2|memory[3][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][6]~_emulated_q\);

-- Location: LCCOMB_X108_Y37_N20
\Unit1|unit2|memory[3][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][6]~3_combout\ = \Unit1|unit2|memory[3][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][6]~3_combout\);

-- Location: LCCOMB_X108_Y37_N6
\Unit1|unit2|memory[3][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~223_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~223_combout\,
	datab => \Unit1|unit2|memory[3][3][6]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][3][6]~2_combout\);

-- Location: FF_X103_Y37_N9
\Unit1|data_block[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(38),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(38));

-- Location: LCCOMB_X92_Y37_N20
\Unit1|unit2|memory~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~221_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(38)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][2][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|unit2|memory[3][2][6]~2_combout\,
	datad => \Unit1|data_block\(38),
	combout => \Unit1|unit2|memory~221_combout\);

-- Location: LCCOMB_X92_Y37_N2
\Unit1|unit2|memory[3][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~221_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][6]~1_combout\,
	datac => \Unit1|unit2|memory~221_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][6]~1_combout\);

-- Location: LCCOMB_X92_Y37_N14
\Unit1|unit2|memory[3][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][6]~4_combout\ = \Unit1|unit2|memory[3][2][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][2][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[3][2][6]~4_combout\);

-- Location: FF_X92_Y37_N19
\Unit1|unit2|memory[3][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][6]~_emulated_q\);

-- Location: LCCOMB_X92_Y37_N18
\Unit1|unit2|memory[3][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][6]~3_combout\ = \Unit1|unit2|memory[3][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][6]~3_combout\);

-- Location: LCCOMB_X92_Y37_N4
\Unit1|unit2|memory[3][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~221_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~221_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][2][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][6]~2_combout\);

-- Location: FF_X103_Y40_N5
\Unit1|data_block[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(6));

-- Location: LCCOMB_X92_Y37_N28
\Unit1|unit2|memory~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~222_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(6))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|data_block\(6),
	datad => \Unit1|unit2|memory[3][0][6]~2_combout\,
	combout => \Unit1|unit2|memory~222_combout\);

-- Location: LCCOMB_X92_Y37_N24
\Unit1|unit2|memory[3][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~222_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][6]~1_combout\,
	datac => \Unit1|unit2|memory~222_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][6]~1_combout\);

-- Location: LCCOMB_X92_Y37_N30
\Unit1|unit2|memory[3][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][6]~4_combout\ = \Unit1|unit2|memory[3][0][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[3][0][6]~4_combout\);

-- Location: FF_X92_Y37_N7
\Unit1|unit2|memory[3][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][6]~_emulated_q\);

-- Location: LCCOMB_X92_Y37_N6
\Unit1|unit2|memory[3][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][6]~3_combout\ = \Unit1|unit2|memory[3][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][6]~3_combout\);

-- Location: LCCOMB_X92_Y37_N12
\Unit1|unit2|memory[3][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~222_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~222_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][0][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][6]~2_combout\);

-- Location: LCCOMB_X92_Y37_N8
\Unit1|unit2|Mux137~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][6]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[3][0][6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][2][6]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~17_combout\);

-- Location: FF_X103_Y37_N31
\Unit1|data_block[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(22));

-- Location: LCCOMB_X95_Y37_N30
\Unit1|unit2|memory~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~220_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(22)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][1][6]~2_combout\,
	datad => \Unit1|data_block\(22),
	combout => \Unit1|unit2|memory~220_combout\);

-- Location: LCCOMB_X95_Y37_N16
\Unit1|unit2|memory[3][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~220_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][6]~1_combout\,
	datac => \Unit1|unit2|memory~220_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][6]~1_combout\);

-- Location: LCCOMB_X95_Y37_N4
\Unit1|unit2|memory[3][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[3][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[3][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][6]~4_combout\);

-- Location: FF_X95_Y37_N25
\Unit1|unit2|memory[3][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][6]~_emulated_q\);

-- Location: LCCOMB_X95_Y37_N24
\Unit1|unit2|memory[3][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][6]~3_combout\ = \Unit1|unit2|memory[3][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][6]~3_combout\);

-- Location: LCCOMB_X95_Y37_N18
\Unit1|unit2|memory[3][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~220_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~220_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][1][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][6]~2_combout\);

-- Location: LCCOMB_X100_Y37_N20
\Unit1|unit2|Mux137~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux137~17_combout\ & (\Unit1|unit2|memory[3][3][6]~2_combout\)) # (!\Unit1|unit2|Mux137~17_combout\ & ((\Unit1|unit2|memory[3][1][6]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux137~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][6]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux137~17_combout\,
	datad => \Unit1|unit2|memory[3][1][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~18_combout\);

-- Location: LCCOMB_X91_Y39_N2
\Unit1|unit2|memory~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~208_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(38)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][2][6]~2_combout\,
	datad => \Unit1|data_block\(38),
	combout => \Unit1|unit2|memory~208_combout\);

-- Location: LCCOMB_X91_Y39_N10
\Unit1|unit2|memory[2][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~208_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][2][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~208_combout\,
	datac => \Unit1|unit2|memory[2][2][6]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][6]~1_combout\);

-- Location: LCCOMB_X91_Y39_N8
\Unit1|unit2|memory[2][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[2][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[2][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][6]~4_combout\);

-- Location: FF_X91_Y39_N21
\Unit1|unit2|memory[2][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][6]~_emulated_q\);

-- Location: LCCOMB_X91_Y39_N20
\Unit1|unit2|memory[2][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][6]~3_combout\ = \Unit1|unit2|memory[2][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][6]~3_combout\);

-- Location: LCCOMB_X91_Y39_N26
\Unit1|unit2|memory[2][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~208_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~208_combout\,
	datac => \Unit1|unit2|memory[2][2][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][6]~2_combout\);

-- Location: LCCOMB_X111_Y41_N14
\Unit1|unit2|memory~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~211_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(54)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][6]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(54),
	combout => \Unit1|unit2|memory~211_combout\);

-- Location: LCCOMB_X111_Y41_N24
\Unit1|unit2|memory[2][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~211_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~211_combout\,
	datab => \Unit1|unit2|memory[2][3][6]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][6]~1_combout\);

-- Location: LCCOMB_X111_Y41_N20
\Unit1|unit2|memory[2][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[2][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[2][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][6]~4_combout\);

-- Location: FF_X111_Y41_N17
\Unit1|unit2|memory[2][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][6]~_emulated_q\);

-- Location: LCCOMB_X111_Y41_N16
\Unit1|unit2|memory[2][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][6]~3_combout\ = \Unit1|unit2|memory[2][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][6]~3_combout\);

-- Location: LCCOMB_X111_Y41_N26
\Unit1|unit2|memory[2][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~211_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~211_combout\,
	datab => \Unit1|unit2|memory[2][3][6]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][3][6]~2_combout\);

-- Location: LCCOMB_X96_Y41_N14
\Unit1|unit2|memory~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~209_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(22))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][1][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(22),
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|unit2|memory[2][1][6]~2_combout\,
	combout => \Unit1|unit2|memory~209_combout\);

-- Location: LCCOMB_X96_Y41_N12
\Unit1|unit2|memory[2][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~209_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~209_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][6]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][6]~1_combout\);

-- Location: LCCOMB_X96_Y41_N20
\Unit1|unit2|memory[2][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][6]~4_combout\ = \Unit1|unit2|memory[2][1][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[2][1][6]~4_combout\);

-- Location: FF_X96_Y41_N29
\Unit1|unit2|memory[2][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][6]~_emulated_q\);

-- Location: LCCOMB_X96_Y41_N28
\Unit1|unit2|memory[2][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][6]~3_combout\ = \Unit1|unit2|memory[2][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][6]~3_combout\);

-- Location: LCCOMB_X96_Y41_N10
\Unit1|unit2|memory[2][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~209_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~209_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[2][1][6]~3_combout\,
	combout => \Unit1|unit2|memory[2][1][6]~2_combout\);

-- Location: LCCOMB_X91_Y39_N14
\Unit1|unit2|memory~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~210_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(6)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][0][6]~2_combout\,
	datad => \Unit1|data_block\(6),
	combout => \Unit1|unit2|memory~210_combout\);

-- Location: LCCOMB_X91_Y39_N24
\Unit1|unit2|memory[2][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~210_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][0][6]~1_combout\,
	datac => \Unit1|unit2|memory~210_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][6]~1_combout\);

-- Location: LCCOMB_X91_Y39_N16
\Unit1|unit2|memory[2][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][6]~4_combout\ = \Unit1|unit2|memory[2][0][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[2][0][6]~4_combout\);

-- Location: FF_X91_Y39_N5
\Unit1|unit2|memory[2][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][6]~_emulated_q\);

-- Location: LCCOMB_X91_Y39_N4
\Unit1|unit2|memory[2][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][6]~3_combout\ = \Unit1|unit2|memory[2][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][6]~3_combout\);

-- Location: LCCOMB_X91_Y39_N6
\Unit1|unit2|memory[2][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~210_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~210_combout\,
	datab => \Unit1|unit2|memory[2][0][6]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][6]~2_combout\);

-- Location: LCCOMB_X95_Y41_N0
\Unit1|unit2|Mux137~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[2][1][6]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[2][0][6]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][1][6]~2_combout\,
	datad => \Unit1|unit2|memory[2][0][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~10_combout\);

-- Location: LCCOMB_X95_Y41_N2
\Unit1|unit2|Mux137~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux137~10_combout\ & ((\Unit1|unit2|memory[2][3][6]~2_combout\))) # (!\Unit1|unit2|Mux137~10_combout\ & (\Unit1|unit2|memory[2][2][6]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux137~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[2][2][6]~2_combout\,
	datac => \Unit1|unit2|memory[2][3][6]~2_combout\,
	datad => \Unit1|unit2|Mux137~10_combout\,
	combout => \Unit1|unit2|Mux137~11_combout\);

-- Location: LCCOMB_X95_Y37_N22
\Unit1|unit2|memory~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~216_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(38)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][6]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(38),
	combout => \Unit1|unit2|memory~216_combout\);

-- Location: LCCOMB_X95_Y37_N2
\Unit1|unit2|memory[0][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~216_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][6]~1_combout\,
	datac => \Unit1|unit2|memory~216_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][6]~1_combout\);

-- Location: LCCOMB_X95_Y37_N20
\Unit1|unit2|memory[0][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[0][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(6),
	datac => \Unit1|unit2|memory[0][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][6]~4_combout\);

-- Location: FF_X95_Y37_N13
\Unit1|unit2|memory[0][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][6]~_emulated_q\);

-- Location: LCCOMB_X95_Y37_N12
\Unit1|unit2|memory[0][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][6]~3_combout\ = \Unit1|unit2|memory[0][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][6]~3_combout\);

-- Location: LCCOMB_X95_Y37_N26
\Unit1|unit2|memory[0][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~216_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~216_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][6]~2_combout\);

-- Location: LCCOMB_X105_Y40_N28
\Unit1|unit2|memory~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~219_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(54))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][3][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(54),
	datac => \Unit1|unit2|memory[0][3][6]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~219_combout\);

-- Location: LCCOMB_X105_Y40_N2
\Unit1|unit2|memory[0][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~219_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][6]~1_combout\,
	datac => \Unit1|unit2|memory~219_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][6]~1_combout\);

-- Location: LCCOMB_X105_Y40_N22
\Unit1|unit2|memory[0][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][6]~4_combout\ = \Unit1|unit2|memory[0][3][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][6]~1_combout\,
	datab => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[0][3][6]~4_combout\);

-- Location: FF_X105_Y40_N1
\Unit1|unit2|memory[0][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][6]~_emulated_q\);

-- Location: LCCOMB_X105_Y40_N0
\Unit1|unit2|memory[0][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][6]~3_combout\ = \Unit1|unit2|memory[0][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][6]~3_combout\);

-- Location: LCCOMB_X105_Y40_N26
\Unit1|unit2|memory[0][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~219_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~219_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][3][6]~3_combout\,
	combout => \Unit1|unit2|memory[0][3][6]~2_combout\);

-- Location: LCCOMB_X99_Y37_N16
\Unit1|unit2|memory~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~218_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(6))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(6),
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[0][0][6]~2_combout\,
	combout => \Unit1|unit2|memory~218_combout\);

-- Location: LCCOMB_X99_Y37_N10
\Unit1|unit2|memory[0][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~218_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][6]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~218_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][6]~1_combout\);

-- Location: LCCOMB_X100_Y37_N4
\Unit1|unit2|memory[0][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[0][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[0][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][6]~4_combout\);

-- Location: FF_X99_Y37_N5
\Unit1|unit2|memory[0][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][6]~_emulated_q\);

-- Location: LCCOMB_X99_Y37_N4
\Unit1|unit2|memory[0][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][6]~3_combout\ = \Unit1|unit2|memory[0][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][6]~3_combout\);

-- Location: LCCOMB_X99_Y37_N18
\Unit1|unit2|memory[0][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~218_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~218_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][0][6]~2_combout\);

-- Location: LCCOMB_X99_Y40_N26
\Unit1|unit2|memory~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~217_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(22)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][1][6]~2_combout\,
	datac => \Unit1|data_block\(22),
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~217_combout\);

-- Location: LCCOMB_X99_Y40_N2
\Unit1|unit2|memory[0][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~217_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][6]~1_combout\,
	datac => \Unit1|unit2|memory~217_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][6]~1_combout\);

-- Location: LCCOMB_X100_Y40_N14
\Unit1|unit2|memory[0][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][6]~4_combout\ = \Unit1|unit2|memory[0][1][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[0][1][6]~4_combout\);

-- Location: FF_X99_Y40_N23
\Unit1|unit2|memory[0][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][6]~_emulated_q\);

-- Location: LCCOMB_X99_Y40_N22
\Unit1|unit2|memory[0][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][6]~3_combout\ = \Unit1|unit2|memory[0][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][6]~3_combout\);

-- Location: LCCOMB_X99_Y40_N28
\Unit1|unit2|memory[0][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~217_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~217_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[0][1][6]~3_combout\,
	combout => \Unit1|unit2|memory[0][1][6]~2_combout\);

-- Location: LCCOMB_X99_Y37_N0
\Unit1|unit2|Mux137~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~14_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\) # (\Unit1|unit2|memory[0][1][6]~2_combout\)))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[0][0][6]~2_combout\ & (!\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[0][0][6]~2_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[0][1][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~14_combout\);

-- Location: LCCOMB_X99_Y37_N26
\Unit1|unit2|Mux137~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux137~14_combout\ & ((\Unit1|unit2|memory[0][3][6]~2_combout\))) # (!\Unit1|unit2|Mux137~14_combout\ & (\Unit1|unit2|memory[0][2][6]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux137~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][2][6]~2_combout\,
	datac => \Unit1|unit2|memory[0][3][6]~2_combout\,
	datad => \Unit1|unit2|Mux137~14_combout\,
	combout => \Unit1|unit2|Mux137~15_combout\);

-- Location: LCCOMB_X96_Y33_N16
\Unit1|unit2|memory~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~215_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(54)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][6]~2_combout\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(54),
	combout => \Unit1|unit2|memory~215_combout\);

-- Location: LCCOMB_X96_Y33_N12
\Unit1|unit2|memory[1][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~215_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][6]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~215_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][6]~1_combout\);

-- Location: LCCOMB_X96_Y33_N30
\Unit1|unit2|memory[1][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[1][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[1][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][6]~4_combout\);

-- Location: FF_X96_Y33_N21
\Unit1|unit2|memory[1][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][6]~_emulated_q\);

-- Location: LCCOMB_X96_Y33_N20
\Unit1|unit2|memory[1][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][6]~3_combout\ = \Unit1|unit2|memory[1][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][6]~3_combout\);

-- Location: LCCOMB_X96_Y33_N6
\Unit1|unit2|memory[1][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~215_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~215_combout\,
	datab => \Unit1|unit2|memory[1][3][6]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][6]~2_combout\);

-- Location: LCCOMB_X107_Y37_N16
\Unit1|unit2|memory~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~212_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(22)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][1][6]~2_combout\,
	datad => \Unit1|data_block\(22),
	combout => \Unit1|unit2|memory~212_combout\);

-- Location: LCCOMB_X107_Y37_N6
\Unit1|unit2|memory[1][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~212_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][6]~1_combout\,
	datac => \Unit1|unit2|memory~212_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][6]~1_combout\);

-- Location: LCCOMB_X107_Y37_N22
\Unit1|unit2|memory[1][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][6]~4_combout\ = \Unit1|unit2|memory[1][1][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][1][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[1][1][6]~4_combout\);

-- Location: FF_X107_Y37_N1
\Unit1|unit2|memory[1][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][6]~_emulated_q\);

-- Location: LCCOMB_X107_Y37_N0
\Unit1|unit2|memory[1][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][6]~3_combout\ = \Unit1|unit2|memory[1][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][6]~3_combout\);

-- Location: LCCOMB_X107_Y37_N26
\Unit1|unit2|memory[1][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~212_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][6]~3_combout\,
	datac => \Unit1|unit2|memory~212_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][6]~2_combout\);

-- Location: LCCOMB_X102_Y40_N20
\Unit1|unit2|memory~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~213_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(38))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(38),
	datad => \Unit1|unit2|memory[1][2][6]~2_combout\,
	combout => \Unit1|unit2|memory~213_combout\);

-- Location: LCCOMB_X102_Y40_N12
\Unit1|unit2|memory[1][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~213_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][6]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~213_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][6]~1_combout\);

-- Location: LCCOMB_X103_Y40_N30
\Unit1|unit2|memory[1][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[1][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[1][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][6]~4_combout\);

-- Location: FF_X102_Y40_N23
\Unit1|unit2|memory[1][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][6]~_emulated_q\);

-- Location: LCCOMB_X102_Y40_N22
\Unit1|unit2|memory[1][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][6]~3_combout\ = \Unit1|unit2|memory[1][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][6]~3_combout\);

-- Location: LCCOMB_X102_Y40_N8
\Unit1|unit2|memory[1][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~213_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~213_combout\,
	datab => \Unit1|unit2|memory[1][2][6]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][6]~2_combout\);

-- Location: LCCOMB_X103_Y40_N26
\Unit1|unit2|memory~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~214_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(6)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][6]~2_combout\,
	datac => \Unit1|data_block\(6),
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~214_combout\);

-- Location: LCCOMB_X103_Y40_N18
\Unit1|unit2|memory[1][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~214_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][0][6]~1_combout\,
	datac => \Unit1|unit2|memory~214_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][6]~1_combout\);

-- Location: LCCOMB_X103_Y40_N24
\Unit1|unit2|memory[1][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[1][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[1][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][6]~4_combout\);

-- Location: FF_X103_Y40_N1
\Unit1|unit2|memory[1][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][6]~_emulated_q\);

-- Location: LCCOMB_X103_Y40_N0
\Unit1|unit2|memory[1][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][6]~3_combout\ = \Unit1|unit2|memory[1][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][6]~3_combout\);

-- Location: LCCOMB_X103_Y40_N6
\Unit1|unit2|memory[1][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~214_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~214_combout\,
	datac => \Unit1|unit2|memory[1][0][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][6]~2_combout\);

-- Location: LCCOMB_X102_Y40_N0
\Unit1|unit2|Mux137~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~12_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[1][2][6]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[1][0][6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[1][2][6]~2_combout\,
	datad => \Unit1|unit2|memory[1][0][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~12_combout\);

-- Location: LCCOMB_X99_Y37_N2
\Unit1|unit2|Mux137~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux137~12_combout\ & (\Unit1|unit2|memory[1][3][6]~2_combout\)) # (!\Unit1|unit2|Mux137~12_combout\ & ((\Unit1|unit2|memory[1][1][6]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux137~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][3][6]~2_combout\,
	datac => \Unit1|unit2|memory[1][1][6]~2_combout\,
	datad => \Unit1|unit2|Mux137~12_combout\,
	combout => \Unit1|unit2|Mux137~13_combout\);

-- Location: LCCOMB_X99_Y37_N28
\Unit1|unit2|Mux137~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~16_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\Unit1|unit2|Mux137~13_combout\))) # (!\address[2]~input_o\ & (\Unit1|unit2|Mux137~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux137~15_combout\,
	datad => \Unit1|unit2|Mux137~13_combout\,
	combout => \Unit1|unit2|Mux137~16_combout\);

-- Location: LCCOMB_X99_Y37_N22
\Unit1|unit2|Mux137~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux137~16_combout\ & (\Unit1|unit2|Mux137~18_combout\)) # (!\Unit1|unit2|Mux137~16_combout\ & ((\Unit1|unit2|Mux137~11_combout\))))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux137~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux137~18_combout\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux137~11_combout\,
	datad => \Unit1|unit2|Mux137~16_combout\,
	combout => \Unit1|unit2|Mux137~19_combout\);

-- Location: LCCOMB_X94_Y33_N14
\Unit1|unit2|memory~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~207_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(54))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][3][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(54),
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][3][6]~2_combout\,
	combout => \Unit1|unit2|memory~207_combout\);

-- Location: LCCOMB_X94_Y33_N20
\Unit1|unit2|memory[7][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~207_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][6]~1_combout\,
	datac => \Unit1|unit2|memory~207_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][6]~1_combout\);

-- Location: LCCOMB_X94_Y33_N4
\Unit1|unit2|memory[7][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[7][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[7][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][6]~4_combout\);

-- Location: FF_X94_Y33_N17
\Unit1|unit2|memory[7][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][6]~_emulated_q\);

-- Location: LCCOMB_X94_Y33_N16
\Unit1|unit2|memory[7][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][6]~3_combout\ = \Unit1|unit2|memory[7][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][6]~3_combout\);

-- Location: LCCOMB_X94_Y33_N22
\Unit1|unit2|memory[7][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~207_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][3][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[7][3][6]~3_combout\,
	datad => \Unit1|unit2|memory~207_combout\,
	combout => \Unit1|unit2|memory[7][3][6]~2_combout\);

-- Location: LCCOMB_X98_Y41_N4
\Unit1|unit2|memory~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~204_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(22))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(22),
	datac => \Unit1|unit2|memory[7][1][6]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~204_combout\);

-- Location: LCCOMB_X98_Y41_N10
\Unit1|unit2|memory[7][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~204_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~204_combout\,
	datac => \Unit1|unit2|memory[7][1][6]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][6]~1_combout\);

-- Location: LCCOMB_X98_Y41_N30
\Unit1|unit2|memory[7][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][6]~4_combout\ = \Unit1|unit2|memory[7][1][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[7][1][6]~4_combout\);

-- Location: FF_X98_Y41_N21
\Unit1|unit2|memory[7][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][6]~_emulated_q\);

-- Location: LCCOMB_X98_Y41_N20
\Unit1|unit2|memory[7][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][6]~3_combout\ = \Unit1|unit2|memory[7][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][6]~3_combout\);

-- Location: LCCOMB_X98_Y41_N22
\Unit1|unit2|memory[7][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~204_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][6]~3_combout\,
	datab => \Unit1|unit2|memory~204_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][1][6]~2_combout\);

-- Location: LCCOMB_X98_Y37_N14
\Unit1|unit2|memory~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~206_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(6)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][6]~2_combout\,
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(6),
	combout => \Unit1|unit2|memory~206_combout\);

-- Location: LCCOMB_X98_Y37_N0
\Unit1|unit2|memory[7][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~206_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][0][6]~1_combout\,
	datac => \Unit1|unit2|memory~206_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][6]~1_combout\);

-- Location: LCCOMB_X98_Y37_N4
\Unit1|unit2|memory[7][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][6]~4_combout\ = \Unit1|unit2|memory[7][0][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[7][0][6]~4_combout\);

-- Location: FF_X98_Y37_N21
\Unit1|unit2|memory[7][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][6]~_emulated_q\);

-- Location: LCCOMB_X98_Y37_N20
\Unit1|unit2|memory[7][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][6]~3_combout\ = \Unit1|unit2|memory[7][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][6]~3_combout\);

-- Location: LCCOMB_X98_Y37_N30
\Unit1|unit2|memory[7][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~206_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~206_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][0][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][6]~2_combout\);

-- Location: LCCOMB_X101_Y38_N12
\Unit1|unit2|memory~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~205_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(38)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][2][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][2][6]~2_combout\,
	datad => \Unit1|data_block\(38),
	combout => \Unit1|unit2|memory~205_combout\);

-- Location: LCCOMB_X101_Y38_N2
\Unit1|unit2|memory[7][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~205_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][6]~1_combout\,
	datac => \Unit1|unit2|memory~205_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][6]~1_combout\);

-- Location: LCCOMB_X101_Y38_N14
\Unit1|unit2|memory[7][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[7][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[7][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][6]~4_combout\);

-- Location: FF_X101_Y38_N19
\Unit1|unit2|memory[7][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][6]~_emulated_q\);

-- Location: LCCOMB_X101_Y38_N18
\Unit1|unit2|memory[7][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][6]~3_combout\ = \Unit1|unit2|memory[7][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][6]~3_combout\);

-- Location: LCCOMB_X101_Y38_N8
\Unit1|unit2|memory[7][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~205_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~205_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][2][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][6]~2_combout\);

-- Location: LCCOMB_X98_Y37_N12
\Unit1|unit2|Mux137~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[7][2][6]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][0][6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][0][6]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~7_combout\);

-- Location: LCCOMB_X98_Y37_N26
\Unit1|unit2|Mux137~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux137~7_combout\ & (\Unit1|unit2|memory[7][3][6]~2_combout\)) # (!\Unit1|unit2|Mux137~7_combout\ & ((\Unit1|unit2|memory[7][1][6]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux137~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][6]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][1][6]~2_combout\,
	datad => \Unit1|unit2|Mux137~7_combout\,
	combout => \Unit1|unit2|Mux137~8_combout\);

-- Location: LCCOMB_X95_Y33_N2
\Unit1|unit2|memory~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~196_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(38)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][6]~2_combout\,
	datab => \Unit1|data_block\(38),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~196_combout\);

-- Location: LCCOMB_X95_Y33_N0
\Unit1|unit2|memory[6][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~196_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][2][6]~1_combout\,
	datac => \Unit1|unit2|memory~196_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][6]~1_combout\);

-- Location: LCCOMB_X95_Y33_N16
\Unit1|unit2|memory[6][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][6]~4_combout\ = \Unit1|unit2|memory[6][2][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][2][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[6][2][6]~4_combout\);

-- Location: FF_X95_Y33_N25
\Unit1|unit2|memory[6][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][6]~_emulated_q\);

-- Location: LCCOMB_X95_Y33_N24
\Unit1|unit2|memory[6][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][6]~3_combout\ = \Unit1|unit2|memory[6][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][6]~3_combout\);

-- Location: LCCOMB_X95_Y33_N26
\Unit1|unit2|memory[6][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~196_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~196_combout\,
	datac => \Unit1|unit2|memory[6][2][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][2][6]~2_combout\);

-- Location: LCCOMB_X91_Y37_N4
\Unit1|unit2|memory~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~198_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(6))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][0][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(6),
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|unit2|memory[6][0][6]~2_combout\,
	combout => \Unit1|unit2|memory~198_combout\);

-- Location: LCCOMB_X91_Y37_N10
\Unit1|unit2|memory[6][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~198_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][6]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~198_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][6]~1_combout\);

-- Location: LCCOMB_X91_Y37_N22
\Unit1|unit2|memory[6][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][6]~4_combout\ = \Unit1|unit2|memory[6][0][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[6][0][6]~4_combout\);

-- Location: FF_X91_Y37_N3
\Unit1|unit2|memory[6][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][6]~_emulated_q\);

-- Location: LCCOMB_X91_Y37_N2
\Unit1|unit2|memory[6][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][6]~3_combout\ = \Unit1|unit2|memory[6][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][6]~3_combout\);

-- Location: LCCOMB_X91_Y37_N24
\Unit1|unit2|memory[6][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~198_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~198_combout\,
	datac => \Unit1|unit2|memory[6][0][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][6]~2_combout\);

-- Location: LCCOMB_X98_Y41_N26
\Unit1|unit2|memory~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~197_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(22)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|unit2|memory[6][1][6]~2_combout\,
	datac => \Unit1|data_block\(22),
	combout => \Unit1|unit2|memory~197_combout\);

-- Location: LCCOMB_X98_Y41_N18
\Unit1|unit2|memory[6][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~197_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~197_combout\,
	datac => \Unit1|unit2|memory[6][1][6]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][6]~1_combout\);

-- Location: LCCOMB_X98_Y41_N8
\Unit1|unit2|memory[6][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][6]~4_combout\ = \Unit1|unit2|memory[6][1][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[6][1][6]~4_combout\);

-- Location: FF_X98_Y41_N17
\Unit1|unit2|memory[6][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][6]~_emulated_q\);

-- Location: LCCOMB_X98_Y41_N16
\Unit1|unit2|memory[6][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][6]~3_combout\ = \Unit1|unit2|memory[6][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][6]~3_combout\);

-- Location: LCCOMB_X98_Y41_N14
\Unit1|unit2|memory[6][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~197_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~197_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][1][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][6]~2_combout\);

-- Location: LCCOMB_X99_Y37_N14
\Unit1|unit2|Mux137~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~2_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\) # (\Unit1|unit2|memory[6][1][6]~2_combout\)))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][6]~2_combout\ & (!\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[6][0][6]~2_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[6][1][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~2_combout\);

-- Location: LCCOMB_X110_Y41_N2
\Unit1|unit2|memory~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~199_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(54))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][3][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(54),
	datac => \Unit1|unit2|memory[6][3][6]~2_combout\,
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~199_combout\);

-- Location: LCCOMB_X110_Y41_N18
\Unit1|unit2|memory[6][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~199_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~199_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][6]~1_combout\);

-- Location: LCCOMB_X110_Y41_N12
\Unit1|unit2|memory[6][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][6]~4_combout\ = \Unit1|unit2|memory[6][3][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[6][3][6]~4_combout\);

-- Location: FF_X110_Y41_N1
\Unit1|unit2|memory[6][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][6]~_emulated_q\);

-- Location: LCCOMB_X110_Y41_N0
\Unit1|unit2|memory[6][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][6]~3_combout\ = \Unit1|unit2|memory[6][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][6]~3_combout\);

-- Location: LCCOMB_X110_Y41_N22
\Unit1|unit2|memory[6][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~199_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~199_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[6][3][6]~3_combout\,
	combout => \Unit1|unit2|memory[6][3][6]~2_combout\);

-- Location: LCCOMB_X99_Y37_N8
\Unit1|unit2|Mux137~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux137~2_combout\ & ((\Unit1|unit2|memory[6][3][6]~2_combout\))) # (!\Unit1|unit2|Mux137~2_combout\ & (\Unit1|unit2|memory[6][2][6]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux137~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[6][2][6]~2_combout\,
	datac => \Unit1|unit2|Mux137~2_combout\,
	datad => \Unit1|unit2|memory[6][3][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~3_combout\);

-- Location: LCCOMB_X95_Y33_N30
\Unit1|unit2|memory~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~200_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(38))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][2][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|data_block\(38),
	datac => \Unit1|unit2|memory[4][2][6]~2_combout\,
	combout => \Unit1|unit2|memory~200_combout\);

-- Location: LCCOMB_X95_Y33_N6
\Unit1|unit2|memory[4][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~200_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][6]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~200_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][6]~1_combout\);

-- Location: LCCOMB_X95_Y33_N8
\Unit1|unit2|memory[4][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][6]~4_combout\ = \Unit1|unit2|memory[4][2][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[4][2][6]~4_combout\);

-- Location: FF_X95_Y33_N21
\Unit1|unit2|memory[4][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][6]~_emulated_q\);

-- Location: LCCOMB_X95_Y33_N20
\Unit1|unit2|memory[4][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][6]~3_combout\ = \Unit1|unit2|memory[4][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][6]~3_combout\);

-- Location: LCCOMB_X95_Y33_N14
\Unit1|unit2|memory[4][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~200_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~200_combout\,
	datab => \Unit1|unit2|memory[4][2][6]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][2][6]~2_combout\);

-- Location: LCCOMB_X111_Y37_N14
\Unit1|unit2|memory~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~203_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(54))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(54),
	datac => \Unit1|unit2|memory[4][3][6]~2_combout\,
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~203_combout\);

-- Location: LCCOMB_X111_Y37_N28
\Unit1|unit2|memory[4][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~203_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][3][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~203_combout\,
	datab => \Unit1|unit2|memory[4][3][6]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][6]~1_combout\);

-- Location: LCCOMB_X111_Y37_N16
\Unit1|unit2|memory[4][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][6]~4_combout\ = \Unit1|unit2|memory[4][3][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][3][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[4][3][6]~4_combout\);

-- Location: FF_X111_Y37_N1
\Unit1|unit2|memory[4][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][6]~_emulated_q\);

-- Location: LCCOMB_X111_Y37_N0
\Unit1|unit2|memory[4][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][6]~3_combout\ = \Unit1|unit2|memory[4][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][6]~3_combout\);

-- Location: LCCOMB_X111_Y37_N26
\Unit1|unit2|memory[4][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~203_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~203_combout\,
	datac => \Unit1|unit2|memory[4][3][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][6]~2_combout\);

-- Location: LCCOMB_X98_Y41_N12
\Unit1|unit2|memory~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~201_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(22))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][1][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(22),
	datab => \Unit1|unit2|memory[4][1][6]~2_combout\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~201_combout\);

-- Location: LCCOMB_X98_Y41_N28
\Unit1|unit2|memory[4][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~201_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][6]~1_combout\,
	datac => \Unit1|unit2|memory~201_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][6]~1_combout\);

-- Location: LCCOMB_X99_Y38_N4
\Unit1|unit2|memory[4][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[4][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[4][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][6]~4_combout\);

-- Location: FF_X99_Y38_N17
\Unit1|unit2|memory[4][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][6]~_emulated_q\);

-- Location: LCCOMB_X99_Y38_N16
\Unit1|unit2|memory[4][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][6]~3_combout\ = \Unit1|unit2|memory[4][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][6]~3_combout\);

-- Location: LCCOMB_X99_Y38_N30
\Unit1|unit2|memory[4][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~201_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][1][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][6]~3_combout\,
	datab => \Unit1|unit2|memory~201_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][6]~2_combout\);

-- Location: LCCOMB_X106_Y39_N14
\Unit1|unit2|memory~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~202_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(6))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][0][6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(6),
	datad => \Unit1|unit2|memory[4][0][6]~2_combout\,
	combout => \Unit1|unit2|memory~202_combout\);

-- Location: LCCOMB_X106_Y39_N2
\Unit1|unit2|memory[4][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~202_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~202_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][0][6]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][6]~1_combout\);

-- Location: LCCOMB_X106_Y39_N4
\Unit1|unit2|memory[4][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][6]~4_combout\ = \Unit1|unit2|memory[4][0][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[4][0][6]~4_combout\);

-- Location: FF_X106_Y39_N31
\Unit1|unit2|memory[4][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][6]~_emulated_q\);

-- Location: LCCOMB_X106_Y39_N30
\Unit1|unit2|memory[4][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][6]~3_combout\ = \Unit1|unit2|memory[4][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][6]~3_combout\);

-- Location: LCCOMB_X106_Y39_N16
\Unit1|unit2|memory[4][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~202_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][0][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][6]~3_combout\,
	datab => \Unit1|unit2|memory~202_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][6]~2_combout\);

-- Location: LCCOMB_X99_Y37_N6
\Unit1|unit2|Mux137~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[4][1][6]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[4][0][6]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][1][6]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~4_combout\);

-- Location: LCCOMB_X99_Y37_N24
\Unit1|unit2|Mux137~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux137~4_combout\ & ((\Unit1|unit2|memory[4][3][6]~2_combout\))) # (!\Unit1|unit2|Mux137~4_combout\ & (\Unit1|unit2|memory[4][2][6]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux137~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[4][2][6]~2_combout\,
	datac => \Unit1|unit2|memory[4][3][6]~2_combout\,
	datad => \Unit1|unit2|Mux137~4_combout\,
	combout => \Unit1|unit2|Mux137~5_combout\);

-- Location: LCCOMB_X99_Y37_N30
\Unit1|unit2|Mux137~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~6_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\Unit1|unit2|Mux137~3_combout\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & ((\Unit1|unit2|Mux137~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux137~3_combout\,
	datad => \Unit1|unit2|Mux137~5_combout\,
	combout => \Unit1|unit2|Mux137~6_combout\);

-- Location: LCCOMB_X100_Y40_N28
\Unit1|unit2|memory~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~195_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(54)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][6]~2_combout\,
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(54),
	combout => \Unit1|unit2|memory~195_combout\);

-- Location: LCCOMB_X100_Y40_N10
\Unit1|unit2|memory[5][3][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~195_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][6]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~195_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][6]~1_combout\);

-- Location: LCCOMB_X100_Y40_N22
\Unit1|unit2|memory[5][3][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][6]~4_combout\ = \Unit1|unit2|memory[5][3][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[5][3][6]~4_combout\);

-- Location: FF_X100_Y40_N17
\Unit1|unit2|memory[5][3][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][6]~_emulated_q\);

-- Location: LCCOMB_X100_Y40_N16
\Unit1|unit2|memory[5][3][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][6]~3_combout\ = \Unit1|unit2|memory[5][3][6]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][6]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][6]~3_combout\);

-- Location: LCCOMB_X100_Y40_N6
\Unit1|unit2|memory[5][3][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~195_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][6]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~195_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][3][6]~2_combout\);

-- Location: LCCOMB_X100_Y40_N8
\Unit1|unit2|memory~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~192_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(22)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][1][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][6]~2_combout\,
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(22),
	combout => \Unit1|unit2|memory~192_combout\);

-- Location: LCCOMB_X100_Y40_N24
\Unit1|unit2|memory[5][1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~192_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][1][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~192_combout\,
	datab => \Unit1|unit2|memory[5][1][6]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][6]~1_combout\);

-- Location: LCCOMB_X100_Y40_N30
\Unit1|unit2|memory[5][1][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][6]~4_combout\ = \Unit1|unit2|memory[5][1][6]~1_combout\ $ (\Unit1|tempDataIn\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][1][6]~1_combout\,
	datad => \Unit1|tempDataIn\(6),
	combout => \Unit1|unit2|memory[5][1][6]~4_combout\);

-- Location: FF_X100_Y40_N5
\Unit1|unit2|memory[5][1][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][6]~_emulated_q\);

-- Location: LCCOMB_X100_Y40_N4
\Unit1|unit2|memory[5][1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][6]~3_combout\ = \Unit1|unit2|memory[5][1][6]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][6]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][6]~3_combout\);

-- Location: LCCOMB_X100_Y40_N26
\Unit1|unit2|memory[5][1][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~192_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][1][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][6]~3_combout\,
	datab => \Unit1|unit2|memory~192_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][6]~2_combout\);

-- Location: LCCOMB_X101_Y40_N18
\Unit1|unit2|memory~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~193_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(38)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][2][6]~2_combout\,
	datad => \Unit1|data_block\(38),
	combout => \Unit1|unit2|memory~193_combout\);

-- Location: LCCOMB_X101_Y40_N0
\Unit1|unit2|memory[5][2][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~193_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][6]~1_combout\,
	datac => \Unit1|unit2|memory~193_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][6]~1_combout\);

-- Location: LCCOMB_X101_Y40_N8
\Unit1|unit2|memory[5][2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[5][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(6),
	datac => \Unit1|unit2|memory[5][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][6]~4_combout\);

-- Location: FF_X101_Y40_N29
\Unit1|unit2|memory[5][2][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][6]~_emulated_q\);

-- Location: LCCOMB_X101_Y40_N28
\Unit1|unit2|memory[5][2][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][6]~3_combout\ = \Unit1|unit2|memory[5][2][6]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][6]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][6]~3_combout\);

-- Location: LCCOMB_X101_Y40_N10
\Unit1|unit2|memory[5][2][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~193_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~193_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][2][6]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][2][6]~2_combout\);

-- Location: LCCOMB_X103_Y40_N12
\Unit1|unit2|memory~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~194_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(6)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][0][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][6]~2_combout\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(6),
	combout => \Unit1|unit2|memory~194_combout\);

-- Location: LCCOMB_X103_Y40_N28
\Unit1|unit2|memory[5][0][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][6]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~194_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~194_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[5][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][6]~1_combout\);

-- Location: LCCOMB_X96_Y40_N28
\Unit1|unit2|memory[5][0][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][6]~4_combout\ = \Unit1|tempDataIn\(6) $ (\Unit1|unit2|memory[5][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(6),
	datad => \Unit1|unit2|memory[5][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][6]~4_combout\);

-- Location: FF_X96_Y40_N9
\Unit1|unit2|memory[5][0][6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][6]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][6]~_emulated_q\);

-- Location: LCCOMB_X96_Y40_N8
\Unit1|unit2|memory[5][0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][6]~3_combout\ = \Unit1|unit2|memory[5][0][6]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][6]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][6]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][6]~3_combout\);

-- Location: LCCOMB_X96_Y40_N6
\Unit1|unit2|memory[5][0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][6]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~194_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][0][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][6]~3_combout\,
	datab => \Unit1|unit2|memory~194_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][6]~2_combout\);

-- Location: LCCOMB_X100_Y40_N12
\Unit1|unit2|Mux137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][6]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[5][0][6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][2][6]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][6]~2_combout\,
	combout => \Unit1|unit2|Mux137~0_combout\);

-- Location: LCCOMB_X100_Y40_N2
\Unit1|unit2|Mux137~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux137~0_combout\ & (\Unit1|unit2|memory[5][3][6]~2_combout\)) # (!\Unit1|unit2|Mux137~0_combout\ & ((\Unit1|unit2|memory[5][1][6]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux137~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][6]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][1][6]~2_combout\,
	datad => \Unit1|unit2|Mux137~0_combout\,
	combout => \Unit1|unit2|Mux137~1_combout\);

-- Location: LCCOMB_X99_Y37_N12
\Unit1|unit2|Mux137~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux137~6_combout\ & (\Unit1|unit2|Mux137~8_combout\)) # (!\Unit1|unit2|Mux137~6_combout\ & ((\Unit1|unit2|Mux137~1_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux137~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux137~8_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux137~6_combout\,
	datad => \Unit1|unit2|Mux137~1_combout\,
	combout => \Unit1|unit2|Mux137~9_combout\);

-- Location: LCCOMB_X99_Y37_N20
\Unit1|unit2|Mux137~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux137~20_combout\ = (\address[4]~input_o\ & ((\Unit1|unit2|Mux137~9_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit2|Mux137~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux137~19_combout\,
	datad => \Unit1|unit2|Mux137~9_combout\,
	combout => \Unit1|unit2|Mux137~20_combout\);

-- Location: FF_X99_Y37_N21
\Unit1|unit2|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux137~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(6));

-- Location: LCCOMB_X99_Y28_N24
\Unit1|data_out_cpu[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[6]~feeder_combout\ = \Unit1|unit2|data_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|data_out\(6),
	combout => \Unit1|data_out_cpu[6]~feeder_combout\);

-- Location: FF_X99_Y28_N25
\Unit1|data_out_cpu[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[6]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(6));

-- Location: LCCOMB_X107_Y28_N30
\data_out[6]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[6]~reg0feeder_combout\ = \Unit1|data_out_cpu\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(6),
	combout => \data_out[6]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N31
\data_out[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[6]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[6]~reg0_q\);

-- Location: LCCOMB_X103_Y40_N20
\Unit1|data_block[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[7]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(7),
	combout => \Unit1|data_block[7]~feeder_combout\);

-- Location: FF_X103_Y40_N21
\Unit1|data_block[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[7]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(7));

-- Location: LCCOMB_X94_Y39_N16
\Unit1|unit2|memory~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~254_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(7)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][0][7]~2_combout\,
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(7),
	combout => \Unit1|unit2|memory~254_combout\);

-- Location: IOIBUF_X115_Y18_N8
\data_in[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(7),
	o => \data_in[7]~input_o\);

-- Location: FF_X111_Y34_N27
\Unit1|tempDataIn[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(7));

-- Location: LCCOMB_X94_Y39_N24
\Unit1|unit2|memory[3][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~254_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][7]~1_combout\,
	datac => \Unit1|unit2|memory~254_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][7]~1_combout\);

-- Location: LCCOMB_X94_Y39_N30
\Unit1|unit2|memory[3][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[3][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[3][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][7]~4_combout\);

-- Location: FF_X94_Y39_N27
\Unit1|unit2|memory[3][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][7]~_emulated_q\);

-- Location: LCCOMB_X94_Y39_N26
\Unit1|unit2|memory[3][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][7]~3_combout\ = \Unit1|unit2|memory[3][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][7]~3_combout\);

-- Location: LCCOMB_X94_Y39_N8
\Unit1|unit2|memory[3][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~254_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~254_combout\,
	datac => \Unit1|unit2|memory[3][0][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][7]~2_combout\);

-- Location: FF_X103_Y40_N31
\Unit1|data_block[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(39),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(39));

-- Location: LCCOMB_X94_Y39_N20
\Unit1|unit2|memory~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~253_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(39))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(39),
	datad => \Unit1|unit2|memory[3][2][7]~2_combout\,
	combout => \Unit1|unit2|memory~253_combout\);

-- Location: LCCOMB_X94_Y39_N18
\Unit1|unit2|memory[3][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~253_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][7]~1_combout\,
	datac => \Unit1|unit2|memory~253_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][7]~1_combout\);

-- Location: LCCOMB_X94_Y39_N14
\Unit1|unit2|memory[3][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[3][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[3][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][7]~4_combout\);

-- Location: FF_X94_Y39_N23
\Unit1|unit2|memory[3][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][7]~_emulated_q\);

-- Location: LCCOMB_X94_Y39_N22
\Unit1|unit2|memory[3][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][7]~3_combout\ = \Unit1|unit2|memory[3][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][7]~3_combout\);

-- Location: LCCOMB_X94_Y39_N0
\Unit1|unit2|memory[3][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~253_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~253_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][2][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][7]~2_combout\);

-- Location: LCCOMB_X94_Y39_N4
\Unit1|unit2|Mux136~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~17_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[3][2][7]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[3][0][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[3][0][7]~2_combout\,
	datad => \Unit1|unit2|memory[3][2][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~17_combout\);

-- Location: FF_X105_Y40_N9
\Unit1|data_block[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(55),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(55));

-- Location: LCCOMB_X108_Y39_N12
\Unit1|unit2|memory~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~255_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(55)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][7]~2_combout\,
	datac => \Unit1|data_block\(55),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~255_combout\);

-- Location: LCCOMB_X108_Y39_N18
\Unit1|unit2|memory[3][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~255_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~255_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][3][7]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][7]~1_combout\);

-- Location: LCCOMB_X108_Y39_N22
\Unit1|unit2|memory[3][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[3][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(7),
	datac => \Unit1|unit2|memory[3][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][7]~4_combout\);

-- Location: FF_X108_Y39_N17
\Unit1|unit2|memory[3][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][7]~_emulated_q\);

-- Location: LCCOMB_X108_Y39_N16
\Unit1|unit2|memory[3][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][7]~3_combout\ = \Unit1|unit2|memory[3][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][7]~3_combout\);

-- Location: LCCOMB_X108_Y39_N26
\Unit1|unit2|memory[3][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~255_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~255_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[3][3][7]~3_combout\,
	combout => \Unit1|unit2|memory[3][3][7]~2_combout\);

-- Location: FF_X99_Y40_N9
\Unit1|data_block[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(23));

-- Location: LCCOMB_X98_Y36_N22
\Unit1|unit2|memory~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~252_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(23))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][1][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(23),
	datac => \Unit1|unit2|memory[3][1][7]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~252_combout\);

-- Location: LCCOMB_X98_Y36_N6
\Unit1|unit2|memory[3][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~252_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][7]~1_combout\,
	datac => \Unit1|unit2|memory~252_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][7]~1_combout\);

-- Location: LCCOMB_X98_Y36_N12
\Unit1|unit2|memory[3][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][7]~4_combout\ = \Unit1|unit2|memory[3][1][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[3][1][7]~4_combout\);

-- Location: FF_X98_Y36_N17
\Unit1|unit2|memory[3][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][7]~_emulated_q\);

-- Location: LCCOMB_X98_Y36_N16
\Unit1|unit2|memory[3][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][7]~3_combout\ = \Unit1|unit2|memory[3][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][7]~3_combout\);

-- Location: LCCOMB_X98_Y36_N26
\Unit1|unit2|memory[3][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~252_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][1][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][7]~3_combout\,
	datac => \Unit1|unit2|memory~252_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][7]~2_combout\);

-- Location: LCCOMB_X94_Y39_N2
\Unit1|unit2|Mux136~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux136~17_combout\ & (\Unit1|unit2|memory[3][3][7]~2_combout\)) # (!\Unit1|unit2|Mux136~17_combout\ & ((\Unit1|unit2|memory[3][1][7]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (\Unit1|unit2|Mux136~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|Mux136~17_combout\,
	datac => \Unit1|unit2|memory[3][3][7]~2_combout\,
	datad => \Unit1|unit2|memory[3][1][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~18_combout\);

-- Location: LCCOMB_X91_Y39_N12
\Unit1|unit2|memory~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~240_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(39)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][2][7]~2_combout\,
	datad => \Unit1|data_block\(39),
	combout => \Unit1|unit2|memory~240_combout\);

-- Location: LCCOMB_X91_Y39_N18
\Unit1|unit2|memory[2][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~240_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][7]~1_combout\,
	datac => \Unit1|unit2|memory~240_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][7]~1_combout\);

-- Location: LCCOMB_X91_Y39_N22
\Unit1|unit2|memory[2][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[2][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(7),
	datac => \Unit1|unit2|memory[2][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][7]~4_combout\);

-- Location: FF_X91_Y39_N29
\Unit1|unit2|memory[2][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][7]~_emulated_q\);

-- Location: LCCOMB_X91_Y39_N28
\Unit1|unit2|memory[2][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][7]~3_combout\ = \Unit1|unit2|memory[2][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][7]~3_combout\);

-- Location: LCCOMB_X91_Y39_N30
\Unit1|unit2|memory[2][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~240_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~240_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][2][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][7]~2_combout\);

-- Location: LCCOMB_X94_Y40_N20
\Unit1|unit2|memory~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~243_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(55))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][3][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datab => \Unit1|data_block\(55),
	datad => \Unit1|unit2|memory[2][3][7]~2_combout\,
	combout => \Unit1|unit2|memory~243_combout\);

-- Location: LCCOMB_X94_Y40_N6
\Unit1|unit2|memory[2][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~243_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][7]~1_combout\,
	datac => \Unit1|unit2|memory~243_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][7]~1_combout\);

-- Location: LCCOMB_X94_Y40_N10
\Unit1|unit2|memory[2][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][7]~4_combout\ = \Unit1|unit2|memory[2][3][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[2][3][7]~4_combout\);

-- Location: FF_X94_Y40_N15
\Unit1|unit2|memory[2][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][7]~_emulated_q\);

-- Location: LCCOMB_X94_Y40_N14
\Unit1|unit2|memory[2][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][7]~3_combout\ = \Unit1|unit2|memory[2][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][7]~3_combout\);

-- Location: LCCOMB_X94_Y40_N28
\Unit1|unit2|memory[2][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~243_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][3][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][7]~3_combout\,
	datab => \Unit1|unit2|memory~243_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][3][7]~2_combout\);

-- Location: LCCOMB_X91_Y36_N24
\Unit1|unit2|memory~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~242_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(7)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][7]~2_combout\,
	datac => \Unit1|data_block\(7),
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~242_combout\);

-- Location: LCCOMB_X91_Y36_N2
\Unit1|unit2|memory[2][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~242_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][0][7]~1_combout\,
	datac => \Unit1|unit2|memory~242_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][7]~1_combout\);

-- Location: LCCOMB_X91_Y36_N30
\Unit1|unit2|memory[2][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][7]~4_combout\ = \Unit1|unit2|memory[2][0][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[2][0][7]~4_combout\);

-- Location: FF_X91_Y36_N5
\Unit1|unit2|memory[2][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][7]~_emulated_q\);

-- Location: LCCOMB_X91_Y36_N4
\Unit1|unit2|memory[2][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][7]~3_combout\ = \Unit1|unit2|memory[2][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][7]~3_combout\);

-- Location: LCCOMB_X91_Y36_N14
\Unit1|unit2|memory[2][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~242_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~242_combout\,
	datab => \Unit1|unit2|memory[2][0][7]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][7]~2_combout\);

-- Location: LCCOMB_X91_Y36_N8
\Unit1|unit2|memory~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~241_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(23))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][1][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|data_block\(23),
	datad => \Unit1|unit2|memory[2][1][7]~2_combout\,
	combout => \Unit1|unit2|memory~241_combout\);

-- Location: LCCOMB_X91_Y36_N28
\Unit1|unit2|memory[2][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~241_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~241_combout\,
	datab => \Unit1|unit2|memory[2][1][7]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][7]~1_combout\);

-- Location: LCCOMB_X91_Y36_N22
\Unit1|unit2|memory[2][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][7]~4_combout\ = \Unit1|unit2|memory[2][1][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][1][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[2][1][7]~4_combout\);

-- Location: FF_X91_Y36_N23
\Unit1|unit2|memory[2][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[2][1][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][7]~_emulated_q\);

-- Location: LCCOMB_X91_Y36_N12
\Unit1|unit2|memory[2][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][7]~3_combout\ = \Unit1|unit2|memory[2][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][7]~3_combout\);

-- Location: LCCOMB_X91_Y36_N10
\Unit1|unit2|memory[2][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~241_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~241_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][1][7]~2_combout\);

-- Location: LCCOMB_X91_Y36_N20
\Unit1|unit2|Mux136~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[2][1][7]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[2][0][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][0][7]~2_combout\,
	datad => \Unit1|unit2|memory[2][1][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~10_combout\);

-- Location: LCCOMB_X98_Y39_N14
\Unit1|unit2|Mux136~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux136~10_combout\ & ((\Unit1|unit2|memory[2][3][7]~2_combout\))) # (!\Unit1|unit2|Mux136~10_combout\ & (\Unit1|unit2|memory[2][2][7]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux136~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][7]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][3][7]~2_combout\,
	datad => \Unit1|unit2|Mux136~10_combout\,
	combout => \Unit1|unit2|Mux136~11_combout\);

-- Location: LCCOMB_X105_Y40_N6
\Unit1|unit2|memory~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~251_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(55))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][3][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(55),
	datac => \Unit1|unit2|memory[0][3][7]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~251_combout\);

-- Location: LCCOMB_X105_Y40_N24
\Unit1|unit2|memory[0][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~251_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~251_combout\,
	datac => \Unit1|unit2|memory[0][3][7]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][7]~1_combout\);

-- Location: LCCOMB_X105_Y40_N4
\Unit1|unit2|memory[0][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][7]~4_combout\ = \Unit1|unit2|memory[0][3][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[0][3][7]~4_combout\);

-- Location: FF_X105_Y40_N21
\Unit1|unit2|memory[0][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][7]~_emulated_q\);

-- Location: LCCOMB_X105_Y40_N20
\Unit1|unit2|memory[0][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][7]~3_combout\ = \Unit1|unit2|memory[0][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][7]~3_combout\);

-- Location: LCCOMB_X105_Y40_N30
\Unit1|unit2|memory[0][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~251_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~251_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][3][7]~3_combout\,
	combout => \Unit1|unit2|memory[0][3][7]~2_combout\);

-- Location: LCCOMB_X107_Y39_N12
\Unit1|unit2|memory~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~250_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(7)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][7]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(7),
	combout => \Unit1|unit2|memory~250_combout\);

-- Location: LCCOMB_X107_Y39_N16
\Unit1|unit2|memory[0][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~250_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][0][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~250_combout\,
	datab => \Unit1|unit2|memory[0][0][7]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][7]~1_combout\);

-- Location: LCCOMB_X97_Y39_N0
\Unit1|unit2|memory[0][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][7]~4_combout\ = \Unit1|unit2|memory[0][0][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[0][0][7]~4_combout\);

-- Location: FF_X98_Y39_N1
\Unit1|unit2|memory[0][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][7]~_emulated_q\);

-- Location: LCCOMB_X98_Y39_N0
\Unit1|unit2|memory[0][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][7]~3_combout\ = \Unit1|unit2|memory[0][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][7]~3_combout\);

-- Location: LCCOMB_X98_Y39_N2
\Unit1|unit2|memory[0][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~250_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][7]~3_combout\,
	datab => \Unit1|unit2|memory~250_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][0][7]~2_combout\);

-- Location: LCCOMB_X99_Y40_N6
\Unit1|unit2|memory~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~249_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(23)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][7]~2_combout\,
	datab => \Unit1|data_block\(23),
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~249_combout\);

-- Location: LCCOMB_X99_Y40_N20
\Unit1|unit2|memory[0][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~249_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][7]~1_combout\,
	datac => \Unit1|unit2|memory~249_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][7]~1_combout\);

-- Location: LCCOMB_X99_Y40_N8
\Unit1|unit2|memory[0][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[0][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[0][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][7]~4_combout\);

-- Location: FF_X99_Y40_N19
\Unit1|unit2|memory[0][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][7]~_emulated_q\);

-- Location: LCCOMB_X99_Y40_N18
\Unit1|unit2|memory[0][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][7]~3_combout\ = \Unit1|unit2|memory[0][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][7]~3_combout\);

-- Location: LCCOMB_X99_Y40_N0
\Unit1|unit2|memory[0][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~249_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~249_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][1][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][7]~2_combout\);

-- Location: LCCOMB_X98_Y39_N4
\Unit1|unit2|Mux136~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~14_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\) # (\Unit1|unit2|memory[0][1][7]~2_combout\)))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[0][0][7]~2_combout\ & (!\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[0][0][7]~2_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[0][1][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~14_combout\);

-- Location: LCCOMB_X97_Y39_N10
\Unit1|unit2|memory~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~248_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(39)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][7]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(39),
	combout => \Unit1|unit2|memory~248_combout\);

-- Location: LCCOMB_X97_Y39_N20
\Unit1|unit2|memory[0][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~248_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][7]~1_combout\,
	datac => \Unit1|unit2|memory~248_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][7]~1_combout\);

-- Location: LCCOMB_X97_Y39_N4
\Unit1|unit2|memory[0][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[0][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[0][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][7]~4_combout\);

-- Location: FF_X97_Y39_N25
\Unit1|unit2|memory[0][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][7]~_emulated_q\);

-- Location: LCCOMB_X97_Y39_N24
\Unit1|unit2|memory[0][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][7]~3_combout\ = \Unit1|unit2|memory[0][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][7]~3_combout\);

-- Location: LCCOMB_X97_Y39_N30
\Unit1|unit2|memory[0][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~248_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~248_combout\,
	datab => \Unit1|unit2|memory[0][2][7]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][7]~2_combout\);

-- Location: LCCOMB_X98_Y39_N22
\Unit1|unit2|Mux136~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux136~14_combout\ & (\Unit1|unit2|memory[0][3][7]~2_combout\)) # (!\Unit1|unit2|Mux136~14_combout\ & ((\Unit1|unit2|memory[0][2][7]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux136~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][3][7]~2_combout\,
	datac => \Unit1|unit2|Mux136~14_combout\,
	datad => \Unit1|unit2|memory[0][2][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~15_combout\);

-- Location: LCCOMB_X92_Y36_N4
\Unit1|unit2|memory~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~244_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(23)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][7]~2_combout\,
	datab => \Unit1|data_block\(23),
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~244_combout\);

-- Location: LCCOMB_X92_Y36_N24
\Unit1|unit2|memory[1][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~244_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][7]~1_combout\,
	datac => \Unit1|unit2|memory~244_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][7]~1_combout\);

-- Location: LCCOMB_X92_Y36_N26
\Unit1|unit2|memory[1][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][7]~4_combout\ = \Unit1|unit2|memory[1][1][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[1][1][7]~4_combout\);

-- Location: FF_X92_Y36_N29
\Unit1|unit2|memory[1][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][7]~_emulated_q\);

-- Location: LCCOMB_X92_Y36_N28
\Unit1|unit2|memory[1][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][7]~3_combout\ = \Unit1|unit2|memory[1][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][7]~3_combout\);

-- Location: LCCOMB_X92_Y36_N10
\Unit1|unit2|memory[1][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~244_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~244_combout\,
	datac => \Unit1|unit2|memory[1][1][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][7]~2_combout\);

-- Location: LCCOMB_X95_Y39_N14
\Unit1|unit2|memory~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~247_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(55)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][3][7]~2_combout\,
	datad => \Unit1|data_block\(55),
	combout => \Unit1|unit2|memory~247_combout\);

-- Location: LCCOMB_X95_Y39_N6
\Unit1|unit2|memory[1][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~247_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][7]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~247_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][7]~1_combout\);

-- Location: LCCOMB_X95_Y39_N28
\Unit1|unit2|memory[1][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][7]~4_combout\ = \Unit1|unit2|memory[1][3][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[1][3][7]~4_combout\);

-- Location: FF_X95_Y39_N17
\Unit1|unit2|memory[1][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][7]~_emulated_q\);

-- Location: LCCOMB_X95_Y39_N16
\Unit1|unit2|memory[1][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][7]~3_combout\ = \Unit1|unit2|memory[1][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][7]~3_combout\);

-- Location: LCCOMB_X95_Y39_N22
\Unit1|unit2|memory[1][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~247_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][3][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][7]~3_combout\,
	datab => \Unit1|unit2|memory~247_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][3][7]~2_combout\);

-- Location: LCCOMB_X102_Y40_N16
\Unit1|unit2|memory~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~245_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(39)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][2][7]~2_combout\,
	datad => \Unit1|data_block\(39),
	combout => \Unit1|unit2|memory~245_combout\);

-- Location: LCCOMB_X102_Y40_N2
\Unit1|unit2|memory[1][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~245_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~245_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][7]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][7]~1_combout\);

-- Location: LCCOMB_X102_Y40_N14
\Unit1|unit2|memory[1][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][7]~4_combout\ = \Unit1|unit2|memory[1][2][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[1][2][7]~4_combout\);

-- Location: FF_X102_Y40_N27
\Unit1|unit2|memory[1][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][7]~_emulated_q\);

-- Location: LCCOMB_X102_Y40_N26
\Unit1|unit2|memory[1][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][7]~3_combout\ = \Unit1|unit2|memory[1][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][7]~3_combout\);

-- Location: LCCOMB_X102_Y40_N28
\Unit1|unit2|memory[1][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~245_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~245_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][7]~2_combout\);

-- Location: LCCOMB_X98_Y33_N22
\Unit1|unit2|memory~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~246_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(7))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][0][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|data_block\(7),
	datac => \Unit1|unit2|memory[1][0][7]~2_combout\,
	combout => \Unit1|unit2|memory~246_combout\);

-- Location: LCCOMB_X98_Y33_N6
\Unit1|unit2|memory[1][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~246_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][7]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~246_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][7]~1_combout\);

-- Location: LCCOMB_X98_Y33_N12
\Unit1|unit2|memory[1][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][7]~4_combout\ = \Unit1|unit2|memory[1][0][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[1][0][7]~4_combout\);

-- Location: FF_X98_Y33_N5
\Unit1|unit2|memory[1][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][7]~_emulated_q\);

-- Location: LCCOMB_X98_Y33_N4
\Unit1|unit2|memory[1][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][7]~3_combout\ = \Unit1|unit2|memory[1][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][7]~3_combout\);

-- Location: LCCOMB_X98_Y33_N30
\Unit1|unit2|memory[1][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~246_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~246_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][0][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][7]~2_combout\);

-- Location: LCCOMB_X98_Y39_N16
\Unit1|unit2|Mux136~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~12_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[1][2][7]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[1][0][7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[1][2][7]~2_combout\,
	datad => \Unit1|unit2|memory[1][0][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~12_combout\);

-- Location: LCCOMB_X98_Y39_N10
\Unit1|unit2|Mux136~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux136~12_combout\ & ((\Unit1|unit2|memory[1][3][7]~2_combout\))) # (!\Unit1|unit2|Mux136~12_combout\ & (\Unit1|unit2|memory[1][1][7]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux136~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][1][7]~2_combout\,
	datac => \Unit1|unit2|memory[1][3][7]~2_combout\,
	datad => \Unit1|unit2|Mux136~12_combout\,
	combout => \Unit1|unit2|Mux136~13_combout\);

-- Location: LCCOMB_X98_Y39_N28
\Unit1|unit2|Mux136~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~16_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\Unit1|unit2|Mux136~13_combout\))) # (!\address[2]~input_o\ & (\Unit1|unit2|Mux136~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux136~15_combout\,
	datad => \Unit1|unit2|Mux136~13_combout\,
	combout => \Unit1|unit2|Mux136~16_combout\);

-- Location: LCCOMB_X98_Y39_N18
\Unit1|unit2|Mux136~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux136~16_combout\ & (\Unit1|unit2|Mux136~18_combout\)) # (!\Unit1|unit2|Mux136~16_combout\ & ((\Unit1|unit2|Mux136~11_combout\))))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux136~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux136~18_combout\,
	datac => \Unit1|unit2|Mux136~11_combout\,
	datad => \Unit1|unit2|Mux136~16_combout\,
	combout => \Unit1|unit2|Mux136~19_combout\);

-- Location: LCCOMB_X94_Y40_N24
\Unit1|unit2|memory~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~227_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(55)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][7]~2_combout\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(55),
	combout => \Unit1|unit2|memory~227_combout\);

-- Location: LCCOMB_X94_Y40_N0
\Unit1|unit2|memory[5][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~227_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][7]~1_combout\,
	datac => \Unit1|unit2|memory~227_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][7]~1_combout\);

-- Location: LCCOMB_X94_Y40_N26
\Unit1|unit2|memory[5][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[5][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[5][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][7]~4_combout\);

-- Location: LCCOMB_X95_Y40_N16
\Unit1|unit2|memory[5][3][7]~_emulatedfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][7]~_emulatedfeeder_combout\ = \Unit1|unit2|memory[5][3][7]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|memory[5][3][7]~4_combout\,
	combout => \Unit1|unit2|memory[5][3][7]~_emulatedfeeder_combout\);

-- Location: FF_X95_Y40_N17
\Unit1|unit2|memory[5][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[5][3][7]~_emulatedfeeder_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][7]~_emulated_q\);

-- Location: LCCOMB_X94_Y40_N12
\Unit1|unit2|memory[5][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][7]~3_combout\ = \Unit1|unit2|memory[5][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][7]~3_combout\);

-- Location: LCCOMB_X94_Y39_N28
\Unit1|unit2|memory[5][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~227_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][3][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~227_combout\,
	datac => \Unit1|unit2|memory[5][3][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][3][7]~2_combout\);

-- Location: LCCOMB_X92_Y36_N18
\Unit1|unit2|memory~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~224_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(23))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(23),
	datac => \Unit1|unit2|memory[5][1][7]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~224_combout\);

-- Location: LCCOMB_X92_Y36_N20
\Unit1|unit2|memory[5][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~224_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][1][7]~1_combout\,
	datac => \Unit1|unit2|memory~224_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][7]~1_combout\);

-- Location: LCCOMB_X92_Y36_N8
\Unit1|unit2|memory[5][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][7]~4_combout\ = \Unit1|unit2|memory[5][1][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][1][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[5][1][7]~4_combout\);

-- Location: FF_X92_Y36_N13
\Unit1|unit2|memory[5][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][7]~_emulated_q\);

-- Location: LCCOMB_X92_Y36_N12
\Unit1|unit2|memory[5][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][7]~3_combout\ = \Unit1|unit2|memory[5][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][7]~3_combout\);

-- Location: LCCOMB_X92_Y36_N14
\Unit1|unit2|memory[5][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~224_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~224_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][1][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][7]~2_combout\);

-- Location: LCCOMB_X94_Y40_N4
\Unit1|unit2|memory~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~225_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(39))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][2][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(39),
	datad => \Unit1|unit2|memory[5][2][7]~2_combout\,
	combout => \Unit1|unit2|memory~225_combout\);

-- Location: LCCOMB_X94_Y40_N2
\Unit1|unit2|memory[5][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~225_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][2][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~225_combout\,
	datac => \Unit1|unit2|memory[5][2][7]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][7]~1_combout\);

-- Location: LCCOMB_X94_Y40_N22
\Unit1|unit2|memory[5][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][7]~4_combout\ = \Unit1|unit2|memory[5][2][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][2][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[5][2][7]~4_combout\);

-- Location: FF_X94_Y40_N17
\Unit1|unit2|memory[5][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][7]~_emulated_q\);

-- Location: LCCOMB_X94_Y40_N16
\Unit1|unit2|memory[5][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][7]~3_combout\ = \Unit1|unit2|memory[5][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][7]~3_combout\);

-- Location: LCCOMB_X94_Y40_N30
\Unit1|unit2|memory[5][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~225_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][7]~3_combout\,
	datab => \Unit1|unit2|memory~225_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][2][7]~2_combout\);

-- Location: LCCOMB_X92_Y36_N16
\Unit1|unit2|memory~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~226_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(7))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(7),
	datad => \Unit1|unit2|memory[5][0][7]~2_combout\,
	combout => \Unit1|unit2|memory~226_combout\);

-- Location: LCCOMB_X92_Y36_N6
\Unit1|unit2|memory[5][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~226_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][7]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~226_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][7]~1_combout\);

-- Location: LCCOMB_X96_Y40_N20
\Unit1|unit2|memory[5][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[5][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[5][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][7]~4_combout\);

-- Location: FF_X96_Y40_N21
\Unit1|unit2|memory[5][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[5][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][7]~_emulated_q\);

-- Location: LCCOMB_X96_Y40_N26
\Unit1|unit2|memory[5][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][7]~3_combout\ = \Unit1|unit2|memory[5][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][7]~3_combout\);

-- Location: LCCOMB_X96_Y40_N24
\Unit1|unit2|memory[5][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~226_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~226_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][0][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][7]~2_combout\);

-- Location: LCCOMB_X94_Y39_N12
\Unit1|unit2|Mux136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~0_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[5][2][7]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[5][0][7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[5][2][7]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~0_combout\);

-- Location: LCCOMB_X94_Y39_N10
\Unit1|unit2|Mux136~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux136~0_combout\ & (\Unit1|unit2|memory[5][3][7]~2_combout\)) # (!\Unit1|unit2|Mux136~0_combout\ & ((\Unit1|unit2|memory[5][1][7]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux136~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[5][3][7]~2_combout\,
	datac => \Unit1|unit2|memory[5][1][7]~2_combout\,
	datad => \Unit1|unit2|Mux136~0_combout\,
	combout => \Unit1|unit2|Mux136~1_combout\);

-- Location: LCCOMB_X92_Y38_N26
\Unit1|unit2|memory~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~239_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(55))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][3][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(55),
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][3][7]~2_combout\,
	combout => \Unit1|unit2|memory~239_combout\);

-- Location: LCCOMB_X92_Y38_N2
\Unit1|unit2|memory[7][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~239_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][7]~1_combout\,
	datac => \Unit1|unit2|memory~239_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][7]~1_combout\);

-- Location: LCCOMB_X92_Y39_N20
\Unit1|unit2|memory[7][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][7]~4_combout\ = \Unit1|unit2|memory[7][3][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][7]~1_combout\,
	datac => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[7][3][7]~4_combout\);

-- Location: FF_X92_Y38_N15
\Unit1|unit2|memory[7][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][7]~_emulated_q\);

-- Location: LCCOMB_X92_Y38_N14
\Unit1|unit2|memory[7][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][7]~3_combout\ = \Unit1|unit2|memory[7][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][7]~3_combout\);

-- Location: LCCOMB_X92_Y38_N0
\Unit1|unit2|memory[7][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~239_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~239_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][3][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][3][7]~2_combout\);

-- Location: LCCOMB_X92_Y39_N16
\Unit1|unit2|memory~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~236_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(23))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(23),
	datac => \Unit1|unit2|memory[7][1][7]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~236_combout\);

-- Location: LCCOMB_X92_Y39_N12
\Unit1|unit2|memory[7][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~236_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][7]~1_combout\,
	datac => \Unit1|unit2|memory~236_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][7]~1_combout\);

-- Location: LCCOMB_X94_Y38_N20
\Unit1|unit2|memory[7][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[7][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[7][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][7]~4_combout\);

-- Location: LCCOMB_X91_Y38_N24
\Unit1|unit2|memory[7][1][7]~_emulatedfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][7]~_emulatedfeeder_combout\ = \Unit1|unit2|memory[7][1][7]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|memory[7][1][7]~4_combout\,
	combout => \Unit1|unit2|memory[7][1][7]~_emulatedfeeder_combout\);

-- Location: FF_X91_Y38_N25
\Unit1|unit2|memory[7][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[7][1][7]~_emulatedfeeder_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][7]~_emulated_q\);

-- Location: LCCOMB_X92_Y39_N28
\Unit1|unit2|memory[7][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][7]~3_combout\ = \Unit1|unit2|memory[7][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][7]~3_combout\);

-- Location: LCCOMB_X92_Y39_N26
\Unit1|unit2|memory[7][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~236_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][7]~3_combout\,
	datab => \Unit1|unit2|memory~236_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][1][7]~2_combout\);

-- Location: LCCOMB_X92_Y39_N2
\Unit1|unit2|memory~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~237_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(39))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(39),
	datac => \Unit1|unit2|memory[7][2][7]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~237_combout\);

-- Location: LCCOMB_X92_Y39_N18
\Unit1|unit2|memory[7][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~237_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][7]~1_combout\,
	datac => \Unit1|unit2|memory~237_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][7]~1_combout\);

-- Location: LCCOMB_X91_Y39_N0
\Unit1|unit2|memory[7][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[7][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[7][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][7]~4_combout\);

-- Location: FF_X92_Y39_N5
\Unit1|unit2|memory[7][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][7]~_emulated_q\);

-- Location: LCCOMB_X92_Y39_N4
\Unit1|unit2|memory[7][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][7]~3_combout\ = \Unit1|unit2|memory[7][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][7]~3_combout\);

-- Location: LCCOMB_X92_Y39_N22
\Unit1|unit2|memory[7][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~237_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~237_combout\,
	datab => \Unit1|unit2|memory[7][2][7]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][7]~2_combout\);

-- Location: LCCOMB_X107_Y35_N10
\Unit1|unit2|memory~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~238_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(7)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][0][7]~2_combout\,
	datac => \Unit1|data_block\(7),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~238_combout\);

-- Location: LCCOMB_X107_Y35_N18
\Unit1|unit2|memory[7][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~238_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][0][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~238_combout\,
	datab => \Unit1|unit2|memory[7][0][7]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][7]~1_combout\);

-- Location: LCCOMB_X107_Y35_N24
\Unit1|unit2|memory[7][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][7]~4_combout\ = \Unit1|unit2|memory[7][0][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][0][7]~1_combout\,
	datac => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[7][0][7]~4_combout\);

-- Location: FF_X107_Y35_N17
\Unit1|unit2|memory[7][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][7]~_emulated_q\);

-- Location: LCCOMB_X107_Y35_N16
\Unit1|unit2|memory[7][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][7]~3_combout\ = \Unit1|unit2|memory[7][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][7]~3_combout\);

-- Location: LCCOMB_X107_Y35_N2
\Unit1|unit2|memory[7][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~238_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~238_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][0][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][7]~2_combout\);

-- Location: LCCOMB_X92_Y39_N24
\Unit1|unit2|Mux136~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[7][2][7]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[7][0][7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][2][7]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~7_combout\);

-- Location: LCCOMB_X92_Y39_N10
\Unit1|unit2|Mux136~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux136~7_combout\ & (\Unit1|unit2|memory[7][3][7]~2_combout\)) # (!\Unit1|unit2|Mux136~7_combout\ & ((\Unit1|unit2|memory[7][1][7]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux136~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[7][3][7]~2_combout\,
	datac => \Unit1|unit2|memory[7][1][7]~2_combout\,
	datad => \Unit1|unit2|Mux136~7_combout\,
	combout => \Unit1|unit2|Mux136~8_combout\);

-- Location: LCCOMB_X92_Y39_N14
\Unit1|unit2|memory~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~228_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(39)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][7]~2_combout\,
	datac => \Unit1|data_block\(39),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~228_combout\);

-- Location: LCCOMB_X92_Y39_N6
\Unit1|unit2|memory[6][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~228_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][7]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~228_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][7]~1_combout\);

-- Location: LCCOMB_X92_Y39_N8
\Unit1|unit2|memory[6][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][7]~4_combout\ = \Unit1|unit2|memory[6][2][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][7]~1_combout\,
	datac => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[6][2][7]~4_combout\);

-- Location: FF_X92_Y39_N1
\Unit1|unit2|memory[6][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][7]~_emulated_q\);

-- Location: LCCOMB_X92_Y39_N0
\Unit1|unit2|memory[6][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][7]~3_combout\ = \Unit1|unit2|memory[6][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][7]~3_combout\);

-- Location: LCCOMB_X92_Y39_N30
\Unit1|unit2|memory[6][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~228_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~228_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][2][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][2][7]~2_combout\);

-- Location: LCCOMB_X98_Y36_N14
\Unit1|unit2|memory~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~229_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(23)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][7]~2_combout\,
	datab => \Unit1|data_block\(23),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~229_combout\);

-- Location: LCCOMB_X98_Y36_N28
\Unit1|unit2|memory[6][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~229_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][1][7]~1_combout\,
	datac => \Unit1|unit2|memory~229_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][7]~1_combout\);

-- Location: LCCOMB_X98_Y36_N24
\Unit1|unit2|memory[6][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][7]~4_combout\ = \Unit1|unit2|memory[6][1][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[6][1][7]~4_combout\);

-- Location: FF_X98_Y36_N21
\Unit1|unit2|memory[6][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][7]~_emulated_q\);

-- Location: LCCOMB_X98_Y36_N20
\Unit1|unit2|memory[6][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][7]~3_combout\ = \Unit1|unit2|memory[6][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][7]~3_combout\);

-- Location: LCCOMB_X98_Y36_N10
\Unit1|unit2|memory[6][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~229_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~229_combout\,
	datac => \Unit1|unit2|memory[6][1][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][7]~2_combout\);

-- Location: LCCOMB_X98_Y33_N2
\Unit1|unit2|memory~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~230_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(7)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][7]~2_combout\,
	datab => \Unit1|data_block\(7),
	datac => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~230_combout\);

-- Location: LCCOMB_X98_Y33_N0
\Unit1|unit2|memory[6][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~230_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][0][7]~1_combout\,
	datac => \Unit1|unit2|memory~230_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][7]~1_combout\);

-- Location: LCCOMB_X98_Y33_N8
\Unit1|unit2|memory[6][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][7]~4_combout\ = \Unit1|unit2|memory[6][0][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[6][0][7]~4_combout\);

-- Location: FF_X98_Y33_N21
\Unit1|unit2|memory[6][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][7]~_emulated_q\);

-- Location: LCCOMB_X98_Y33_N20
\Unit1|unit2|memory[6][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][7]~3_combout\ = \Unit1|unit2|memory[6][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][7]~3_combout\);

-- Location: LCCOMB_X98_Y33_N26
\Unit1|unit2|memory[6][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~230_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~230_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][7]~2_combout\);

-- Location: LCCOMB_X98_Y39_N30
\Unit1|unit2|Mux136~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[6][1][7]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[6][0][7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][1][7]~2_combout\,
	datad => \Unit1|unit2|memory[6][0][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~2_combout\);

-- Location: LCCOMB_X110_Y41_N10
\Unit1|unit2|memory~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~231_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(55)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][3][7]~2_combout\,
	datad => \Unit1|data_block\(55),
	combout => \Unit1|unit2|memory~231_combout\);

-- Location: LCCOMB_X110_Y41_N16
\Unit1|unit2|memory[6][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~231_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~231_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][7]~1_combout\);

-- Location: LCCOMB_X110_Y41_N24
\Unit1|unit2|memory[6][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[6][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[6][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][7]~4_combout\);

-- Location: FF_X110_Y41_N5
\Unit1|unit2|memory[6][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][7]~_emulated_q\);

-- Location: LCCOMB_X110_Y41_N4
\Unit1|unit2|memory[6][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][7]~3_combout\ = \Unit1|unit2|memory[6][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][7]~3_combout\);

-- Location: LCCOMB_X110_Y41_N14
\Unit1|unit2|memory[6][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~231_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~231_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[6][3][7]~3_combout\,
	combout => \Unit1|unit2|memory[6][3][7]~2_combout\);

-- Location: LCCOMB_X98_Y39_N8
\Unit1|unit2|Mux136~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux136~2_combout\ & ((\Unit1|unit2|memory[6][3][7]~2_combout\))) # (!\Unit1|unit2|Mux136~2_combout\ & (\Unit1|unit2|memory[6][2][7]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux136~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][7]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux136~2_combout\,
	datad => \Unit1|unit2|memory[6][3][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~3_combout\);

-- Location: LCCOMB_X95_Y39_N2
\Unit1|unit2|memory~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~235_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(55)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|unit2|memory[4][3][7]~2_combout\,
	datad => \Unit1|data_block\(55),
	combout => \Unit1|unit2|memory~235_combout\);

-- Location: LCCOMB_X95_Y39_N0
\Unit1|unit2|memory[4][3][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~235_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][7]~1_combout\,
	datac => \Unit1|unit2|memory~235_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][7]~1_combout\);

-- Location: LCCOMB_X95_Y39_N4
\Unit1|unit2|memory[4][3][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][7]~4_combout\ = \Unit1|unit2|memory[4][3][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[4][3][7]~4_combout\);

-- Location: FF_X95_Y39_N13
\Unit1|unit2|memory[4][3][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][7]~_emulated_q\);

-- Location: LCCOMB_X95_Y39_N12
\Unit1|unit2|memory[4][3][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][7]~3_combout\ = \Unit1|unit2|memory[4][3][7]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][7]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][7]~3_combout\);

-- Location: LCCOMB_X95_Y39_N26
\Unit1|unit2|memory[4][3][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~235_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][3][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][7]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~235_combout\,
	combout => \Unit1|unit2|memory[4][3][7]~2_combout\);

-- Location: LCCOMB_X97_Y35_N14
\Unit1|unit2|memory~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~233_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(23))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][1][7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(23),
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[4][1][7]~2_combout\,
	combout => \Unit1|unit2|memory~233_combout\);

-- Location: LCCOMB_X97_Y35_N28
\Unit1|unit2|memory[4][1][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~233_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][7]~1_combout\,
	datac => \Unit1|unit2|memory~233_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][7]~1_combout\);

-- Location: LCCOMB_X97_Y35_N8
\Unit1|unit2|memory[4][1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[4][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[4][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][7]~4_combout\);

-- Location: FF_X97_Y35_N13
\Unit1|unit2|memory[4][1][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][7]~_emulated_q\);

-- Location: LCCOMB_X97_Y35_N12
\Unit1|unit2|memory[4][1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][7]~3_combout\ = \Unit1|unit2|memory[4][1][7]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][7]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][7]~3_combout\);

-- Location: LCCOMB_X97_Y35_N10
\Unit1|unit2|memory[4][1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~233_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~233_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[4][1][7]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][1][7]~2_combout\);

-- Location: LCCOMB_X106_Y39_N24
\Unit1|unit2|memory~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~234_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(7)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][0][7]~2_combout\,
	datac => \Unit1|data_block\(7),
	combout => \Unit1|unit2|memory~234_combout\);

-- Location: LCCOMB_X106_Y39_N12
\Unit1|unit2|memory[4][0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~234_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][7]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~234_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][0][7]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][7]~1_combout\);

-- Location: LCCOMB_X106_Y38_N24
\Unit1|unit2|memory[4][0][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][7]~4_combout\ = \Unit1|unit2|memory[4][0][7]~1_combout\ $ (\Unit1|tempDataIn\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][7]~1_combout\,
	datad => \Unit1|tempDataIn\(7),
	combout => \Unit1|unit2|memory[4][0][7]~4_combout\);

-- Location: FF_X106_Y39_N7
\Unit1|unit2|memory[4][0][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][7]~_emulated_q\);

-- Location: LCCOMB_X106_Y39_N6
\Unit1|unit2|memory[4][0][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][7]~3_combout\ = \Unit1|unit2|memory[4][0][7]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][7]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][7]~3_combout\);

-- Location: LCCOMB_X106_Y39_N8
\Unit1|unit2|memory[4][0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~234_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~234_combout\,
	datac => \Unit1|unit2|memory[4][0][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][7]~2_combout\);

-- Location: LCCOMB_X98_Y39_N26
\Unit1|unit2|Mux136~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~4_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|memory[4][1][7]~2_combout\) # ((\address[1]~input_o\)))) # (!\address[0]~input_o\ & (((!\address[1]~input_o\ & \Unit1|unit2|memory[4][0][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][7]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[4][0][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~4_combout\);

-- Location: LCCOMB_X97_Y39_N2
\Unit1|unit2|memory~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~232_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(39)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][2][7]~2_combout\,
	datad => \Unit1|data_block\(39),
	combout => \Unit1|unit2|memory~232_combout\);

-- Location: LCCOMB_X97_Y39_N18
\Unit1|unit2|memory[4][2][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][7]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~232_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][2][7]~1_combout\,
	datac => \Unit1|unit2|memory~232_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][7]~1_combout\);

-- Location: LCCOMB_X97_Y39_N8
\Unit1|unit2|memory[4][2][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][7]~4_combout\ = \Unit1|tempDataIn\(7) $ (\Unit1|unit2|memory[4][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(7),
	datad => \Unit1|unit2|memory[4][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][7]~4_combout\);

-- Location: FF_X97_Y39_N13
\Unit1|unit2|memory[4][2][7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][7]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][7]~_emulated_q\);

-- Location: LCCOMB_X97_Y39_N12
\Unit1|unit2|memory[4][2][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][7]~3_combout\ = \Unit1|unit2|memory[4][2][7]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][7]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][7]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][7]~3_combout\);

-- Location: LCCOMB_X97_Y39_N14
\Unit1|unit2|memory[4][2][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][7]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~232_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][7]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~232_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][2][7]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][7]~2_combout\);

-- Location: LCCOMB_X98_Y39_N24
\Unit1|unit2|Mux136~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux136~4_combout\ & (\Unit1|unit2|memory[4][3][7]~2_combout\)) # (!\Unit1|unit2|Mux136~4_combout\ & ((\Unit1|unit2|memory[4][2][7]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux136~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][7]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux136~4_combout\,
	datad => \Unit1|unit2|memory[4][2][7]~2_combout\,
	combout => \Unit1|unit2|Mux136~5_combout\);

-- Location: LCCOMB_X98_Y39_N6
\Unit1|unit2|Mux136~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~6_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\Unit1|unit2|Mux136~3_combout\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & ((\Unit1|unit2|Mux136~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux136~3_combout\,
	datad => \Unit1|unit2|Mux136~5_combout\,
	combout => \Unit1|unit2|Mux136~6_combout\);

-- Location: LCCOMB_X98_Y39_N12
\Unit1|unit2|Mux136~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux136~6_combout\ & ((\Unit1|unit2|Mux136~8_combout\))) # (!\Unit1|unit2|Mux136~6_combout\ & (\Unit1|unit2|Mux136~1_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux136~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux136~1_combout\,
	datac => \Unit1|unit2|Mux136~8_combout\,
	datad => \Unit1|unit2|Mux136~6_combout\,
	combout => \Unit1|unit2|Mux136~9_combout\);

-- Location: LCCOMB_X98_Y39_N20
\Unit1|unit2|Mux136~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux136~20_combout\ = (\address[4]~input_o\ & ((\Unit1|unit2|Mux136~9_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit2|Mux136~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \Unit1|unit2|Mux136~19_combout\,
	datad => \Unit1|unit2|Mux136~9_combout\,
	combout => \Unit1|unit2|Mux136~20_combout\);

-- Location: FF_X98_Y39_N21
\Unit1|unit2|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux136~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(7));

-- Location: LCCOMB_X99_Y28_N10
\Unit1|data_out_cpu[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[7]~feeder_combout\ = \Unit1|unit2|data_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|data_out\(7),
	combout => \Unit1|data_out_cpu[7]~feeder_combout\);

-- Location: FF_X99_Y28_N11
\Unit1|data_out_cpu[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[7]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(7));

-- Location: LCCOMB_X107_Y28_N24
\data_out[7]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[7]~reg0feeder_combout\ = \Unit1|data_out_cpu\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(7),
	combout => \data_out[7]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N25
\data_out[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[7]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[7]~reg0_q\);

-- Location: LCCOMB_X103_Y40_N16
\Unit1|data_block[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[56]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(56),
	combout => \Unit1|data_block[56]~feeder_combout\);

-- Location: FF_X103_Y40_N17
\Unit1|data_block[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[56]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(56));

-- Location: LCCOMB_X95_Y36_N16
\Unit1|unit2|memory~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~271_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(56)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][8]~2_combout\,
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(56),
	combout => \Unit1|unit2|memory~271_combout\);

-- Location: LCCOMB_X95_Y36_N2
\Unit1|unit2|memory[7][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~271_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][8]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~271_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][8]~1_combout\);

-- Location: IOIBUF_X115_Y49_N8
\data_in[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(8),
	o => \data_in[8]~input_o\);

-- Location: FF_X106_Y41_N5
\Unit1|tempDataIn[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[8]~input_o\,
	sload => VCC,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(8));

-- Location: LCCOMB_X95_Y36_N30
\Unit1|unit2|memory[7][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][8]~4_combout\ = \Unit1|unit2|memory[7][3][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[7][3][8]~4_combout\);

-- Location: FF_X95_Y36_N21
\Unit1|unit2|memory[7][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][8]~_emulated_q\);

-- Location: LCCOMB_X95_Y36_N20
\Unit1|unit2|memory[7][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][8]~3_combout\ = \Unit1|unit2|memory[7][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][8]~3_combout\);

-- Location: LCCOMB_X95_Y36_N26
\Unit1|unit2|memory[7][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~271_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~271_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[7][3][8]~3_combout\,
	combout => \Unit1|unit2|memory[7][3][8]~2_combout\);

-- Location: LCCOMB_X103_Y40_N14
\Unit1|data_block[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[8]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(8),
	combout => \Unit1|data_block[8]~feeder_combout\);

-- Location: FF_X103_Y40_N15
\Unit1|data_block[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[8]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(8));

-- Location: LCCOMB_X95_Y36_N4
\Unit1|unit2|memory~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~270_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(8))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][0][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(8),
	datac => \Unit1|unit2|memory[7][0][8]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~270_combout\);

-- Location: LCCOMB_X95_Y36_N0
\Unit1|unit2|memory[7][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~270_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][0][8]~1_combout\,
	datac => \Unit1|unit2|memory~270_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][8]~1_combout\);

-- Location: LCCOMB_X95_Y36_N22
\Unit1|unit2|memory[7][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][8]~4_combout\ = \Unit1|unit2|memory[7][0][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][0][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[7][0][8]~4_combout\);

-- Location: FF_X95_Y36_N13
\Unit1|unit2|memory[7][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][8]~_emulated_q\);

-- Location: LCCOMB_X95_Y36_N12
\Unit1|unit2|memory[7][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][8]~3_combout\ = \Unit1|unit2|memory[7][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][8]~3_combout\);

-- Location: LCCOMB_X95_Y36_N14
\Unit1|unit2|memory[7][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~270_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][0][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][8]~3_combout\,
	datab => \Unit1|unit2|memory~270_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][8]~2_combout\);

-- Location: FF_X105_Y40_N23
\Unit1|data_block[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(40),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(40));

-- Location: LCCOMB_X96_Y39_N8
\Unit1|unit2|memory~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~269_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(40))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|data_block\(40),
	datad => \Unit1|unit2|memory[7][2][8]~2_combout\,
	combout => \Unit1|unit2|memory~269_combout\);

-- Location: LCCOMB_X96_Y39_N10
\Unit1|unit2|memory[7][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~269_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][8]~1_combout\,
	datab => \Unit1|unit2|memory~269_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][8]~1_combout\);

-- Location: LCCOMB_X96_Y39_N26
\Unit1|unit2|memory[7][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][8]~4_combout\ = \Unit1|unit2|memory[7][2][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[7][2][8]~4_combout\);

-- Location: FF_X96_Y39_N23
\Unit1|unit2|memory[7][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][8]~_emulated_q\);

-- Location: LCCOMB_X96_Y39_N22
\Unit1|unit2|memory[7][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][8]~3_combout\ = \Unit1|unit2|memory[7][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][8]~3_combout\);

-- Location: LCCOMB_X96_Y39_N28
\Unit1|unit2|memory[7][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~269_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~269_combout\,
	datac => \Unit1|unit2|memory[7][2][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][8]~2_combout\);

-- Location: LCCOMB_X95_Y36_N8
\Unit1|unit2|Mux135~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~7_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[7][2][8]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[7][0][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][0][8]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~7_combout\);

-- Location: FF_X103_Y40_N25
\Unit1|data_block[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(24));

-- Location: LCCOMB_X95_Y36_N24
\Unit1|unit2|memory~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~268_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(24))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(24),
	datac => \Unit1|unit2|memory[7][1][8]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~268_combout\);

-- Location: LCCOMB_X95_Y36_N10
\Unit1|unit2|memory[7][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~268_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][8]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~268_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][8]~1_combout\);

-- Location: LCCOMB_X95_Y35_N18
\Unit1|unit2|memory[7][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][8]~4_combout\ = \Unit1|unit2|memory[7][1][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][1][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[7][1][8]~4_combout\);

-- Location: FF_X95_Y35_N19
\Unit1|unit2|memory[7][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[7][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][8]~_emulated_q\);

-- Location: LCCOMB_X95_Y36_N28
\Unit1|unit2|memory[7][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][8]~3_combout\ = \Unit1|unit2|memory[7][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][8]~3_combout\);

-- Location: LCCOMB_X95_Y36_N18
\Unit1|unit2|memory[7][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~268_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][1][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~268_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[7][1][8]~3_combout\,
	combout => \Unit1|unit2|memory[7][1][8]~2_combout\);

-- Location: LCCOMB_X95_Y36_N6
\Unit1|unit2|Mux135~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux135~7_combout\ & (\Unit1|unit2|memory[7][3][8]~2_combout\)) # (!\Unit1|unit2|Mux135~7_combout\ & ((\Unit1|unit2|memory[7][1][8]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux135~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][8]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux135~7_combout\,
	datad => \Unit1|unit2|memory[7][1][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~8_combout\);

-- Location: LCCOMB_X97_Y36_N30
\Unit1|unit2|memory~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~267_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(56))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(56),
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[4][3][8]~2_combout\,
	combout => \Unit1|unit2|memory~267_combout\);

-- Location: LCCOMB_X97_Y36_N20
\Unit1|unit2|memory[4][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~267_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][3][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~267_combout\,
	datac => \Unit1|unit2|memory[4][3][8]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][8]~1_combout\);

-- Location: LCCOMB_X97_Y36_N0
\Unit1|unit2|memory[4][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[4][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(8),
	datac => \Unit1|unit2|memory[4][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][8]~4_combout\);

-- Location: FF_X97_Y36_N1
\Unit1|unit2|memory[4][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[4][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][8]~_emulated_q\);

-- Location: LCCOMB_X97_Y36_N18
\Unit1|unit2|memory[4][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][8]~3_combout\ = \Unit1|unit2|memory[4][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][8]~3_combout\);

-- Location: LCCOMB_X97_Y36_N16
\Unit1|unit2|memory[4][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~267_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~267_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][3][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][8]~2_combout\);

-- Location: LCCOMB_X97_Y39_N16
\Unit1|unit2|memory~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~264_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(40))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][2][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|data_block\(40),
	datad => \Unit1|unit2|memory[4][2][8]~2_combout\,
	combout => \Unit1|unit2|memory~264_combout\);

-- Location: LCCOMB_X97_Y39_N6
\Unit1|unit2|memory[4][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~264_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][2][8]~1_combout\,
	datac => \Unit1|unit2|memory~264_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][8]~1_combout\);

-- Location: LCCOMB_X97_Y39_N22
\Unit1|unit2|memory[4][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][8]~4_combout\ = \Unit1|unit2|memory[4][2][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[4][2][8]~4_combout\);

-- Location: FF_X97_Y39_N29
\Unit1|unit2|memory[4][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][8]~_emulated_q\);

-- Location: LCCOMB_X97_Y39_N28
\Unit1|unit2|memory[4][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][8]~3_combout\ = \Unit1|unit2|memory[4][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][8]~3_combout\);

-- Location: LCCOMB_X97_Y39_N26
\Unit1|unit2|memory[4][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~264_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~264_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][2][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][8]~2_combout\);

-- Location: LCCOMB_X106_Y39_N20
\Unit1|unit2|memory~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~266_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(8)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][0][8]~2_combout\,
	datad => \Unit1|data_block\(8),
	combout => \Unit1|unit2|memory~266_combout\);

-- Location: LCCOMB_X106_Y39_N18
\Unit1|unit2|memory[4][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~266_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~266_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][0][8]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][8]~1_combout\);

-- Location: LCCOMB_X106_Y39_N26
\Unit1|unit2|memory[4][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[4][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[4][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][8]~4_combout\);

-- Location: FF_X106_Y39_N23
\Unit1|unit2|memory[4][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][8]~_emulated_q\);

-- Location: LCCOMB_X106_Y39_N22
\Unit1|unit2|memory[4][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][8]~3_combout\ = \Unit1|unit2|memory[4][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][8]~3_combout\);

-- Location: LCCOMB_X106_Y39_N0
\Unit1|unit2|memory[4][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~266_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~266_combout\,
	datac => \Unit1|unit2|memory[4][0][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][8]~2_combout\);

-- Location: LCCOMB_X99_Y36_N16
\Unit1|unit2|memory~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~265_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(24)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][8]~2_combout\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|data_block\(24),
	combout => \Unit1|unit2|memory~265_combout\);

-- Location: LCCOMB_X99_Y36_N28
\Unit1|unit2|memory[4][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~265_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][8]~1_combout\,
	datac => \Unit1|unit2|memory~265_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][8]~1_combout\);

-- Location: LCCOMB_X99_Y36_N26
\Unit1|unit2|memory[4][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[4][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[4][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][8]~4_combout\);

-- Location: FF_X99_Y36_N1
\Unit1|unit2|memory[4][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y36_N0
\Unit1|unit2|memory[4][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][8]~3_combout\ = \Unit1|unit2|memory[4][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][8]~3_combout\);

-- Location: LCCOMB_X98_Y40_N16
\Unit1|unit2|memory[4][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~265_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][1][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][8]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~265_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][8]~2_combout\);

-- Location: LCCOMB_X98_Y40_N18
\Unit1|unit2|Mux135~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[4][1][8]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[4][0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][0][8]~2_combout\,
	datad => \Unit1|unit2|memory[4][1][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~4_combout\);

-- Location: LCCOMB_X98_Y40_N4
\Unit1|unit2|Mux135~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux135~4_combout\ & (\Unit1|unit2|memory[4][3][8]~2_combout\)) # (!\Unit1|unit2|Mux135~4_combout\ & ((\Unit1|unit2|memory[4][2][8]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux135~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][8]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][2][8]~2_combout\,
	datad => \Unit1|unit2|Mux135~4_combout\,
	combout => \Unit1|unit2|Mux135~5_combout\);

-- Location: LCCOMB_X106_Y36_N6
\Unit1|unit2|memory~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~260_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(40)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][2][8]~2_combout\,
	datad => \Unit1|data_block\(40),
	combout => \Unit1|unit2|memory~260_combout\);

-- Location: LCCOMB_X106_Y36_N18
\Unit1|unit2|memory[6][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~260_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][2][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~260_combout\,
	datac => \Unit1|unit2|memory[6][2][8]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][8]~1_combout\);

-- Location: LCCOMB_X106_Y36_N8
\Unit1|unit2|memory[6][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][8]~4_combout\ = \Unit1|unit2|memory[6][2][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][2][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[6][2][8]~4_combout\);

-- Location: FF_X106_Y36_N29
\Unit1|unit2|memory[6][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][8]~_emulated_q\);

-- Location: LCCOMB_X106_Y36_N28
\Unit1|unit2|memory[6][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][8]~3_combout\ = \Unit1|unit2|memory[6][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][8]~3_combout\);

-- Location: LCCOMB_X106_Y36_N26
\Unit1|unit2|memory[6][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~260_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~260_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[6][2][8]~3_combout\,
	combout => \Unit1|unit2|memory[6][2][8]~2_combout\);

-- Location: LCCOMB_X96_Y40_N18
\Unit1|unit2|memory~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~263_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(56))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][3][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(56),
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|unit2|memory[6][3][8]~2_combout\,
	combout => \Unit1|unit2|memory~263_combout\);

-- Location: LCCOMB_X96_Y40_N2
\Unit1|unit2|memory[6][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~263_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][3][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][3][8]~1_combout\,
	datac => \Unit1|unit2|memory~263_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][8]~1_combout\);

-- Location: LCCOMB_X97_Y40_N2
\Unit1|unit2|memory[6][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][8]~4_combout\ = \Unit1|unit2|memory[6][3][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][8]~1_combout\,
	datac => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[6][3][8]~4_combout\);

-- Location: FF_X96_Y40_N23
\Unit1|unit2|memory[6][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][8]~_emulated_q\);

-- Location: LCCOMB_X96_Y40_N22
\Unit1|unit2|memory[6][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][8]~3_combout\ = \Unit1|unit2|memory[6][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][8]~3_combout\);

-- Location: LCCOMB_X96_Y40_N12
\Unit1|unit2|memory[6][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~263_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~263_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[6][3][8]~3_combout\,
	combout => \Unit1|unit2|memory[6][3][8]~2_combout\);

-- Location: LCCOMB_X100_Y38_N26
\Unit1|unit2|memory~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~262_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(8)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|unit2|memory[6][0][8]~2_combout\,
	datad => \Unit1|data_block\(8),
	combout => \Unit1|unit2|memory~262_combout\);

-- Location: LCCOMB_X100_Y38_N20
\Unit1|unit2|memory[6][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~262_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][0][8]~1_combout\,
	datac => \Unit1|unit2|memory~262_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][8]~1_combout\);

-- Location: LCCOMB_X100_Y38_N8
\Unit1|unit2|memory[6][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[6][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[6][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][8]~4_combout\);

-- Location: FF_X100_Y38_N5
\Unit1|unit2|memory[6][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][8]~_emulated_q\);

-- Location: LCCOMB_X100_Y38_N4
\Unit1|unit2|memory[6][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][8]~3_combout\ = \Unit1|unit2|memory[6][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][8]~3_combout\);

-- Location: LCCOMB_X100_Y38_N2
\Unit1|unit2|memory[6][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~262_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~262_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][8]~2_combout\);

-- Location: LCCOMB_X98_Y35_N14
\Unit1|unit2|memory~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~261_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(24)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][1][8]~2_combout\,
	datad => \Unit1|data_block\(24),
	combout => \Unit1|unit2|memory~261_combout\);

-- Location: LCCOMB_X98_Y35_N12
\Unit1|unit2|memory[6][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~261_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][8]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~261_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][8]~1_combout\);

-- Location: LCCOMB_X98_Y35_N8
\Unit1|unit2|memory[6][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[6][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[6][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][8]~4_combout\);

-- Location: FF_X98_Y35_N5
\Unit1|unit2|memory[6][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][8]~_emulated_q\);

-- Location: LCCOMB_X98_Y35_N4
\Unit1|unit2|memory[6][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][8]~3_combout\ = \Unit1|unit2|memory[6][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][8]~3_combout\);

-- Location: LCCOMB_X98_Y35_N2
\Unit1|unit2|memory[6][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~261_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~261_combout\,
	datac => \Unit1|unit2|memory[6][1][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][8]~2_combout\);

-- Location: LCCOMB_X98_Y40_N10
\Unit1|unit2|Mux135~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][8]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][8]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~2_combout\);

-- Location: LCCOMB_X98_Y40_N28
\Unit1|unit2|Mux135~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux135~2_combout\ & ((\Unit1|unit2|memory[6][3][8]~2_combout\))) # (!\Unit1|unit2|Mux135~2_combout\ & (\Unit1|unit2|memory[6][2][8]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux135~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][8]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][3][8]~2_combout\,
	datad => \Unit1|unit2|Mux135~2_combout\,
	combout => \Unit1|unit2|Mux135~3_combout\);

-- Location: LCCOMB_X98_Y40_N14
\Unit1|unit2|Mux135~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit2|Mux135~3_combout\))) # (!\address[3]~input_o\ & (\Unit1|unit2|Mux135~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux135~5_combout\,
	datad => \Unit1|unit2|Mux135~3_combout\,
	combout => \Unit1|unit2|Mux135~6_combout\);

-- Location: LCCOMB_X99_Y35_N18
\Unit1|unit2|memory~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~259_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(56))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][3][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(56),
	datac => \Unit1|unit2|memory[5][3][8]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~259_combout\);

-- Location: LCCOMB_X99_Y35_N6
\Unit1|unit2|memory[5][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~259_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][8]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~259_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][8]~1_combout\);

-- Location: LCCOMB_X99_Y35_N4
\Unit1|unit2|memory[5][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][8]~4_combout\ = \Unit1|unit2|memory[5][3][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[5][3][8]~4_combout\);

-- Location: FF_X99_Y35_N29
\Unit1|unit2|memory[5][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y35_N28
\Unit1|unit2|memory[5][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][8]~3_combout\ = \Unit1|unit2|memory[5][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][8]~3_combout\);

-- Location: LCCOMB_X99_Y35_N22
\Unit1|unit2|memory[5][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~259_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][8]~3_combout\,
	datab => \Unit1|unit2|memory~259_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][3][8]~2_combout\);

-- Location: LCCOMB_X106_Y34_N12
\Unit1|unit2|memory~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~256_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(24))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(24),
	datac => \Unit1|unit2|memory[5][1][8]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~256_combout\);

-- Location: LCCOMB_X106_Y34_N10
\Unit1|unit2|memory[5][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~256_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][8]~1_combout\,
	datab => \Unit1|unit2|memory~256_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][8]~1_combout\);

-- Location: LCCOMB_X105_Y34_N16
\Unit1|unit2|memory[5][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[5][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datac => \Unit1|unit2|memory[5][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][8]~4_combout\);

-- Location: FF_X106_Y34_N29
\Unit1|unit2|memory[5][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][8]~_emulated_q\);

-- Location: LCCOMB_X106_Y34_N28
\Unit1|unit2|memory[5][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][8]~3_combout\ = \Unit1|unit2|memory[5][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][8]~3_combout\);

-- Location: LCCOMB_X106_Y34_N14
\Unit1|unit2|memory[5][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~256_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][1][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][1][8]~3_combout\,
	datad => \Unit1|unit2|memory~256_combout\,
	combout => \Unit1|unit2|memory[5][1][8]~2_combout\);

-- Location: LCCOMB_X101_Y40_N30
\Unit1|unit2|memory~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~257_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(40))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][2][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|data_block\(40),
	datad => \Unit1|unit2|memory[5][2][8]~2_combout\,
	combout => \Unit1|unit2|memory~257_combout\);

-- Location: LCCOMB_X101_Y40_N6
\Unit1|unit2|memory[5][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~257_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][8]~1_combout\,
	datac => \Unit1|unit2|memory~257_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][8]~1_combout\);

-- Location: LCCOMB_X101_Y40_N4
\Unit1|unit2|memory[5][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][8]~4_combout\ = \Unit1|unit2|memory[5][2][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[5][2][8]~4_combout\);

-- Location: FF_X101_Y40_N25
\Unit1|unit2|memory[5][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][8]~_emulated_q\);

-- Location: LCCOMB_X101_Y40_N24
\Unit1|unit2|memory[5][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][8]~3_combout\ = \Unit1|unit2|memory[5][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][8]~3_combout\);

-- Location: LCCOMB_X101_Y40_N14
\Unit1|unit2|memory[5][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~257_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][8]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~257_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][2][8]~2_combout\);

-- Location: LCCOMB_X99_Y35_N26
\Unit1|unit2|memory~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~258_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(8))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(8),
	datab => \Unit1|unit2|memory[5][0][8]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~258_combout\);

-- Location: LCCOMB_X99_Y35_N16
\Unit1|unit2|memory[5][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~258_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~258_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[5][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][8]~1_combout\);

-- Location: LCCOMB_X99_Y39_N22
\Unit1|unit2|memory[5][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[5][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[5][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][8]~4_combout\);

-- Location: FF_X99_Y39_N13
\Unit1|unit2|memory[5][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y39_N12
\Unit1|unit2|memory[5][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][8]~3_combout\ = \Unit1|unit2|memory[5][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][8]~3_combout\);

-- Location: LCCOMB_X100_Y40_N20
\Unit1|unit2|memory[5][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~258_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~258_combout\,
	datac => \Unit1|unit2|memory[5][0][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][8]~2_combout\);

-- Location: LCCOMB_X100_Y40_N0
\Unit1|unit2|Mux135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][8]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[5][0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][2][8]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~0_combout\);

-- Location: LCCOMB_X100_Y40_N18
\Unit1|unit2|Mux135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux135~0_combout\ & (\Unit1|unit2|memory[5][3][8]~2_combout\)) # (!\Unit1|unit2|Mux135~0_combout\ & ((\Unit1|unit2|memory[5][1][8]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux135~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[5][3][8]~2_combout\,
	datac => \Unit1|unit2|memory[5][1][8]~2_combout\,
	datad => \Unit1|unit2|Mux135~0_combout\,
	combout => \Unit1|unit2|Mux135~1_combout\);

-- Location: LCCOMB_X98_Y40_N8
\Unit1|unit2|Mux135~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux135~6_combout\ & (\Unit1|unit2|Mux135~8_combout\)) # (!\Unit1|unit2|Mux135~6_combout\ & ((\Unit1|unit2|Mux135~1_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux135~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux135~8_combout\,
	datac => \Unit1|unit2|Mux135~6_combout\,
	datad => \Unit1|unit2|Mux135~1_combout\,
	combout => \Unit1|unit2|Mux135~9_combout\);

-- Location: LCCOMB_X96_Y39_N12
\Unit1|unit2|memory~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~280_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(40))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][2][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|data_block\(40),
	datad => \Unit1|unit2|memory[0][2][8]~2_combout\,
	combout => \Unit1|unit2|memory~280_combout\);

-- Location: LCCOMB_X96_Y39_N16
\Unit1|unit2|memory[0][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~280_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][8]~1_combout\,
	datac => \Unit1|unit2|memory~280_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][8]~1_combout\);

-- Location: LCCOMB_X96_Y39_N14
\Unit1|unit2|memory[0][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][8]~4_combout\ = \Unit1|unit2|memory[0][2][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[0][2][8]~4_combout\);

-- Location: FF_X96_Y39_N19
\Unit1|unit2|memory[0][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][8]~_emulated_q\);

-- Location: LCCOMB_X96_Y39_N18
\Unit1|unit2|memory[0][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][8]~3_combout\ = \Unit1|unit2|memory[0][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][8]~3_combout\);

-- Location: LCCOMB_X96_Y39_N0
\Unit1|unit2|memory[0][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~280_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][2][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][8]~3_combout\,
	datac => \Unit1|unit2|memory~280_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][8]~2_combout\);

-- Location: LCCOMB_X97_Y40_N6
\Unit1|unit2|memory~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~283_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(56))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][3][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(56),
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[0][3][8]~2_combout\,
	combout => \Unit1|unit2|memory~283_combout\);

-- Location: LCCOMB_X97_Y40_N20
\Unit1|unit2|memory[0][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~283_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][8]~1_combout\,
	datac => \Unit1|unit2|memory~283_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][8]~1_combout\);

-- Location: LCCOMB_X97_Y40_N8
\Unit1|unit2|memory[0][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[0][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[0][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][8]~4_combout\);

-- Location: FF_X97_Y40_N23
\Unit1|unit2|memory[0][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][8]~_emulated_q\);

-- Location: LCCOMB_X97_Y40_N22
\Unit1|unit2|memory[0][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][8]~3_combout\ = \Unit1|unit2|memory[0][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][8]~3_combout\);

-- Location: LCCOMB_X97_Y40_N16
\Unit1|unit2|memory[0][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~283_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][3][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][8]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~283_combout\,
	combout => \Unit1|unit2|memory[0][3][8]~2_combout\);

-- Location: LCCOMB_X99_Y40_N24
\Unit1|unit2|memory~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~281_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(24)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][1][8]~2_combout\,
	datad => \Unit1|data_block\(24),
	combout => \Unit1|unit2|memory~281_combout\);

-- Location: LCCOMB_X99_Y40_N10
\Unit1|unit2|memory[0][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~281_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][8]~1_combout\,
	datac => \Unit1|unit2|memory~281_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][8]~1_combout\);

-- Location: LCCOMB_X98_Y40_N30
\Unit1|unit2|memory[0][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[0][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[0][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][8]~4_combout\);

-- Location: FF_X99_Y40_N15
\Unit1|unit2|memory[0][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y40_N14
\Unit1|unit2|memory[0][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][8]~3_combout\ = \Unit1|unit2|memory[0][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][8]~3_combout\);

-- Location: LCCOMB_X99_Y40_N4
\Unit1|unit2|memory[0][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~281_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][1][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][8]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~281_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][8]~2_combout\);

-- Location: LCCOMB_X100_Y39_N12
\Unit1|unit2|memory~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~282_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(8))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(8),
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|unit2|memory[0][0][8]~2_combout\,
	combout => \Unit1|unit2|memory~282_combout\);

-- Location: LCCOMB_X100_Y39_N28
\Unit1|unit2|memory[0][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~282_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][8]~1_combout\,
	datac => \Unit1|unit2|memory~282_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][8]~1_combout\);

-- Location: LCCOMB_X99_Y39_N4
\Unit1|unit2|memory[0][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[0][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[0][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][8]~4_combout\);

-- Location: FF_X100_Y39_N27
\Unit1|unit2|memory[0][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][8]~_emulated_q\);

-- Location: LCCOMB_X100_Y39_N26
\Unit1|unit2|memory[0][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][8]~3_combout\ = \Unit1|unit2|memory[0][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][8]~3_combout\);

-- Location: LCCOMB_X100_Y39_N24
\Unit1|unit2|memory[0][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~282_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][8]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~282_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][0][8]~2_combout\);

-- Location: LCCOMB_X99_Y40_N16
\Unit1|unit2|Mux135~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~14_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[0][1][8]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[0][0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][1][8]~2_combout\,
	datad => \Unit1|unit2|memory[0][0][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~14_combout\);

-- Location: LCCOMB_X98_Y40_N22
\Unit1|unit2|Mux135~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux135~14_combout\ & ((\Unit1|unit2|memory[0][3][8]~2_combout\))) # (!\Unit1|unit2|Mux135~14_combout\ & (\Unit1|unit2|memory[0][2][8]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux135~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][2][8]~2_combout\,
	datac => \Unit1|unit2|memory[0][3][8]~2_combout\,
	datad => \Unit1|unit2|Mux135~14_combout\,
	combout => \Unit1|unit2|Mux135~15_combout\);

-- Location: LCCOMB_X99_Y36_N20
\Unit1|unit2|memory~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~276_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(24)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][1][8]~2_combout\,
	datad => \Unit1|data_block\(24),
	combout => \Unit1|unit2|memory~276_combout\);

-- Location: LCCOMB_X99_Y36_N10
\Unit1|unit2|memory[1][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~276_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][8]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~276_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][8]~1_combout\);

-- Location: LCCOMB_X99_Y36_N22
\Unit1|unit2|memory[1][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[1][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[1][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][8]~4_combout\);

-- Location: FF_X99_Y36_N3
\Unit1|unit2|memory[1][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y36_N2
\Unit1|unit2|memory[1][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][8]~3_combout\ = \Unit1|unit2|memory[1][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][8]~3_combout\);

-- Location: LCCOMB_X99_Y36_N12
\Unit1|unit2|memory[1][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~276_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][8]~3_combout\,
	datab => \Unit1|unit2|memory~276_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][8]~2_combout\);

-- Location: LCCOMB_X105_Y37_N2
\Unit1|unit2|memory~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~277_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(40)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|unit2|memory[1][2][8]~2_combout\,
	datad => \Unit1|data_block\(40),
	combout => \Unit1|unit2|memory~277_combout\);

-- Location: LCCOMB_X105_Y37_N24
\Unit1|unit2|memory[1][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~277_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~277_combout\,
	datab => \Unit1|unit2|memory[1][2][8]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][8]~1_combout\);

-- Location: LCCOMB_X105_Y37_N26
\Unit1|unit2|memory[1][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[1][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[1][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][8]~4_combout\);

-- Location: FF_X105_Y37_N1
\Unit1|unit2|memory[1][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][8]~_emulated_q\);

-- Location: LCCOMB_X105_Y37_N0
\Unit1|unit2|memory[1][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][8]~3_combout\ = \Unit1|unit2|memory[1][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][8]~3_combout\);

-- Location: LCCOMB_X105_Y37_N10
\Unit1|unit2|memory[1][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~277_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~277_combout\,
	datab => \Unit1|unit2|memory[1][2][8]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][2][8]~2_combout\);

-- Location: LCCOMB_X98_Y33_N28
\Unit1|unit2|memory~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~278_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(8))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][0][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(8),
	datad => \Unit1|unit2|memory[1][0][8]~2_combout\,
	combout => \Unit1|unit2|memory~278_combout\);

-- Location: LCCOMB_X98_Y33_N24
\Unit1|unit2|memory[1][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~278_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][0][8]~1_combout\,
	datac => \Unit1|unit2|memory~278_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][8]~1_combout\);

-- Location: LCCOMB_X99_Y33_N8
\Unit1|unit2|memory[1][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[1][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[1][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][8]~4_combout\);

-- Location: FF_X98_Y33_N17
\Unit1|unit2|memory[1][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][8]~_emulated_q\);

-- Location: LCCOMB_X98_Y33_N16
\Unit1|unit2|memory[1][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][8]~3_combout\ = \Unit1|unit2|memory[1][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][8]~3_combout\);

-- Location: LCCOMB_X98_Y33_N18
\Unit1|unit2|memory[1][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~278_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~278_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][0][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][8]~2_combout\);

-- Location: LCCOMB_X98_Y40_N26
\Unit1|unit2|Mux135~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~12_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[1][2][8]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[1][0][8]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[1][2][8]~2_combout\,
	datad => \Unit1|unit2|memory[1][0][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~12_combout\);

-- Location: LCCOMB_X97_Y40_N10
\Unit1|unit2|memory~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~279_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(56)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][8]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(56),
	combout => \Unit1|unit2|memory~279_combout\);

-- Location: LCCOMB_X97_Y40_N14
\Unit1|unit2|memory[1][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~279_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][3][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~279_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][3][8]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][8]~1_combout\);

-- Location: LCCOMB_X106_Y40_N24
\Unit1|unit2|memory[1][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[1][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[1][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][8]~4_combout\);

-- Location: FF_X106_Y40_N15
\Unit1|unit2|memory[1][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][8]~_emulated_q\);

-- Location: LCCOMB_X106_Y40_N14
\Unit1|unit2|memory[1][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][8]~3_combout\ = \Unit1|unit2|memory[1][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][8]~3_combout\);

-- Location: LCCOMB_X106_Y40_N8
\Unit1|unit2|memory[1][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~279_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~279_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[1][3][8]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][3][8]~2_combout\);

-- Location: LCCOMB_X98_Y40_N12
\Unit1|unit2|Mux135~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux135~12_combout\ & ((\Unit1|unit2|memory[1][3][8]~2_combout\))) # (!\Unit1|unit2|Mux135~12_combout\ & (\Unit1|unit2|memory[1][1][8]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux135~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][1][8]~2_combout\,
	datac => \Unit1|unit2|Mux135~12_combout\,
	datad => \Unit1|unit2|memory[1][3][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~13_combout\);

-- Location: LCCOMB_X98_Y40_N24
\Unit1|unit2|Mux135~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~16_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|Mux135~13_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit2|Mux135~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux135~15_combout\,
	datad => \Unit1|unit2|Mux135~13_combout\,
	combout => \Unit1|unit2|Mux135~16_combout\);

-- Location: LCCOMB_X96_Y41_N2
\Unit1|unit2|memory~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~287_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(56))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][3][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(56),
	datac => \Unit1|unit2|memory[3][3][8]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~287_combout\);

-- Location: LCCOMB_X96_Y41_N18
\Unit1|unit2|memory[3][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~287_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][3][8]~1_combout\,
	datac => \Unit1|unit2|memory~287_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][8]~1_combout\);

-- Location: LCCOMB_X96_Y41_N8
\Unit1|unit2|memory[3][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[3][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[3][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][8]~4_combout\);

-- Location: FF_X96_Y41_N25
\Unit1|unit2|memory[3][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][8]~_emulated_q\);

-- Location: LCCOMB_X96_Y41_N24
\Unit1|unit2|memory[3][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][8]~3_combout\ = \Unit1|unit2|memory[3][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][8]~3_combout\);

-- Location: LCCOMB_X96_Y41_N22
\Unit1|unit2|memory[3][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~287_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][3][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][3][8]~3_combout\,
	datac => \Unit1|unit2|memory~287_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][3][8]~2_combout\);

-- Location: LCCOMB_X95_Y37_N14
\Unit1|unit2|memory~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~284_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(24)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][8]~2_combout\,
	datac => \Unit1|data_block\(24),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~284_combout\);

-- Location: LCCOMB_X95_Y37_N6
\Unit1|unit2|memory[3][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~284_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][8]~1_combout\,
	datac => \Unit1|unit2|memory~284_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][8]~1_combout\);

-- Location: LCCOMB_X95_Y37_N28
\Unit1|unit2|memory[3][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][8]~4_combout\ = \Unit1|unit2|memory[3][1][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[3][1][8]~4_combout\);

-- Location: FF_X95_Y37_N9
\Unit1|unit2|memory[3][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][8]~_emulated_q\);

-- Location: LCCOMB_X95_Y37_N8
\Unit1|unit2|memory[3][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][8]~3_combout\ = \Unit1|unit2|memory[3][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][8]~3_combout\);

-- Location: LCCOMB_X95_Y37_N10
\Unit1|unit2|memory[3][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~284_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~284_combout\,
	datac => \Unit1|unit2|memory[3][1][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][8]~2_combout\);

-- Location: LCCOMB_X101_Y40_N2
\Unit1|unit2|memory~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~285_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(40))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|data_block\(40),
	datac => \Unit1|unit2|memory[3][2][8]~2_combout\,
	combout => \Unit1|unit2|memory~285_combout\);

-- Location: LCCOMB_X101_Y40_N16
\Unit1|unit2|memory[3][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~285_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][8]~1_combout\,
	datac => \Unit1|unit2|memory~285_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][8]~1_combout\);

-- Location: LCCOMB_X101_Y40_N20
\Unit1|unit2|memory[3][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[3][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[3][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][8]~4_combout\);

-- Location: FF_X101_Y40_N13
\Unit1|unit2|memory[3][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][8]~_emulated_q\);

-- Location: LCCOMB_X101_Y40_N12
\Unit1|unit2|memory[3][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][8]~3_combout\ = \Unit1|unit2|memory[3][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][8]~3_combout\);

-- Location: LCCOMB_X101_Y40_N26
\Unit1|unit2|memory[3][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~285_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~285_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][2][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][8]~2_combout\);

-- Location: LCCOMB_X99_Y35_N10
\Unit1|unit2|memory~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~286_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(8)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][8]~2_combout\,
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(8),
	combout => \Unit1|unit2|memory~286_combout\);

-- Location: LCCOMB_X99_Y35_N20
\Unit1|unit2|memory[3][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~286_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][0][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~286_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[3][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][8]~1_combout\);

-- Location: LCCOMB_X99_Y35_N24
\Unit1|unit2|memory[3][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][8]~4_combout\ = \Unit1|unit2|memory[3][0][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][0][8]~1_combout\,
	datad => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[3][0][8]~4_combout\);

-- Location: FF_X99_Y35_N1
\Unit1|unit2|memory[3][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y35_N0
\Unit1|unit2|memory[3][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][8]~3_combout\ = \Unit1|unit2|memory[3][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][8]~3_combout\);

-- Location: LCCOMB_X99_Y35_N30
\Unit1|unit2|memory[3][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~286_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~286_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][0][8]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][8]~2_combout\);

-- Location: LCCOMB_X96_Y41_N16
\Unit1|unit2|Mux135~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][8]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[3][0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][2][8]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~17_combout\);

-- Location: LCCOMB_X96_Y41_N30
\Unit1|unit2|Mux135~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux135~17_combout\ & (\Unit1|unit2|memory[3][3][8]~2_combout\)) # (!\Unit1|unit2|Mux135~17_combout\ & ((\Unit1|unit2|memory[3][1][8]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux135~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][8]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][1][8]~2_combout\,
	datad => \Unit1|unit2|Mux135~17_combout\,
	combout => \Unit1|unit2|Mux135~18_combout\);

-- Location: LCCOMB_X99_Y41_N6
\Unit1|unit2|memory~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~275_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(56)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][8]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(56),
	combout => \Unit1|unit2|memory~275_combout\);

-- Location: LCCOMB_X99_Y41_N12
\Unit1|unit2|memory[2][3][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~275_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][8]~1_combout\,
	datac => \Unit1|unit2|memory~275_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][8]~1_combout\);

-- Location: LCCOMB_X99_Y41_N16
\Unit1|unit2|memory[2][3][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[2][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(8),
	datac => \Unit1|unit2|memory[2][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][8]~4_combout\);

-- Location: FF_X99_Y41_N25
\Unit1|unit2|memory[2][3][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y41_N24
\Unit1|unit2|memory[2][3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][8]~3_combout\ = \Unit1|unit2|memory[2][3][8]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][8]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][8]~3_combout\);

-- Location: LCCOMB_X99_Y41_N30
\Unit1|unit2|memory[2][3][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~275_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][3][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][8]~3_combout\,
	datac => \Unit1|unit2|memory~275_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][3][8]~2_combout\);

-- Location: LCCOMB_X99_Y41_N26
\Unit1|unit2|memory~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~272_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(40))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][2][8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(40),
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|unit2|memory[2][2][8]~2_combout\,
	combout => \Unit1|unit2|memory~272_combout\);

-- Location: LCCOMB_X99_Y41_N10
\Unit1|unit2|memory[2][2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~272_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][8]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~272_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][8]~1_combout\);

-- Location: LCCOMB_X99_Y41_N4
\Unit1|unit2|memory[2][2][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[2][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(8),
	datad => \Unit1|unit2|memory[2][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][8]~4_combout\);

-- Location: FF_X99_Y41_N21
\Unit1|unit2|memory[2][2][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][8]~_emulated_q\);

-- Location: LCCOMB_X99_Y41_N20
\Unit1|unit2|memory[2][2][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][8]~3_combout\ = \Unit1|unit2|memory[2][2][8]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][8]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][8]~3_combout\);

-- Location: LCCOMB_X99_Y41_N22
\Unit1|unit2|memory[2][2][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~272_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][2][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][8]~3_combout\,
	datac => \Unit1|unit2|memory~272_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][8]~2_combout\);

-- Location: LCCOMB_X97_Y40_N4
\Unit1|unit2|memory~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~273_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(24)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][1][8]~2_combout\,
	datad => \Unit1|data_block\(24),
	combout => \Unit1|unit2|memory~273_combout\);

-- Location: LCCOMB_X97_Y40_N24
\Unit1|unit2|memory[2][1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~273_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][8]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~273_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][8]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][8]~1_combout\);

-- Location: LCCOMB_X97_Y40_N0
\Unit1|unit2|memory[2][1][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][8]~4_combout\ = \Unit1|tempDataIn\(8) $ (\Unit1|unit2|memory[2][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(8),
	datac => \Unit1|unit2|memory[2][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][8]~4_combout\);

-- Location: FF_X97_Y40_N1
\Unit1|unit2|memory[2][1][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[2][1][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][8]~_emulated_q\);

-- Location: LCCOMB_X97_Y40_N18
\Unit1|unit2|memory[2][1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][8]~3_combout\ = \Unit1|unit2|memory[2][1][8]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][8]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][8]~3_combout\);

-- Location: LCCOMB_X97_Y40_N12
\Unit1|unit2|memory[2][1][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~273_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][1][8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[2][1][8]~3_combout\,
	datad => \Unit1|unit2|memory~273_combout\,
	combout => \Unit1|unit2|memory[2][1][8]~2_combout\);

-- Location: LCCOMB_X91_Y36_N26
\Unit1|unit2|memory~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~274_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(8)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][8]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][8]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(8),
	combout => \Unit1|unit2|memory~274_combout\);

-- Location: LCCOMB_X91_Y36_N0
\Unit1|unit2|memory[2][0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][8]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~274_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][0][8]~1_combout\,
	datac => \Unit1|unit2|memory~274_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][8]~1_combout\);

-- Location: LCCOMB_X92_Y36_N30
\Unit1|unit2|memory[2][0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][8]~4_combout\ = \Unit1|unit2|memory[2][0][8]~1_combout\ $ (\Unit1|tempDataIn\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][8]~1_combout\,
	datac => \Unit1|tempDataIn\(8),
	combout => \Unit1|unit2|memory[2][0][8]~4_combout\);

-- Location: FF_X91_Y36_N17
\Unit1|unit2|memory[2][0][8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][8]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][8]~_emulated_q\);

-- Location: LCCOMB_X91_Y36_N16
\Unit1|unit2|memory[2][0][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][8]~3_combout\ = \Unit1|unit2|memory[2][0][8]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][8]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][8]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][8]~3_combout\);

-- Location: LCCOMB_X91_Y36_N6
\Unit1|unit2|memory[2][0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][8]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~274_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~274_combout\,
	datab => \Unit1|unit2|memory[2][0][8]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][8]~2_combout\);

-- Location: LCCOMB_X98_Y40_N6
\Unit1|unit2|Mux135~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~10_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|memory[2][1][8]~2_combout\) # ((\address[1]~input_o\)))) # (!\address[0]~input_o\ & (((!\address[1]~input_o\ & \Unit1|unit2|memory[2][0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][8]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[2][0][8]~2_combout\,
	combout => \Unit1|unit2|Mux135~10_combout\);

-- Location: LCCOMB_X98_Y40_N0
\Unit1|unit2|Mux135~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux135~10_combout\ & (\Unit1|unit2|memory[2][3][8]~2_combout\)) # (!\Unit1|unit2|Mux135~10_combout\ & ((\Unit1|unit2|memory[2][2][8]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux135~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][8]~2_combout\,
	datab => \Unit1|unit2|memory[2][2][8]~2_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|Mux135~10_combout\,
	combout => \Unit1|unit2|Mux135~11_combout\);

-- Location: LCCOMB_X98_Y40_N2
\Unit1|unit2|Mux135~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux135~16_combout\ & (\Unit1|unit2|Mux135~18_combout\)) # (!\Unit1|unit2|Mux135~16_combout\ & ((\Unit1|unit2|Mux135~11_combout\))))) # (!\address[3]~input_o\ & 
-- (\Unit1|unit2|Mux135~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux135~16_combout\,
	datac => \Unit1|unit2|Mux135~18_combout\,
	datad => \Unit1|unit2|Mux135~11_combout\,
	combout => \Unit1|unit2|Mux135~19_combout\);

-- Location: LCCOMB_X98_Y40_N20
\Unit1|unit2|Mux135~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux135~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux135~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux135~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux135~9_combout\,
	datad => \Unit1|unit2|Mux135~19_combout\,
	combout => \Unit1|unit2|Mux135~20_combout\);

-- Location: FF_X98_Y40_N21
\Unit1|unit2|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux135~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(8));

-- Location: LCCOMB_X99_Y28_N20
\Unit1|data_out_cpu[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[8]~feeder_combout\ = \Unit1|unit2|data_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|data_out\(8),
	combout => \Unit1|data_out_cpu[8]~feeder_combout\);

-- Location: FF_X99_Y28_N21
\Unit1|data_out_cpu[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[8]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(8));

-- Location: LCCOMB_X107_Y28_N10
\data_out[8]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[8]~reg0feeder_combout\ = \Unit1|data_out_cpu\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(8),
	combout => \data_out[8]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N11
\data_out[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[8]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[8]~reg0_q\);

-- Location: M9K_X104_Y38_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008040201008040201008040201008",
	mem_init2 => X"04020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000502D2C3E65652E4A09",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X103_Y38_N14
\Unit1|data_block[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[57]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|altsyncram_component|auto_generated|q_a\(57),
	combout => \Unit1|data_block[57]~feeder_combout\);

-- Location: FF_X103_Y38_N15
\Unit1|data_block[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[57]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(57));

-- Location: LCCOMB_X96_Y36_N22
\Unit1|unit2|memory~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~291_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][9]~2_combout\,
	datac => \Unit1|data_block\(57),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~291_combout\);

-- Location: IOIBUF_X115_Y45_N15
\data_in[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(9),
	o => \data_in[9]~input_o\);

-- Location: FF_X106_Y41_N11
\Unit1|tempDataIn[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[9]~input_o\,
	sload => VCC,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(9));

-- Location: LCCOMB_X96_Y36_N28
\Unit1|unit2|memory[5][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~291_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][9]~1_combout\,
	datac => \Unit1|unit2|memory~291_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][9]~1_combout\);

-- Location: LCCOMB_X96_Y36_N0
\Unit1|unit2|memory[5][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[5][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[5][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][9]~4_combout\);

-- Location: FF_X96_Y36_N13
\Unit1|unit2|memory[5][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y36_N12
\Unit1|unit2|memory[5][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][9]~3_combout\ = \Unit1|unit2|memory[5][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][9]~3_combout\);

-- Location: LCCOMB_X96_Y36_N26
\Unit1|unit2|memory[5][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~291_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][3][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~291_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[5][3][9]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][3][9]~2_combout\);

-- Location: LCCOMB_X103_Y38_N24
\Unit1|data_block[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[25]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|altsyncram_component|auto_generated|q_a\(25),
	combout => \Unit1|data_block[25]~feeder_combout\);

-- Location: FF_X103_Y38_N25
\Unit1|data_block[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[25]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(25));

-- Location: LCCOMB_X97_Y41_N10
\Unit1|unit2|memory~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~288_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(25))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(25),
	datad => \Unit1|unit2|memory[5][1][9]~2_combout\,
	combout => \Unit1|unit2|memory~288_combout\);

-- Location: LCCOMB_X97_Y41_N18
\Unit1|unit2|memory[5][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~288_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][1][9]~1_combout\,
	datac => \Unit1|unit2|memory~288_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][9]~1_combout\);

-- Location: LCCOMB_X97_Y41_N4
\Unit1|unit2|memory[5][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[5][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(9),
	datac => \Unit1|unit2|memory[5][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][9]~4_combout\);

-- Location: FF_X97_Y41_N17
\Unit1|unit2|memory[5][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y41_N16
\Unit1|unit2|memory[5][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][9]~3_combout\ = \Unit1|unit2|memory[5][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][9]~3_combout\);

-- Location: LCCOMB_X97_Y41_N26
\Unit1|unit2|memory[5][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~288_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][1][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][9]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~288_combout\,
	combout => \Unit1|unit2|memory[5][1][9]~2_combout\);

-- Location: LCCOMB_X103_Y38_N16
\Unit1|data_block[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[9]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(9),
	combout => \Unit1|data_block[9]~feeder_combout\);

-- Location: FF_X103_Y38_N17
\Unit1|data_block[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[9]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(9));

-- Location: LCCOMB_X96_Y34_N2
\Unit1|unit2|memory~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~290_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(9))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(9),
	datac => \Unit1|unit2|memory[5][0][9]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~290_combout\);

-- Location: LCCOMB_X96_Y34_N0
\Unit1|unit2|memory[5][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~290_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][9]~1_combout\,
	datab => \Unit1|unit2|memory~290_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][9]~1_combout\);

-- Location: LCCOMB_X97_Y34_N10
\Unit1|unit2|memory[5][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][9]~4_combout\ = \Unit1|unit2|memory[5][0][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[5][0][9]~4_combout\);

-- Location: FF_X96_Y34_N7
\Unit1|unit2|memory[5][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y34_N6
\Unit1|unit2|memory[5][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][9]~3_combout\ = \Unit1|unit2|memory[5][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][9]~3_combout\);

-- Location: LCCOMB_X96_Y34_N8
\Unit1|unit2|memory[5][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~290_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~290_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[5][0][9]~3_combout\,
	combout => \Unit1|unit2|memory[5][0][9]~2_combout\);

-- Location: LCCOMB_X103_Y38_N22
\Unit1|data_block[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[41]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(41),
	combout => \Unit1|data_block[41]~feeder_combout\);

-- Location: FF_X103_Y38_N23
\Unit1|data_block[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[41]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(41));

-- Location: LCCOMB_X94_Y37_N14
\Unit1|unit2|memory~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~289_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(41)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][9]~2_combout\,
	datac => \Unit1|data_block\(41),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~289_combout\);

-- Location: LCCOMB_X94_Y37_N12
\Unit1|unit2|memory[5][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~289_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~289_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][9]~1_combout\);

-- Location: LCCOMB_X94_Y37_N8
\Unit1|unit2|memory[5][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][9]~4_combout\ = \Unit1|unit2|memory[5][2][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[5][2][9]~4_combout\);

-- Location: FF_X94_Y37_N25
\Unit1|unit2|memory[5][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][9]~_emulated_q\);

-- Location: LCCOMB_X94_Y37_N24
\Unit1|unit2|memory[5][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][9]~3_combout\ = \Unit1|unit2|memory[5][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][9]~3_combout\);

-- Location: LCCOMB_X94_Y37_N30
\Unit1|unit2|memory[5][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~289_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~289_combout\,
	datab => \Unit1|unit2|memory[5][2][9]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][2][9]~2_combout\);

-- Location: LCCOMB_X96_Y34_N20
\Unit1|unit2|Mux134~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][9]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[5][0][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][0][9]~2_combout\,
	datad => \Unit1|unit2|memory[5][2][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~0_combout\);

-- Location: LCCOMB_X96_Y34_N22
\Unit1|unit2|Mux134~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux134~0_combout\ & (\Unit1|unit2|memory[5][3][9]~2_combout\)) # (!\Unit1|unit2|Mux134~0_combout\ & ((\Unit1|unit2|memory[5][1][9]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux134~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[5][3][9]~2_combout\,
	datac => \Unit1|unit2|memory[5][1][9]~2_combout\,
	datad => \Unit1|unit2|Mux134~0_combout\,
	combout => \Unit1|unit2|Mux134~1_combout\);

-- Location: LCCOMB_X97_Y41_N6
\Unit1|unit2|memory~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~300_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(25))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(25),
	datab => \Unit1|unit2|memory[7][1][9]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~300_combout\);

-- Location: LCCOMB_X97_Y41_N28
\Unit1|unit2|memory[7][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~300_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][9]~1_combout\,
	datac => \Unit1|unit2|memory~300_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][9]~1_combout\);

-- Location: LCCOMB_X97_Y41_N12
\Unit1|unit2|memory[7][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[7][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[7][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][9]~4_combout\);

-- Location: FF_X97_Y41_N25
\Unit1|unit2|memory[7][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y41_N24
\Unit1|unit2|memory[7][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][9]~3_combout\ = \Unit1|unit2|memory[7][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][9]~3_combout\);

-- Location: LCCOMB_X97_Y41_N30
\Unit1|unit2|memory[7][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~300_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][9]~3_combout\,
	datab => \Unit1|unit2|memory~300_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][9]~2_combout\);

-- Location: LCCOMB_X110_Y40_N10
\Unit1|unit2|memory~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~303_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datab => \Unit1|unit2|memory[7][3][9]~2_combout\,
	datad => \Unit1|data_block\(57),
	combout => \Unit1|unit2|memory~303_combout\);

-- Location: LCCOMB_X110_Y40_N24
\Unit1|unit2|memory[7][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~303_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][3][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~303_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][3][9]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][9]~1_combout\);

-- Location: LCCOMB_X106_Y40_N26
\Unit1|unit2|memory[7][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][9]~4_combout\ = \Unit1|unit2|memory[7][3][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][3][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[7][3][9]~4_combout\);

-- Location: FF_X110_Y40_N5
\Unit1|unit2|memory[7][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][9]~_emulated_q\);

-- Location: LCCOMB_X110_Y40_N4
\Unit1|unit2|memory[7][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][9]~3_combout\ = \Unit1|unit2|memory[7][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][9]~3_combout\);

-- Location: LCCOMB_X110_Y40_N14
\Unit1|unit2|memory[7][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~303_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~303_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[7][3][9]~3_combout\,
	combout => \Unit1|unit2|memory[7][3][9]~2_combout\);

-- Location: LCCOMB_X100_Y39_N0
\Unit1|unit2|memory~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~302_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(9)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][9]~2_combout\,
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(9),
	combout => \Unit1|unit2|memory~302_combout\);

-- Location: LCCOMB_X100_Y39_N2
\Unit1|unit2|memory[7][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~302_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][0][9]~1_combout\,
	datac => \Unit1|unit2|memory~302_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][9]~1_combout\);

-- Location: LCCOMB_X100_Y39_N14
\Unit1|unit2|memory[7][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][9]~4_combout\ = \Unit1|unit2|memory[7][0][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][9]~1_combout\,
	datac => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[7][0][9]~4_combout\);

-- Location: FF_X100_Y39_N31
\Unit1|unit2|memory[7][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][9]~_emulated_q\);

-- Location: LCCOMB_X100_Y39_N30
\Unit1|unit2|memory[7][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][9]~3_combout\ = \Unit1|unit2|memory[7][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][9]~3_combout\);

-- Location: LCCOMB_X100_Y39_N16
\Unit1|unit2|memory[7][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~302_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][0][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][9]~3_combout\,
	datab => \Unit1|unit2|memory~302_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][9]~2_combout\);

-- Location: LCCOMB_X96_Y39_N4
\Unit1|unit2|memory~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~301_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(41))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(41),
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][2][9]~2_combout\,
	combout => \Unit1|unit2|memory~301_combout\);

-- Location: LCCOMB_X96_Y39_N2
\Unit1|unit2|memory[7][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~301_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][9]~1_combout\,
	datac => \Unit1|unit2|memory~301_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][9]~1_combout\);

-- Location: LCCOMB_X96_Y39_N30
\Unit1|unit2|memory[7][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[7][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[7][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][9]~4_combout\);

-- Location: FF_X96_Y39_N7
\Unit1|unit2|memory[7][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y39_N6
\Unit1|unit2|memory[7][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][9]~3_combout\ = \Unit1|unit2|memory[7][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][9]~3_combout\);

-- Location: LCCOMB_X96_Y39_N24
\Unit1|unit2|memory[7][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~301_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~301_combout\,
	datac => \Unit1|unit2|memory[7][2][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][9]~2_combout\);

-- Location: LCCOMB_X96_Y39_N20
\Unit1|unit2|Mux134~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[7][2][9]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][0][9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][0][9]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~7_combout\);

-- Location: LCCOMB_X96_Y34_N14
\Unit1|unit2|Mux134~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux134~7_combout\ & ((\Unit1|unit2|memory[7][3][9]~2_combout\))) # (!\Unit1|unit2|Mux134~7_combout\ & (\Unit1|unit2|memory[7][1][9]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux134~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][9]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][3][9]~2_combout\,
	datad => \Unit1|unit2|Mux134~7_combout\,
	combout => \Unit1|unit2|Mux134~8_combout\);

-- Location: LCCOMB_X96_Y42_N26
\Unit1|unit2|memory~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~292_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(41)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][9]~2_combout\,
	datab => \Unit1|data_block\(41),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~292_combout\);

-- Location: LCCOMB_X96_Y42_N16
\Unit1|unit2|memory[6][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~292_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][2][9]~1_combout\,
	datac => \Unit1|unit2|memory~292_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][9]~1_combout\);

-- Location: LCCOMB_X96_Y42_N8
\Unit1|unit2|memory[6][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[6][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[6][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][9]~4_combout\);

-- Location: FF_X96_Y42_N1
\Unit1|unit2|memory[6][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y42_N0
\Unit1|unit2|memory[6][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][9]~3_combout\ = \Unit1|unit2|memory[6][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][9]~3_combout\);

-- Location: LCCOMB_X96_Y42_N22
\Unit1|unit2|memory[6][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~292_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~292_combout\,
	datab => \Unit1|unit2|memory[6][2][9]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][2][9]~2_combout\);

-- Location: LCCOMB_X95_Y32_N10
\Unit1|unit2|memory~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~295_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][3][9]~2_combout\,
	datad => \Unit1|data_block\(57),
	combout => \Unit1|unit2|memory~295_combout\);

-- Location: LCCOMB_X95_Y32_N0
\Unit1|unit2|memory[6][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~295_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~295_combout\,
	datac => \Unit1|unit2|memory[6][3][9]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][9]~1_combout\);

-- Location: LCCOMB_X95_Y32_N8
\Unit1|unit2|memory[6][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][9]~4_combout\ = \Unit1|unit2|memory[6][3][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][3][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[6][3][9]~4_combout\);

-- Location: FF_X95_Y32_N5
\Unit1|unit2|memory[6][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][9]~_emulated_q\);

-- Location: LCCOMB_X95_Y32_N4
\Unit1|unit2|memory[6][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][9]~3_combout\ = \Unit1|unit2|memory[6][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][9]~3_combout\);

-- Location: LCCOMB_X95_Y32_N22
\Unit1|unit2|memory[6][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~295_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~295_combout\,
	datac => \Unit1|unit2|memory[6][3][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][9]~2_combout\);

-- Location: LCCOMB_X92_Y35_N22
\Unit1|unit2|memory~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~294_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(9)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][9]~2_combout\,
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(9),
	combout => \Unit1|unit2|memory~294_combout\);

-- Location: LCCOMB_X92_Y35_N24
\Unit1|unit2|memory[6][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~294_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][0][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~294_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][9]~1_combout\);

-- Location: LCCOMB_X92_Y35_N8
\Unit1|unit2|memory[6][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][9]~4_combout\ = \Unit1|unit2|memory[6][0][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[6][0][9]~4_combout\);

-- Location: FF_X92_Y35_N21
\Unit1|unit2|memory[6][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][9]~_emulated_q\);

-- Location: LCCOMB_X92_Y35_N20
\Unit1|unit2|memory[6][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][9]~3_combout\ = \Unit1|unit2|memory[6][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][9]~3_combout\);

-- Location: LCCOMB_X92_Y35_N30
\Unit1|unit2|memory[6][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~294_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~294_combout\,
	datab => \Unit1|unit2|memory[6][0][9]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][9]~2_combout\);

-- Location: LCCOMB_X97_Y37_N14
\Unit1|unit2|memory~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~293_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(25))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][1][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(25),
	datac => \Unit1|unit2|memory[6][1][9]~2_combout\,
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~293_combout\);

-- Location: LCCOMB_X97_Y37_N2
\Unit1|unit2|memory[6][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~293_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~293_combout\,
	datac => \Unit1|unit2|memory[6][1][9]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][9]~1_combout\);

-- Location: LCCOMB_X97_Y37_N4
\Unit1|unit2|memory[6][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[6][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(9),
	datac => \Unit1|unit2|memory[6][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][9]~4_combout\);

-- Location: FF_X97_Y37_N25
\Unit1|unit2|memory[6][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y37_N24
\Unit1|unit2|memory[6][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][9]~3_combout\ = \Unit1|unit2|memory[6][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][9]~3_combout\);

-- Location: LCCOMB_X97_Y37_N22
\Unit1|unit2|memory[6][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~293_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~293_combout\,
	datac => \Unit1|unit2|memory[6][1][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][9]~2_combout\);

-- Location: LCCOMB_X96_Y34_N16
\Unit1|unit2|Mux134~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][9]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][9]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~2_combout\);

-- Location: LCCOMB_X96_Y34_N30
\Unit1|unit2|Mux134~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux134~2_combout\ & ((\Unit1|unit2|memory[6][3][9]~2_combout\))) # (!\Unit1|unit2|Mux134~2_combout\ & (\Unit1|unit2|memory[6][2][9]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux134~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[6][2][9]~2_combout\,
	datac => \Unit1|unit2|memory[6][3][9]~2_combout\,
	datad => \Unit1|unit2|Mux134~2_combout\,
	combout => \Unit1|unit2|Mux134~3_combout\);

-- Location: LCCOMB_X96_Y35_N28
\Unit1|unit2|memory~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~296_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(41)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][9]~2_combout\,
	datab => \Unit1|data_block\(41),
	datac => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~296_combout\);

-- Location: LCCOMB_X96_Y35_N20
\Unit1|unit2|memory[4][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~296_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][2][9]~1_combout\,
	datac => \Unit1|unit2|memory~296_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][9]~1_combout\);

-- Location: LCCOMB_X96_Y35_N26
\Unit1|unit2|memory[4][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[4][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[4][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][9]~4_combout\);

-- Location: FF_X96_Y35_N17
\Unit1|unit2|memory[4][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y35_N16
\Unit1|unit2|memory[4][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][9]~3_combout\ = \Unit1|unit2|memory[4][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][9]~3_combout\);

-- Location: LCCOMB_X96_Y35_N30
\Unit1|unit2|memory[4][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~296_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~296_combout\,
	datac => \Unit1|unit2|memory[4][2][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][9]~2_combout\);

-- Location: LCCOMB_X97_Y36_N22
\Unit1|unit2|memory~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~299_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][3][9]~2_combout\,
	datac => \Unit1|data_block\(57),
	combout => \Unit1|unit2|memory~299_combout\);

-- Location: LCCOMB_X97_Y36_N10
\Unit1|unit2|memory[4][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~299_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~299_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][9]~1_combout\);

-- Location: LCCOMB_X97_Y36_N8
\Unit1|unit2|memory[4][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][9]~4_combout\ = \Unit1|unit2|memory[4][3][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[4][3][9]~4_combout\);

-- Location: FF_X97_Y36_N3
\Unit1|unit2|memory[4][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y36_N2
\Unit1|unit2|memory[4][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][9]~3_combout\ = \Unit1|unit2|memory[4][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][9]~3_combout\);

-- Location: LCCOMB_X97_Y36_N28
\Unit1|unit2|memory[4][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~299_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~299_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][3][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][9]~2_combout\);

-- Location: LCCOMB_X97_Y35_N24
\Unit1|unit2|memory~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~297_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(25))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][1][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|data_block\(25),
	datac => \Unit1|unit2|memory[4][1][9]~2_combout\,
	combout => \Unit1|unit2|memory~297_combout\);

-- Location: LCCOMB_X97_Y35_N2
\Unit1|unit2|memory[4][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~297_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][9]~1_combout\,
	datac => \Unit1|unit2|memory~297_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][9]~1_combout\);

-- Location: LCCOMB_X96_Y35_N14
\Unit1|unit2|memory[4][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[4][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[4][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][9]~4_combout\);

-- Location: FF_X97_Y35_N1
\Unit1|unit2|memory[4][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y35_N0
\Unit1|unit2|memory[4][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][9]~3_combout\ = \Unit1|unit2|memory[4][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][9]~3_combout\);

-- Location: LCCOMB_X97_Y35_N30
\Unit1|unit2|memory[4][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~297_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~297_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][1][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][9]~2_combout\);

-- Location: LCCOMB_X97_Y34_N26
\Unit1|unit2|memory~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~298_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(9))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][0][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(9),
	datad => \Unit1|unit2|memory[4][0][9]~2_combout\,
	combout => \Unit1|unit2|memory~298_combout\);

-- Location: LCCOMB_X97_Y34_N4
\Unit1|unit2|memory[4][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~298_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][0][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][0][9]~1_combout\,
	datac => \Unit1|unit2|memory~298_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][9]~1_combout\);

-- Location: LCCOMB_X97_Y34_N20
\Unit1|unit2|memory[4][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][9]~4_combout\ = \Unit1|unit2|memory[4][0][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[4][0][9]~4_combout\);

-- Location: FF_X96_Y34_N11
\Unit1|unit2|memory[4][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y34_N10
\Unit1|unit2|memory[4][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][9]~3_combout\ = \Unit1|unit2|memory[4][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][9]~3_combout\);

-- Location: LCCOMB_X96_Y34_N24
\Unit1|unit2|memory[4][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~298_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~298_combout\,
	datac => \Unit1|unit2|memory[4][0][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][9]~2_combout\);

-- Location: LCCOMB_X96_Y34_N12
\Unit1|unit2|Mux134~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[4][1][9]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[4][0][9]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][1][9]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~4_combout\);

-- Location: LCCOMB_X96_Y34_N18
\Unit1|unit2|Mux134~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux134~4_combout\ & ((\Unit1|unit2|memory[4][3][9]~2_combout\))) # (!\Unit1|unit2|Mux134~4_combout\ & (\Unit1|unit2|memory[4][2][9]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux134~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][9]~2_combout\,
	datab => \Unit1|unit2|memory[4][3][9]~2_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|Mux134~4_combout\,
	combout => \Unit1|unit2|Mux134~5_combout\);

-- Location: LCCOMB_X96_Y34_N28
\Unit1|unit2|Mux134~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|Mux134~3_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|Mux134~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux134~3_combout\,
	datad => \Unit1|unit2|Mux134~5_combout\,
	combout => \Unit1|unit2|Mux134~6_combout\);

-- Location: LCCOMB_X96_Y34_N4
\Unit1|unit2|Mux134~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux134~6_combout\ & ((\Unit1|unit2|Mux134~8_combout\))) # (!\Unit1|unit2|Mux134~6_combout\ & (\Unit1|unit2|Mux134~1_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux134~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux134~1_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux134~8_combout\,
	datad => \Unit1|unit2|Mux134~6_combout\,
	combout => \Unit1|unit2|Mux134~9_combout\);

-- Location: LCCOMB_X95_Y32_N6
\Unit1|unit2|memory~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~307_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][3][9]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(57),
	combout => \Unit1|unit2|memory~307_combout\);

-- Location: LCCOMB_X95_Y32_N18
\Unit1|unit2|memory[2][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~307_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~307_combout\,
	datac => \Unit1|unit2|memory[2][3][9]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][9]~1_combout\);

-- Location: LCCOMB_X95_Y32_N12
\Unit1|unit2|memory[2][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][9]~4_combout\ = \Unit1|unit2|memory[2][3][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[2][3][9]~4_combout\);

-- Location: FF_X95_Y32_N29
\Unit1|unit2|memory[2][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][9]~_emulated_q\);

-- Location: LCCOMB_X95_Y32_N28
\Unit1|unit2|memory[2][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][9]~3_combout\ = \Unit1|unit2|memory[2][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][9]~3_combout\);

-- Location: LCCOMB_X95_Y32_N2
\Unit1|unit2|memory[2][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~307_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][3][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][9]~3_combout\,
	datac => \Unit1|unit2|memory~307_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][3][9]~2_combout\);

-- Location: LCCOMB_X94_Y37_N22
\Unit1|unit2|memory~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~304_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(41))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][2][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|data_block\(41),
	datad => \Unit1|unit2|memory[2][2][9]~2_combout\,
	combout => \Unit1|unit2|memory~304_combout\);

-- Location: LCCOMB_X94_Y37_N2
\Unit1|unit2|memory[2][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~304_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][9]~1_combout\,
	datac => \Unit1|unit2|memory~304_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][9]~1_combout\);

-- Location: LCCOMB_X94_Y37_N4
\Unit1|unit2|memory[2][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][9]~4_combout\ = \Unit1|unit2|memory[2][2][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[2][2][9]~4_combout\);

-- Location: FF_X94_Y37_N1
\Unit1|unit2|memory[2][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][9]~_emulated_q\);

-- Location: LCCOMB_X94_Y37_N0
\Unit1|unit2|memory[2][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][9]~3_combout\ = \Unit1|unit2|memory[2][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][9]~3_combout\);

-- Location: LCCOMB_X94_Y37_N18
\Unit1|unit2|memory[2][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~304_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][2][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][2][9]~3_combout\,
	datad => \Unit1|unit2|memory~304_combout\,
	combout => \Unit1|unit2|memory[2][2][9]~2_combout\);

-- Location: LCCOMB_X95_Y34_N30
\Unit1|unit2|memory~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~305_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(25)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][1][9]~2_combout\,
	datad => \Unit1|data_block\(25),
	combout => \Unit1|unit2|memory~305_combout\);

-- Location: LCCOMB_X95_Y34_N0
\Unit1|unit2|memory[2][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~305_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][1][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~305_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][9]~1_combout\);

-- Location: LCCOMB_X95_Y34_N24
\Unit1|unit2|memory[2][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[2][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(9),
	datac => \Unit1|unit2|memory[2][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][9]~4_combout\);

-- Location: FF_X95_Y34_N21
\Unit1|unit2|memory[2][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][9]~_emulated_q\);

-- Location: LCCOMB_X95_Y34_N20
\Unit1|unit2|memory[2][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][9]~3_combout\ = \Unit1|unit2|memory[2][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][9]~3_combout\);

-- Location: LCCOMB_X95_Y34_N26
\Unit1|unit2|memory[2][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~305_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][1][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][9]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~305_combout\,
	combout => \Unit1|unit2|memory[2][1][9]~2_combout\);

-- Location: LCCOMB_X103_Y34_N26
\Unit1|unit2|memory~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~306_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(9)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datab => \Unit1|unit2|memory[2][0][9]~2_combout\,
	datac => \Unit1|data_block\(9),
	combout => \Unit1|unit2|memory~306_combout\);

-- Location: LCCOMB_X103_Y34_N12
\Unit1|unit2|memory[2][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~306_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~306_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][9]~1_combout\);

-- Location: LCCOMB_X102_Y34_N26
\Unit1|unit2|memory[2][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][9]~4_combout\ = \Unit1|unit2|memory[2][0][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[2][0][9]~4_combout\);

-- Location: FF_X103_Y34_N1
\Unit1|unit2|memory[2][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][9]~_emulated_q\);

-- Location: LCCOMB_X103_Y34_N0
\Unit1|unit2|memory[2][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][9]~3_combout\ = \Unit1|unit2|memory[2][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][9]~3_combout\);

-- Location: LCCOMB_X103_Y34_N18
\Unit1|unit2|memory[2][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~306_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~306_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][0][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][9]~2_combout\);

-- Location: LCCOMB_X95_Y34_N16
\Unit1|unit2|Mux134~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[2][1][9]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[2][0][9]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][1][9]~2_combout\,
	datad => \Unit1|unit2|memory[2][0][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~10_combout\);

-- Location: LCCOMB_X95_Y34_N14
\Unit1|unit2|Mux134~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux134~10_combout\ & (\Unit1|unit2|memory[2][3][9]~2_combout\)) # (!\Unit1|unit2|Mux134~10_combout\ & ((\Unit1|unit2|memory[2][2][9]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux134~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[2][3][9]~2_combout\,
	datac => \Unit1|unit2|memory[2][2][9]~2_combout\,
	datad => \Unit1|unit2|Mux134~10_combout\,
	combout => \Unit1|unit2|Mux134~11_combout\);

-- Location: LCCOMB_X97_Y35_N16
\Unit1|unit2|memory~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~316_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(25))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][1][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(25),
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|unit2|memory[3][1][9]~2_combout\,
	combout => \Unit1|unit2|memory~316_combout\);

-- Location: LCCOMB_X97_Y35_N20
\Unit1|unit2|memory[3][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~316_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][9]~1_combout\,
	datac => \Unit1|unit2|memory~316_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][9]~1_combout\);

-- Location: LCCOMB_X97_Y35_N22
\Unit1|unit2|memory[3][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[3][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[3][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][9]~4_combout\);

-- Location: FF_X97_Y35_N5
\Unit1|unit2|memory[3][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y35_N4
\Unit1|unit2|memory[3][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][9]~3_combout\ = \Unit1|unit2|memory[3][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][9]~3_combout\);

-- Location: LCCOMB_X97_Y35_N6
\Unit1|unit2|memory[3][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~316_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][1][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][9]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~316_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][1][9]~2_combout\);

-- Location: LCCOMB_X99_Y34_N20
\Unit1|unit2|memory~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~319_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][9]~2_combout\,
	datab => \Unit1|data_block\(57),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~319_combout\);

-- Location: LCCOMB_X99_Y34_N10
\Unit1|unit2|memory[3][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~319_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~319_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][9]~1_combout\);

-- Location: LCCOMB_X99_Y34_N14
\Unit1|unit2|memory[3][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][9]~4_combout\ = \Unit1|unit2|memory[3][3][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[3][3][9]~4_combout\);

-- Location: FF_X99_Y34_N27
\Unit1|unit2|memory[3][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][9]~_emulated_q\);

-- Location: LCCOMB_X99_Y34_N26
\Unit1|unit2|memory[3][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][9]~3_combout\ = \Unit1|unit2|memory[3][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][9]~3_combout\);

-- Location: LCCOMB_X99_Y34_N0
\Unit1|unit2|memory[3][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~319_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~319_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[3][3][9]~3_combout\,
	combout => \Unit1|unit2|memory[3][3][9]~2_combout\);

-- Location: LCCOMB_X96_Y38_N18
\Unit1|unit2|memory~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~317_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(41))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(41),
	datac => \Unit1|unit2|memory[3][2][9]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~317_combout\);

-- Location: LCCOMB_X96_Y38_N6
\Unit1|unit2|memory[3][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~317_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~317_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][9]~1_combout\);

-- Location: LCCOMB_X96_Y38_N20
\Unit1|unit2|memory[3][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][9]~4_combout\ = \Unit1|unit2|memory[3][2][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][2][9]~1_combout\,
	datac => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[3][2][9]~4_combout\);

-- Location: FF_X96_Y38_N1
\Unit1|unit2|memory[3][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y38_N0
\Unit1|unit2|memory[3][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][9]~3_combout\ = \Unit1|unit2|memory[3][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][9]~3_combout\);

-- Location: LCCOMB_X96_Y38_N14
\Unit1|unit2|memory[3][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~317_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][2][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][9]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~317_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][9]~2_combout\);

-- Location: LCCOMB_X97_Y34_N14
\Unit1|unit2|memory~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~318_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(9))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(9),
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|unit2|memory[3][0][9]~2_combout\,
	combout => \Unit1|unit2|memory~318_combout\);

-- Location: LCCOMB_X97_Y34_N12
\Unit1|unit2|memory[3][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~318_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][9]~1_combout\,
	datac => \Unit1|unit2|memory~318_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][9]~1_combout\);

-- Location: LCCOMB_X97_Y34_N24
\Unit1|unit2|memory[3][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][9]~4_combout\ = \Unit1|unit2|memory[3][0][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[3][0][9]~4_combout\);

-- Location: FF_X97_Y34_N3
\Unit1|unit2|memory[3][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y34_N2
\Unit1|unit2|memory[3][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][9]~3_combout\ = \Unit1|unit2|memory[3][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][9]~3_combout\);

-- Location: LCCOMB_X97_Y34_N0
\Unit1|unit2|memory[3][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~318_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][0][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][9]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~318_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][9]~2_combout\);

-- Location: LCCOMB_X97_Y34_N28
\Unit1|unit2|Mux134~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~17_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[3][2][9]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[3][0][9]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[3][2][9]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~17_combout\);

-- Location: LCCOMB_X98_Y34_N30
\Unit1|unit2|Mux134~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux134~17_combout\ & ((\Unit1|unit2|memory[3][3][9]~2_combout\))) # (!\Unit1|unit2|Mux134~17_combout\ & (\Unit1|unit2|memory[3][1][9]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux134~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][9]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][3][9]~2_combout\,
	datad => \Unit1|unit2|Mux134~17_combout\,
	combout => \Unit1|unit2|Mux134~18_combout\);

-- Location: LCCOMB_X97_Y34_N22
\Unit1|unit2|memory~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~308_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(25)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][1][9]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(25),
	combout => \Unit1|unit2|memory~308_combout\);

-- Location: LCCOMB_X97_Y34_N18
\Unit1|unit2|memory[1][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~308_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][9]~1_combout\,
	datac => \Unit1|unit2|memory~308_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][9]~1_combout\);

-- Location: LCCOMB_X97_Y34_N8
\Unit1|unit2|memory[1][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][9]~4_combout\ = \Unit1|unit2|memory[1][1][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][1][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[1][1][9]~4_combout\);

-- Location: FF_X97_Y34_N31
\Unit1|unit2|memory[1][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][9]~_emulated_q\);

-- Location: LCCOMB_X97_Y34_N30
\Unit1|unit2|memory[1][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][9]~3_combout\ = \Unit1|unit2|memory[1][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][9]~3_combout\);

-- Location: LCCOMB_X97_Y34_N16
\Unit1|unit2|memory[1][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~308_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][9]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~308_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][9]~2_combout\);

-- Location: LCCOMB_X96_Y33_N0
\Unit1|unit2|memory~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~311_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][3][9]~2_combout\,
	datad => \Unit1|data_block\(57),
	combout => \Unit1|unit2|memory~311_combout\);

-- Location: LCCOMB_X96_Y33_N10
\Unit1|unit2|memory[1][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~311_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~311_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][9]~1_combout\);

-- Location: LCCOMB_X96_Y33_N26
\Unit1|unit2|memory[1][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][9]~4_combout\ = \Unit1|unit2|memory[1][3][9]~1_combout\ $ (\Unit1|tempDataIn\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][9]~1_combout\,
	datad => \Unit1|tempDataIn\(9),
	combout => \Unit1|unit2|memory[1][3][9]~4_combout\);

-- Location: FF_X96_Y33_N25
\Unit1|unit2|memory[1][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y33_N24
\Unit1|unit2|memory[1][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][9]~3_combout\ = \Unit1|unit2|memory[1][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][9]~3_combout\);

-- Location: LCCOMB_X96_Y33_N18
\Unit1|unit2|memory[1][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~311_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][3][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][9]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~311_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][9]~2_combout\);

-- Location: LCCOMB_X102_Y38_N16
\Unit1|unit2|memory~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~309_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(41))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(41),
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][2][9]~2_combout\,
	combout => \Unit1|unit2|memory~309_combout\);

-- Location: LCCOMB_X102_Y38_N24
\Unit1|unit2|memory[1][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~309_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~309_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][9]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][9]~1_combout\);

-- Location: LCCOMB_X102_Y38_N30
\Unit1|unit2|memory[1][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[1][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[1][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][9]~4_combout\);

-- Location: FF_X102_Y38_N29
\Unit1|unit2|memory[1][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][9]~_emulated_q\);

-- Location: LCCOMB_X102_Y38_N28
\Unit1|unit2|memory[1][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][9]~3_combout\ = \Unit1|unit2|memory[1][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][9]~3_combout\);

-- Location: LCCOMB_X102_Y38_N14
\Unit1|unit2|memory[1][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~309_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~309_combout\,
	datab => \Unit1|unit2|memory[1][2][9]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][2][9]~2_combout\);

-- Location: LCCOMB_X99_Y34_N24
\Unit1|unit2|memory~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~310_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(9)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][0][9]~2_combout\,
	datac => \Unit1|data_block\(9),
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~310_combout\);

-- Location: LCCOMB_X99_Y34_N12
\Unit1|unit2|memory[1][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~310_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~310_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][9]~1_combout\);

-- Location: LCCOMB_X99_Y34_N16
\Unit1|unit2|memory[1][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[1][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[1][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][9]~4_combout\);

-- Location: FF_X99_Y34_N17
\Unit1|unit2|memory[1][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][9]~_emulated_q\);

-- Location: LCCOMB_X100_Y34_N2
\Unit1|unit2|memory[1][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][9]~3_combout\ = \Unit1|unit2|memory[1][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][9]~3_combout\);

-- Location: LCCOMB_X100_Y34_N28
\Unit1|unit2|memory[1][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~310_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~310_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][0][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][9]~2_combout\);

-- Location: LCCOMB_X100_Y34_N4
\Unit1|unit2|Mux134~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~12_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[1][2][9]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[1][0][9]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[1][2][9]~2_combout\,
	datad => \Unit1|unit2|memory[1][0][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~12_combout\);

-- Location: LCCOMB_X99_Y34_N4
\Unit1|unit2|Mux134~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux134~12_combout\ & ((\Unit1|unit2|memory[1][3][9]~2_combout\))) # (!\Unit1|unit2|Mux134~12_combout\ & (\Unit1|unit2|memory[1][1][9]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux134~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][1][9]~2_combout\,
	datac => \Unit1|unit2|memory[1][3][9]~2_combout\,
	datad => \Unit1|unit2|Mux134~12_combout\,
	combout => \Unit1|unit2|Mux134~13_combout\);

-- Location: LCCOMB_X96_Y38_N10
\Unit1|unit2|memory~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~312_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(41))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][2][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(41),
	datac => \Unit1|unit2|memory[0][2][9]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~312_combout\);

-- Location: LCCOMB_X96_Y38_N16
\Unit1|unit2|memory[0][2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~312_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][9]~1_combout\,
	datac => \Unit1|unit2|memory~312_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][9]~1_combout\);

-- Location: LCCOMB_X96_Y38_N28
\Unit1|unit2|memory[0][2][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[0][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[0][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][9]~4_combout\);

-- Location: FF_X96_Y38_N9
\Unit1|unit2|memory[0][2][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][9]~_emulated_q\);

-- Location: LCCOMB_X96_Y38_N8
\Unit1|unit2|memory[0][2][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][9]~3_combout\ = \Unit1|unit2|memory[0][2][9]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][9]~3_combout\);

-- Location: LCCOMB_X96_Y38_N22
\Unit1|unit2|memory[0][2][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~312_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~312_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][9]~2_combout\);

-- Location: LCCOMB_X102_Y37_N8
\Unit1|unit2|memory~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~315_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(57)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][9]~2_combout\,
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(57),
	combout => \Unit1|unit2|memory~315_combout\);

-- Location: LCCOMB_X102_Y37_N18
\Unit1|unit2|memory[0][3][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~315_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~315_combout\,
	datac => \Unit1|unit2|memory[0][3][9]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][9]~1_combout\);

-- Location: LCCOMB_X101_Y37_N26
\Unit1|unit2|memory[0][3][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[0][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[0][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][9]~4_combout\);

-- Location: FF_X102_Y37_N7
\Unit1|unit2|memory[0][3][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][9]~_emulated_q\);

-- Location: LCCOMB_X102_Y37_N6
\Unit1|unit2|memory[0][3][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][9]~3_combout\ = \Unit1|unit2|memory[0][3][9]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][9]~3_combout\);

-- Location: LCCOMB_X102_Y37_N16
\Unit1|unit2|memory[0][3][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~315_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][3][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][9]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~315_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][3][9]~2_combout\);

-- Location: LCCOMB_X103_Y38_N12
\Unit1|unit2|memory~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~313_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(25))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][1][9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|data_block\(25),
	datad => \Unit1|unit2|memory[0][1][9]~2_combout\,
	combout => \Unit1|unit2|memory~313_combout\);

-- Location: LCCOMB_X103_Y38_N30
\Unit1|unit2|memory[0][1][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~313_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][9]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~313_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][9]~1_combout\);

-- Location: LCCOMB_X102_Y34_N4
\Unit1|unit2|memory[0][1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[0][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[0][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][9]~4_combout\);

-- Location: FF_X102_Y34_N5
\Unit1|unit2|memory[0][1][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[0][1][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][9]~_emulated_q\);

-- Location: LCCOMB_X102_Y34_N14
\Unit1|unit2|memory[0][1][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][9]~3_combout\ = \Unit1|unit2|memory[0][1][9]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][9]~3_combout\);

-- Location: LCCOMB_X102_Y34_N24
\Unit1|unit2|memory[0][1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~313_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~313_combout\,
	datac => \Unit1|unit2|memory[0][1][9]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][9]~2_combout\);

-- Location: LCCOMB_X103_Y38_N10
\Unit1|unit2|memory~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~314_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(9)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][0][9]~2_combout\,
	datad => \Unit1|data_block\(9),
	combout => \Unit1|unit2|memory~314_combout\);

-- Location: LCCOMB_X103_Y38_N20
\Unit1|unit2|memory[0][0][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][9]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~314_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][0][9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~314_combout\,
	datab => \Unit1|unit2|memory[0][0][9]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][9]~1_combout\);

-- Location: LCCOMB_X102_Y37_N12
\Unit1|unit2|memory[0][0][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][9]~4_combout\ = \Unit1|tempDataIn\(9) $ (\Unit1|unit2|memory[0][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(9),
	datad => \Unit1|unit2|memory[0][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][9]~4_combout\);

-- Location: FF_X102_Y37_N13
\Unit1|unit2|memory[0][0][9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[0][0][9]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][9]~_emulated_q\);

-- Location: LCCOMB_X102_Y37_N14
\Unit1|unit2|memory[0][0][9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][9]~3_combout\ = \Unit1|unit2|memory[0][0][9]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][9]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][9]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][9]~3_combout\);

-- Location: LCCOMB_X102_Y37_N4
\Unit1|unit2|memory[0][0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][9]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~314_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][9]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~314_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[0][0][9]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][0][9]~2_combout\);

-- Location: LCCOMB_X99_Y34_N6
\Unit1|unit2|Mux134~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~14_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[0][1][9]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[0][0][9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][1][9]~2_combout\,
	datad => \Unit1|unit2|memory[0][0][9]~2_combout\,
	combout => \Unit1|unit2|Mux134~14_combout\);

-- Location: LCCOMB_X99_Y34_N28
\Unit1|unit2|Mux134~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux134~14_combout\ & ((\Unit1|unit2|memory[0][3][9]~2_combout\))) # (!\Unit1|unit2|Mux134~14_combout\ & (\Unit1|unit2|memory[0][2][9]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux134~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][9]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][3][9]~2_combout\,
	datad => \Unit1|unit2|Mux134~14_combout\,
	combout => \Unit1|unit2|Mux134~15_combout\);

-- Location: LCCOMB_X99_Y34_N18
\Unit1|unit2|Mux134~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~16_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & (\Unit1|unit2|Mux134~13_combout\)) # (!\address[2]~input_o\ & ((\Unit1|unit2|Mux134~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux134~13_combout\,
	datad => \Unit1|unit2|Mux134~15_combout\,
	combout => \Unit1|unit2|Mux134~16_combout\);

-- Location: LCCOMB_X98_Y34_N24
\Unit1|unit2|Mux134~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux134~16_combout\ & ((\Unit1|unit2|Mux134~18_combout\))) # (!\Unit1|unit2|Mux134~16_combout\ & (\Unit1|unit2|Mux134~11_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux134~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux134~11_combout\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux134~18_combout\,
	datad => \Unit1|unit2|Mux134~16_combout\,
	combout => \Unit1|unit2|Mux134~19_combout\);

-- Location: LCCOMB_X98_Y34_N0
\Unit1|unit2|Mux134~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux134~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux134~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux134~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux134~9_combout\,
	datad => \Unit1|unit2|Mux134~19_combout\,
	combout => \Unit1|unit2|Mux134~20_combout\);

-- Location: FF_X98_Y34_N1
\Unit1|unit2|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux134~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(9));

-- Location: LCCOMB_X101_Y31_N28
\Unit1|data_out_cpu[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[9]~feeder_combout\ = \Unit1|unit2|data_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(9),
	combout => \Unit1|data_out_cpu[9]~feeder_combout\);

-- Location: FF_X101_Y31_N29
\Unit1|data_out_cpu[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[9]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(9));

-- Location: LCCOMB_X103_Y28_N2
\data_out[9]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[9]~reg0feeder_combout\ = \Unit1|data_out_cpu\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(9),
	combout => \data_out[9]~reg0feeder_combout\);

-- Location: FF_X103_Y28_N3
\data_out[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[9]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[9]~reg0_q\);

-- Location: FF_X103_Y37_N15
\Unit1|data_block[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(10));

-- Location: LCCOMB_X92_Y37_N16
\Unit1|unit2|memory~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~350_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(10))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(10),
	datad => \Unit1|unit2|memory[3][0][10]~2_combout\,
	combout => \Unit1|unit2|memory~350_combout\);

-- Location: LCCOMB_X92_Y37_N10
\Unit1|unit2|memory[3][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~350_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~350_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][10]~1_combout\);

-- Location: IOIBUF_X115_Y46_N1
\data_in[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(10),
	o => \data_in[10]~input_o\);

-- Location: FF_X108_Y42_N21
\Unit1|tempDataIn[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[10]~input_o\,
	sload => VCC,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(10));

-- Location: LCCOMB_X92_Y37_N26
\Unit1|unit2|memory[3][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][10]~4_combout\ = \Unit1|unit2|memory[3][0][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[3][0][10]~4_combout\);

-- Location: FF_X92_Y37_N23
\Unit1|unit2|memory[3][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][10]~_emulated_q\);

-- Location: LCCOMB_X92_Y37_N22
\Unit1|unit2|memory[3][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][10]~3_combout\ = \Unit1|unit2|memory[3][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][10]~3_combout\);

-- Location: LCCOMB_X92_Y37_N0
\Unit1|unit2|memory[3][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~350_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][0][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][10]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~350_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][10]~2_combout\);

-- Location: FF_X103_Y38_N5
\Unit1|data_block[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(42),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(42));

-- Location: LCCOMB_X96_Y38_N26
\Unit1|unit2|memory~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~349_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(42))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(42),
	datac => \Unit1|unit2|memory[3][2][10]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~349_combout\);

-- Location: LCCOMB_X96_Y38_N24
\Unit1|unit2|memory[3][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~349_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][10]~1_combout\,
	datac => \Unit1|unit2|memory~349_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][10]~1_combout\);

-- Location: LCCOMB_X96_Y38_N4
\Unit1|unit2|memory[3][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[3][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[3][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][10]~4_combout\);

-- Location: FF_X96_Y38_N13
\Unit1|unit2|memory[3][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][10]~_emulated_q\);

-- Location: LCCOMB_X96_Y38_N12
\Unit1|unit2|memory[3][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][10]~3_combout\ = \Unit1|unit2|memory[3][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][10]~3_combout\);

-- Location: LCCOMB_X96_Y38_N2
\Unit1|unit2|memory[3][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~349_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~349_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][2][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][10]~2_combout\);

-- Location: LCCOMB_X95_Y38_N0
\Unit1|unit2|Mux133~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][10]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[3][0][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][0][10]~2_combout\,
	datad => \Unit1|unit2|memory[3][2][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~17_combout\);

-- Location: FF_X105_Y36_N11
\Unit1|data_block[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(26));

-- Location: LCCOMB_X99_Y39_N28
\Unit1|unit2|memory~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~348_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(26)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][10]~2_combout\,
	datab => \Unit1|data_block\(26),
	datac => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~348_combout\);

-- Location: LCCOMB_X99_Y39_N16
\Unit1|unit2|memory[3][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~348_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][10]~1_combout\,
	datac => \Unit1|unit2|memory~348_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][10]~1_combout\);

-- Location: LCCOMB_X99_Y39_N26
\Unit1|unit2|memory[3][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[3][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[3][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][10]~4_combout\);

-- Location: FF_X99_Y39_N11
\Unit1|unit2|memory[3][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][10]~_emulated_q\);

-- Location: LCCOMB_X99_Y39_N10
\Unit1|unit2|memory[3][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][10]~3_combout\ = \Unit1|unit2|memory[3][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][10]~3_combout\);

-- Location: LCCOMB_X99_Y39_N0
\Unit1|unit2|memory[3][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~348_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~348_combout\,
	datab => \Unit1|unit2|memory[3][1][10]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][10]~2_combout\);

-- Location: LCCOMB_X105_Y38_N12
\Unit1|data_block[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[58]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(58),
	combout => \Unit1|data_block[58]~feeder_combout\);

-- Location: FF_X105_Y38_N13
\Unit1|data_block[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[58]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(58));

-- Location: LCCOMB_X108_Y39_N20
\Unit1|unit2|memory~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~351_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(58)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][10]~2_combout\,
	datab => \Unit1|data_block\(58),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~351_combout\);

-- Location: LCCOMB_X108_Y39_N28
\Unit1|unit2|memory[3][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~351_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~351_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][3][10]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][10]~1_combout\);

-- Location: LCCOMB_X108_Y39_N6
\Unit1|unit2|memory[3][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][10]~4_combout\ = \Unit1|unit2|memory[3][3][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[3][3][10]~4_combout\);

-- Location: FF_X108_Y39_N9
\Unit1|unit2|memory[3][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][10]~_emulated_q\);

-- Location: LCCOMB_X108_Y39_N8
\Unit1|unit2|memory[3][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][10]~3_combout\ = \Unit1|unit2|memory[3][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][10]~3_combout\);

-- Location: LCCOMB_X108_Y39_N30
\Unit1|unit2|memory[3][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~351_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~351_combout\,
	datad => \Unit1|unit2|memory[3][3][10]~3_combout\,
	combout => \Unit1|unit2|memory[3][3][10]~2_combout\);

-- Location: LCCOMB_X95_Y38_N26
\Unit1|unit2|Mux133~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux133~17_combout\ & ((\Unit1|unit2|memory[3][3][10]~2_combout\))) # (!\Unit1|unit2|Mux133~17_combout\ & (\Unit1|unit2|memory[3][1][10]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (\Unit1|unit2|Mux133~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|Mux133~17_combout\,
	datac => \Unit1|unit2|memory[3][1][10]~2_combout\,
	datad => \Unit1|unit2|memory[3][3][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~18_combout\);

-- Location: LCCOMB_X94_Y38_N2
\Unit1|unit2|memory~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~343_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(58)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][10]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(58),
	combout => \Unit1|unit2|memory~343_combout\);

-- Location: LCCOMB_X94_Y38_N24
\Unit1|unit2|memory[1][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~343_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][3][10]~1_combout\,
	datac => \Unit1|unit2|memory~343_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][10]~1_combout\);

-- Location: LCCOMB_X94_Y38_N4
\Unit1|unit2|memory[1][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][10]~4_combout\ = \Unit1|unit2|memory[1][3][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][3][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[1][3][10]~4_combout\);

-- Location: FF_X94_Y38_N13
\Unit1|unit2|memory[1][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][10]~_emulated_q\);

-- Location: LCCOMB_X94_Y38_N12
\Unit1|unit2|memory[1][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][10]~3_combout\ = \Unit1|unit2|memory[1][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][10]~3_combout\);

-- Location: LCCOMB_X94_Y38_N6
\Unit1|unit2|memory[1][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~343_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~343_combout\,
	datac => \Unit1|unit2|memory[1][3][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][10]~2_combout\);

-- Location: LCCOMB_X102_Y38_N12
\Unit1|unit2|memory~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~341_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(42)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][2][10]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(42),
	combout => \Unit1|unit2|memory~341_combout\);

-- Location: LCCOMB_X102_Y38_N10
\Unit1|unit2|memory[1][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~341_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~341_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][10]~1_combout\);

-- Location: LCCOMB_X102_Y38_N26
\Unit1|unit2|memory[1][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][10]~4_combout\ = \Unit1|unit2|memory[1][2][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[1][2][10]~4_combout\);

-- Location: FF_X102_Y38_N21
\Unit1|unit2|memory[1][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][10]~_emulated_q\);

-- Location: LCCOMB_X102_Y38_N20
\Unit1|unit2|memory[1][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][10]~3_combout\ = \Unit1|unit2|memory[1][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][10]~3_combout\);

-- Location: LCCOMB_X102_Y38_N18
\Unit1|unit2|memory[1][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~341_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~341_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][10]~2_combout\);

-- Location: LCCOMB_X94_Y38_N26
\Unit1|unit2|memory~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~342_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(10)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][0][10]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(10),
	combout => \Unit1|unit2|memory~342_combout\);

-- Location: LCCOMB_X94_Y38_N14
\Unit1|unit2|memory[1][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~342_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][0][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~342_combout\,
	datab => \Unit1|unit2|memory[1][0][10]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][10]~1_combout\);

-- Location: LCCOMB_X94_Y38_N0
\Unit1|unit2|memory[1][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][10]~4_combout\ = \Unit1|unit2|memory[1][0][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[1][0][10]~4_combout\);

-- Location: FF_X95_Y38_N11
\Unit1|unit2|memory[1][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][10]~_emulated_q\);

-- Location: LCCOMB_X95_Y38_N10
\Unit1|unit2|memory[1][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][10]~3_combout\ = \Unit1|unit2|memory[1][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][10]~3_combout\);

-- Location: LCCOMB_X95_Y38_N24
\Unit1|unit2|memory[1][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~342_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~342_combout\,
	datac => \Unit1|unit2|memory[1][0][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][10]~2_combout\);

-- Location: LCCOMB_X95_Y38_N14
\Unit1|unit2|Mux133~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~12_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[1][2][10]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[1][0][10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[1][2][10]~2_combout\,
	datad => \Unit1|unit2|memory[1][0][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~12_combout\);

-- Location: LCCOMB_X94_Y38_N18
\Unit1|unit2|memory~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~340_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(26)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][10]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(26),
	combout => \Unit1|unit2|memory~340_combout\);

-- Location: LCCOMB_X94_Y38_N16
\Unit1|unit2|memory[1][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~340_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][10]~1_combout\,
	datac => \Unit1|unit2|memory~340_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][10]~1_combout\);

-- Location: LCCOMB_X94_Y38_N8
\Unit1|unit2|memory[1][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[1][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(10),
	datac => \Unit1|unit2|memory[1][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][10]~4_combout\);

-- Location: FF_X94_Y38_N29
\Unit1|unit2|memory[1][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][10]~_emulated_q\);

-- Location: LCCOMB_X94_Y38_N28
\Unit1|unit2|memory[1][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][10]~3_combout\ = \Unit1|unit2|memory[1][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][10]~3_combout\);

-- Location: LCCOMB_X94_Y38_N10
\Unit1|unit2|memory[1][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~340_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~340_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][1][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][10]~2_combout\);

-- Location: LCCOMB_X95_Y38_N8
\Unit1|unit2|Mux133~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux133~12_combout\ & (\Unit1|unit2|memory[1][3][10]~2_combout\)) # (!\Unit1|unit2|Mux133~12_combout\ & ((\Unit1|unit2|memory[1][1][10]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux133~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][3][10]~2_combout\,
	datac => \Unit1|unit2|Mux133~12_combout\,
	datad => \Unit1|unit2|memory[1][1][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~13_combout\);

-- Location: LCCOMB_X100_Y38_N14
\Unit1|unit2|memory~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~344_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(42)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][10]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(42),
	combout => \Unit1|unit2|memory~344_combout\);

-- Location: LCCOMB_X100_Y38_N6
\Unit1|unit2|memory[0][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~344_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][10]~1_combout\,
	datac => \Unit1|unit2|memory~344_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][10]~1_combout\);

-- Location: LCCOMB_X100_Y38_N0
\Unit1|unit2|memory[0][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[0][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(10),
	datac => \Unit1|unit2|memory[0][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][10]~4_combout\);

-- Location: FF_X100_Y38_N17
\Unit1|unit2|memory[0][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][10]~_emulated_q\);

-- Location: LCCOMB_X100_Y38_N16
\Unit1|unit2|memory[0][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][10]~3_combout\ = \Unit1|unit2|memory[0][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][10]~3_combout\);

-- Location: LCCOMB_X100_Y38_N10
\Unit1|unit2|memory[0][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~344_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][2][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][10]~3_combout\,
	datab => \Unit1|unit2|memory~344_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][10]~2_combout\);

-- Location: LCCOMB_X105_Y38_N20
\Unit1|unit2|memory~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~347_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(58)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][10]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(58),
	combout => \Unit1|unit2|memory~347_combout\);

-- Location: LCCOMB_X105_Y38_N16
\Unit1|unit2|memory[0][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~347_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~347_combout\,
	datab => \Unit1|unit2|memory[0][3][10]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][10]~1_combout\);

-- Location: LCCOMB_X105_Y38_N30
\Unit1|unit2|memory[0][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][10]~4_combout\ = \Unit1|unit2|memory[0][3][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[0][3][10]~4_combout\);

-- Location: FF_X105_Y38_N9
\Unit1|unit2|memory[0][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][10]~_emulated_q\);

-- Location: LCCOMB_X105_Y38_N8
\Unit1|unit2|memory[0][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][10]~3_combout\ = \Unit1|unit2|memory[0][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][10]~3_combout\);

-- Location: LCCOMB_X105_Y38_N18
\Unit1|unit2|memory[0][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~347_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~347_combout\,
	datad => \Unit1|unit2|memory[0][3][10]~3_combout\,
	combout => \Unit1|unit2|memory[0][3][10]~2_combout\);

-- Location: LCCOMB_X105_Y36_N28
\Unit1|unit2|memory~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~345_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(26)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][1][10]~2_combout\,
	datad => \Unit1|data_block\(26),
	combout => \Unit1|unit2|memory~345_combout\);

-- Location: LCCOMB_X105_Y36_N0
\Unit1|unit2|memory[0][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~345_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][1][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~345_combout\,
	datac => \Unit1|unit2|memory[0][1][10]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][10]~1_combout\);

-- Location: LCCOMB_X105_Y36_N22
\Unit1|unit2|memory[0][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][10]~4_combout\ = \Unit1|unit2|memory[0][1][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[0][1][10]~4_combout\);

-- Location: FF_X105_Y36_N25
\Unit1|unit2|memory[0][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][10]~_emulated_q\);

-- Location: LCCOMB_X105_Y36_N24
\Unit1|unit2|memory[0][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][10]~3_combout\ = \Unit1|unit2|memory[0][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][10]~3_combout\);

-- Location: LCCOMB_X105_Y36_N18
\Unit1|unit2|memory[0][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~345_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][1][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][10]~3_combout\,
	datab => \Unit1|unit2|memory~345_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][10]~2_combout\);

-- Location: LCCOMB_X103_Y37_N14
\Unit1|unit2|memory~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~346_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(10)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][10]~2_combout\,
	datac => \Unit1|data_block\(10),
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~346_combout\);

-- Location: LCCOMB_X103_Y37_N16
\Unit1|unit2|memory[0][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~346_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][10]~1_combout\,
	datac => \Unit1|unit2|memory~346_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][10]~1_combout\);

-- Location: LCCOMB_X103_Y37_N8
\Unit1|unit2|memory[0][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[0][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[0][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][10]~4_combout\);

-- Location: FF_X103_Y37_N21
\Unit1|unit2|memory[0][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][10]~_emulated_q\);

-- Location: LCCOMB_X103_Y37_N20
\Unit1|unit2|memory[0][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][10]~3_combout\ = \Unit1|unit2|memory[0][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][10]~3_combout\);

-- Location: LCCOMB_X103_Y37_N6
\Unit1|unit2|memory[0][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~346_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~346_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[0][0][10]~3_combout\,
	combout => \Unit1|unit2|memory[0][0][10]~2_combout\);

-- Location: LCCOMB_X95_Y38_N6
\Unit1|unit2|Mux133~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~14_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[0][1][10]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[0][0][10]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[0][1][10]~2_combout\,
	datad => \Unit1|unit2|memory[0][0][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~14_combout\);

-- Location: LCCOMB_X95_Y38_N16
\Unit1|unit2|Mux133~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux133~14_combout\ & ((\Unit1|unit2|memory[0][3][10]~2_combout\))) # (!\Unit1|unit2|Mux133~14_combout\ & (\Unit1|unit2|memory[0][2][10]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux133~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][2][10]~2_combout\,
	datac => \Unit1|unit2|memory[0][3][10]~2_combout\,
	datad => \Unit1|unit2|Mux133~14_combout\,
	combout => \Unit1|unit2|Mux133~15_combout\);

-- Location: LCCOMB_X95_Y38_N22
\Unit1|unit2|Mux133~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~16_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|Mux133~13_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & ((\Unit1|unit2|Mux133~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux133~13_combout\,
	datad => \Unit1|unit2|Mux133~15_combout\,
	combout => \Unit1|unit2|Mux133~16_combout\);

-- Location: LCCOMB_X95_Y41_N22
\Unit1|unit2|memory~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~336_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(42)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][10]~2_combout\,
	datac => \Unit1|data_block\(42),
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~336_combout\);

-- Location: LCCOMB_X95_Y41_N10
\Unit1|unit2|memory[2][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~336_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~336_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][10]~1_combout\);

-- Location: LCCOMB_X95_Y41_N4
\Unit1|unit2|memory[2][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][10]~4_combout\ = \Unit1|unit2|memory[2][2][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][2][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[2][2][10]~4_combout\);

-- Location: FF_X95_Y41_N25
\Unit1|unit2|memory[2][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][10]~_emulated_q\);

-- Location: LCCOMB_X95_Y41_N24
\Unit1|unit2|memory[2][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][10]~3_combout\ = \Unit1|unit2|memory[2][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][10]~3_combout\);

-- Location: LCCOMB_X95_Y41_N30
\Unit1|unit2|memory[2][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~336_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~336_combout\,
	datab => \Unit1|unit2|memory[2][2][10]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][2][10]~2_combout\);

-- Location: LCCOMB_X94_Y41_N18
\Unit1|unit2|memory~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~339_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(58))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][3][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(58),
	datac => \Unit1|unit2|memory[2][3][10]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~339_combout\);

-- Location: LCCOMB_X94_Y41_N16
\Unit1|unit2|memory[2][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~339_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~339_combout\,
	datab => \Unit1|unit2|memory[2][3][10]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][10]~1_combout\);

-- Location: LCCOMB_X94_Y41_N4
\Unit1|unit2|memory[2][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[2][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[2][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][10]~4_combout\);

-- Location: FF_X94_Y41_N29
\Unit1|unit2|memory[2][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][10]~_emulated_q\);

-- Location: LCCOMB_X94_Y41_N28
\Unit1|unit2|memory[2][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][10]~3_combout\ = \Unit1|unit2|memory[2][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][10]~3_combout\);

-- Location: LCCOMB_X94_Y41_N22
\Unit1|unit2|memory[2][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~339_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][3][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][10]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~339_combout\,
	combout => \Unit1|unit2|memory[2][3][10]~2_combout\);

-- Location: LCCOMB_X92_Y41_N10
\Unit1|unit2|memory~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~338_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(10)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][10]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(10),
	combout => \Unit1|unit2|memory~338_combout\);

-- Location: LCCOMB_X92_Y41_N12
\Unit1|unit2|memory[2][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~338_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~338_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][10]~1_combout\);

-- Location: LCCOMB_X92_Y41_N8
\Unit1|unit2|memory[2][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[2][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[2][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][10]~4_combout\);

-- Location: FF_X92_Y41_N17
\Unit1|unit2|memory[2][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][10]~_emulated_q\);

-- Location: LCCOMB_X92_Y41_N16
\Unit1|unit2|memory[2][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][10]~3_combout\ = \Unit1|unit2|memory[2][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][10]~3_combout\);

-- Location: LCCOMB_X92_Y41_N30
\Unit1|unit2|memory[2][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~338_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][0][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][10]~3_combout\,
	datab => \Unit1|unit2|memory~338_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][10]~2_combout\);

-- Location: LCCOMB_X101_Y41_N28
\Unit1|unit2|memory~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~337_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(26)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][1][10]~2_combout\,
	datad => \Unit1|data_block\(26),
	combout => \Unit1|unit2|memory~337_combout\);

-- Location: LCCOMB_X101_Y41_N2
\Unit1|unit2|memory[2][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~337_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][1][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~337_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][10]~1_combout\);

-- Location: LCCOMB_X101_Y41_N22
\Unit1|unit2|memory[2][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][10]~4_combout\ = \Unit1|unit2|memory[2][1][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][10]~1_combout\,
	datac => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[2][1][10]~4_combout\);

-- Location: FF_X101_Y41_N5
\Unit1|unit2|memory[2][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][10]~_emulated_q\);

-- Location: LCCOMB_X101_Y41_N4
\Unit1|unit2|memory[2][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][10]~3_combout\ = \Unit1|unit2|memory[2][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][10]~3_combout\);

-- Location: LCCOMB_X101_Y41_N30
\Unit1|unit2|memory[2][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~337_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~337_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][1][10]~2_combout\);

-- Location: LCCOMB_X94_Y41_N20
\Unit1|unit2|Mux133~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~10_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[2][1][10]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[2][0][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][0][10]~2_combout\,
	datad => \Unit1|unit2|memory[2][1][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~10_combout\);

-- Location: LCCOMB_X94_Y41_N14
\Unit1|unit2|Mux133~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux133~10_combout\ & ((\Unit1|unit2|memory[2][3][10]~2_combout\))) # (!\Unit1|unit2|Mux133~10_combout\ & (\Unit1|unit2|memory[2][2][10]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux133~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][10]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][3][10]~2_combout\,
	datad => \Unit1|unit2|Mux133~10_combout\,
	combout => \Unit1|unit2|Mux133~11_combout\);

-- Location: LCCOMB_X95_Y38_N4
\Unit1|unit2|Mux133~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux133~16_combout\ & (\Unit1|unit2|Mux133~18_combout\)) # (!\Unit1|unit2|Mux133~16_combout\ & ((\Unit1|unit2|Mux133~11_combout\))))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux133~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux133~18_combout\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux133~16_combout\,
	datad => \Unit1|unit2|Mux133~11_combout\,
	combout => \Unit1|unit2|Mux133~19_combout\);

-- Location: LCCOMB_X92_Y40_N4
\Unit1|unit2|memory~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~332_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(26)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][1][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][1][10]~2_combout\,
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(26),
	combout => \Unit1|unit2|memory~332_combout\);

-- Location: LCCOMB_X92_Y40_N18
\Unit1|unit2|memory[7][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~332_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~332_combout\,
	datac => \Unit1|unit2|memory[7][1][10]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][10]~1_combout\);

-- Location: LCCOMB_X92_Y40_N30
\Unit1|unit2|memory[7][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][10]~4_combout\ = \Unit1|unit2|memory[7][1][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[7][1][10]~4_combout\);

-- Location: LCCOMB_X91_Y38_N2
\Unit1|unit2|memory[7][1][10]~_emulatedfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][10]~_emulatedfeeder_combout\ = \Unit1|unit2|memory[7][1][10]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|memory[7][1][10]~4_combout\,
	combout => \Unit1|unit2|memory[7][1][10]~_emulatedfeeder_combout\);

-- Location: FF_X91_Y38_N3
\Unit1|unit2|memory[7][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[7][1][10]~_emulatedfeeder_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][10]~_emulated_q\);

-- Location: LCCOMB_X92_Y40_N10
\Unit1|unit2|memory[7][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][10]~3_combout\ = \Unit1|unit2|memory[7][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][10]~3_combout\);

-- Location: LCCOMB_X92_Y40_N24
\Unit1|unit2|memory[7][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~332_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][10]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~332_combout\,
	combout => \Unit1|unit2|memory[7][1][10]~2_combout\);

-- Location: LCCOMB_X92_Y40_N0
\Unit1|unit2|memory~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~333_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(42)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][2][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][2][10]~2_combout\,
	datad => \Unit1|data_block\(42),
	combout => \Unit1|unit2|memory~333_combout\);

-- Location: LCCOMB_X92_Y40_N28
\Unit1|unit2|memory[7][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~333_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][10]~1_combout\,
	datac => \Unit1|unit2|memory~333_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][10]~1_combout\);

-- Location: LCCOMB_X92_Y40_N14
\Unit1|unit2|memory[7][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[7][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[7][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][10]~4_combout\);

-- Location: FF_X92_Y40_N3
\Unit1|unit2|memory[7][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][10]~_emulated_q\);

-- Location: LCCOMB_X92_Y40_N2
\Unit1|unit2|memory[7][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][10]~3_combout\ = \Unit1|unit2|memory[7][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][10]~3_combout\);

-- Location: LCCOMB_X92_Y40_N8
\Unit1|unit2|memory[7][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~333_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][2][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][10]~3_combout\,
	datac => \Unit1|unit2|memory~333_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][10]~2_combout\);

-- Location: LCCOMB_X92_Y40_N20
\Unit1|unit2|memory~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~334_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(10))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][0][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(10),
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][0][10]~2_combout\,
	combout => \Unit1|unit2|memory~334_combout\);

-- Location: LCCOMB_X92_Y40_N6
\Unit1|unit2|memory[7][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~334_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~334_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][10]~1_combout\);

-- Location: LCCOMB_X92_Y40_N26
\Unit1|unit2|memory[7][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][10]~4_combout\ = \Unit1|unit2|memory[7][0][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[7][0][10]~4_combout\);

-- Location: FF_X92_Y40_N23
\Unit1|unit2|memory[7][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][10]~_emulated_q\);

-- Location: LCCOMB_X92_Y40_N22
\Unit1|unit2|memory[7][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][10]~3_combout\ = \Unit1|unit2|memory[7][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][10]~3_combout\);

-- Location: LCCOMB_X92_Y40_N12
\Unit1|unit2|memory[7][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~334_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][0][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][10]~3_combout\,
	datab => \Unit1|unit2|memory~334_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][10]~2_combout\);

-- Location: LCCOMB_X92_Y40_N16
\Unit1|unit2|Mux133~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[7][2][10]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[7][0][10]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][2][10]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~7_combout\);

-- Location: LCCOMB_X91_Y38_N12
\Unit1|unit2|memory~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~335_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(58))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][3][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(58),
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][3][10]~2_combout\,
	combout => \Unit1|unit2|memory~335_combout\);

-- Location: LCCOMB_X91_Y38_N8
\Unit1|unit2|memory[7][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~335_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][3][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~335_combout\,
	datac => \Unit1|unit2|memory[7][3][10]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][10]~1_combout\);

-- Location: LCCOMB_X94_Y38_N30
\Unit1|unit2|memory[7][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][10]~4_combout\ = \Unit1|unit2|memory[7][3][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[7][3][10]~4_combout\);

-- Location: FF_X92_Y38_N19
\Unit1|unit2|memory[7][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][10]~_emulated_q\);

-- Location: LCCOMB_X92_Y38_N18
\Unit1|unit2|memory[7][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][10]~3_combout\ = \Unit1|unit2|memory[7][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][10]~3_combout\);

-- Location: LCCOMB_X92_Y38_N28
\Unit1|unit2|memory[7][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~335_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~335_combout\,
	datac => \Unit1|unit2|memory[7][3][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][3][10]~2_combout\);

-- Location: LCCOMB_X92_Y38_N12
\Unit1|unit2|Mux133~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux133~7_combout\ & ((\Unit1|unit2|memory[7][3][10]~2_combout\))) # (!\Unit1|unit2|Mux133~7_combout\ & (\Unit1|unit2|memory[7][1][10]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux133~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[7][1][10]~2_combout\,
	datac => \Unit1|unit2|Mux133~7_combout\,
	datad => \Unit1|unit2|memory[7][3][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~8_combout\);

-- Location: LCCOMB_X95_Y40_N20
\Unit1|unit2|memory~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~323_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(58)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][10]~2_combout\,
	datab => \Unit1|data_block\(58),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~323_combout\);

-- Location: LCCOMB_X95_Y40_N24
\Unit1|unit2|memory[5][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~323_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][10]~1_combout\,
	datac => \Unit1|unit2|memory~323_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][10]~1_combout\);

-- Location: LCCOMB_X95_Y40_N22
\Unit1|unit2|memory[5][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[5][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[5][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][10]~4_combout\);

-- Location: FF_X95_Y40_N27
\Unit1|unit2|memory[5][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][10]~_emulated_q\);

-- Location: LCCOMB_X95_Y40_N26
\Unit1|unit2|memory[5][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][10]~3_combout\ = \Unit1|unit2|memory[5][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][10]~3_combout\);

-- Location: LCCOMB_X95_Y40_N12
\Unit1|unit2|memory[5][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~323_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][10]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~323_combout\,
	combout => \Unit1|unit2|memory[5][3][10]~2_combout\);

-- Location: LCCOMB_X96_Y37_N20
\Unit1|unit2|memory~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~320_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(26))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(26),
	datac => \Unit1|unit2|memory[5][1][10]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~320_combout\);

-- Location: LCCOMB_X96_Y37_N12
\Unit1|unit2|memory[5][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~320_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~320_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][10]~1_combout\);

-- Location: LCCOMB_X96_Y37_N30
\Unit1|unit2|memory[5][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][10]~4_combout\ = \Unit1|unit2|memory[5][1][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[5][1][10]~4_combout\);

-- Location: FF_X96_Y37_N15
\Unit1|unit2|memory[5][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][10]~_emulated_q\);

-- Location: LCCOMB_X96_Y37_N14
\Unit1|unit2|memory[5][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][10]~3_combout\ = \Unit1|unit2|memory[5][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][10]~3_combout\);

-- Location: LCCOMB_X96_Y37_N4
\Unit1|unit2|memory[5][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~320_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~320_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][1][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][10]~2_combout\);

-- Location: LCCOMB_X95_Y41_N18
\Unit1|unit2|memory~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~321_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(42))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][2][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(42),
	datad => \Unit1|unit2|memory[5][2][10]~2_combout\,
	combout => \Unit1|unit2|memory~321_combout\);

-- Location: LCCOMB_X95_Y41_N28
\Unit1|unit2|memory[5][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~321_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][10]~1_combout\,
	datac => \Unit1|unit2|memory~321_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][10]~1_combout\);

-- Location: LCCOMB_X95_Y41_N8
\Unit1|unit2|memory[5][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][10]~4_combout\ = \Unit1|unit2|memory[5][2][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[5][2][10]~4_combout\);

-- Location: FF_X95_Y41_N13
\Unit1|unit2|memory[5][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][10]~_emulated_q\);

-- Location: LCCOMB_X95_Y41_N12
\Unit1|unit2|memory[5][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][10]~3_combout\ = \Unit1|unit2|memory[5][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][10]~3_combout\);

-- Location: LCCOMB_X95_Y41_N6
\Unit1|unit2|memory[5][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~321_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][10]~3_combout\,
	datab => \Unit1|unit2|memory~321_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][2][10]~2_combout\);

-- Location: LCCOMB_X96_Y37_N18
\Unit1|unit2|memory~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~322_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(10)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][0][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][10]~2_combout\,
	datac => \Unit1|data_block\(10),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~322_combout\);

-- Location: LCCOMB_X96_Y37_N2
\Unit1|unit2|memory[5][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~322_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~322_combout\,
	datab => \Unit1|unit2|memory[5][0][10]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][10]~1_combout\);

-- Location: LCCOMB_X96_Y40_N4
\Unit1|unit2|memory[5][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[5][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[5][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][10]~4_combout\);

-- Location: FF_X96_Y40_N31
\Unit1|unit2|memory[5][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][10]~_emulated_q\);

-- Location: LCCOMB_X96_Y40_N30
\Unit1|unit2|memory[5][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][10]~3_combout\ = \Unit1|unit2|memory[5][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][10]~3_combout\);

-- Location: LCCOMB_X96_Y40_N16
\Unit1|unit2|memory[5][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~322_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][0][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][10]~3_combout\,
	datab => \Unit1|unit2|memory~322_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][10]~2_combout\);

-- Location: LCCOMB_X96_Y37_N28
\Unit1|unit2|Mux133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][10]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[5][0][10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][2][10]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~0_combout\);

-- Location: LCCOMB_X96_Y37_N26
\Unit1|unit2|Mux133~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux133~0_combout\ & (\Unit1|unit2|memory[5][3][10]~2_combout\)) # (!\Unit1|unit2|Mux133~0_combout\ & ((\Unit1|unit2|memory[5][1][10]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux133~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[5][3][10]~2_combout\,
	datac => \Unit1|unit2|memory[5][1][10]~2_combout\,
	datad => \Unit1|unit2|Mux133~0_combout\,
	combout => \Unit1|unit2|Mux133~1_combout\);

-- Location: LCCOMB_X96_Y42_N18
\Unit1|unit2|memory~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~324_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(42)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][10]~2_combout\,
	datac => \Unit1|data_block\(42),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~324_combout\);

-- Location: LCCOMB_X96_Y42_N6
\Unit1|unit2|memory[6][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~324_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~324_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][10]~1_combout\);

-- Location: LCCOMB_X96_Y42_N24
\Unit1|unit2|memory[6][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][10]~4_combout\ = \Unit1|unit2|memory[6][2][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[6][2][10]~4_combout\);

-- Location: FF_X96_Y42_N21
\Unit1|unit2|memory[6][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][10]~_emulated_q\);

-- Location: LCCOMB_X96_Y42_N20
\Unit1|unit2|memory[6][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][10]~3_combout\ = \Unit1|unit2|memory[6][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][10]~3_combout\);

-- Location: LCCOMB_X96_Y42_N30
\Unit1|unit2|memory[6][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~324_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~324_combout\,
	datac => \Unit1|unit2|memory[6][2][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][2][10]~2_combout\);

-- Location: LCCOMB_X95_Y40_N30
\Unit1|unit2|memory~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~327_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(58)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][10]~2_combout\,
	datab => \Unit1|data_block\(58),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~327_combout\);

-- Location: LCCOMB_X95_Y40_N18
\Unit1|unit2|memory[6][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~327_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~327_combout\,
	datac => \Unit1|unit2|memory[6][3][10]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][10]~1_combout\);

-- Location: LCCOMB_X96_Y40_N10
\Unit1|unit2|memory[6][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][10]~4_combout\ = \Unit1|unit2|memory[6][3][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][3][10]~1_combout\,
	datac => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[6][3][10]~4_combout\);

-- Location: FF_X96_Y40_N11
\Unit1|unit2|memory[6][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[6][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][10]~_emulated_q\);

-- Location: LCCOMB_X95_Y40_N14
\Unit1|unit2|memory[6][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][10]~3_combout\ = \Unit1|unit2|memory[6][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][10]~3_combout\);

-- Location: LCCOMB_X95_Y40_N0
\Unit1|unit2|memory[6][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~327_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~327_combout\,
	datac => \Unit1|unit2|memory[6][3][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][10]~2_combout\);

-- Location: LCCOMB_X91_Y37_N28
\Unit1|unit2|memory~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~326_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(10)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][0][10]~2_combout\,
	datad => \Unit1|data_block\(10),
	combout => \Unit1|unit2|memory~326_combout\);

-- Location: LCCOMB_X91_Y37_N6
\Unit1|unit2|memory[6][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~326_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~326_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][10]~1_combout\);

-- Location: LCCOMB_X91_Y37_N30
\Unit1|unit2|memory[6][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][10]~4_combout\ = \Unit1|unit2|memory[6][0][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[6][0][10]~4_combout\);

-- Location: FF_X91_Y37_N27
\Unit1|unit2|memory[6][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][10]~_emulated_q\);

-- Location: LCCOMB_X91_Y37_N26
\Unit1|unit2|memory[6][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][10]~3_combout\ = \Unit1|unit2|memory[6][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][10]~3_combout\);

-- Location: LCCOMB_X91_Y37_N8
\Unit1|unit2|memory[6][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~326_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~326_combout\,
	datac => \Unit1|unit2|memory[6][0][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][10]~2_combout\);

-- Location: LCCOMB_X91_Y37_N16
\Unit1|unit2|memory~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~325_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(26)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][1][10]~2_combout\,
	datac => \Unit1|data_block\(26),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~325_combout\);

-- Location: LCCOMB_X91_Y37_N12
\Unit1|unit2|memory[6][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~325_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][1][10]~1_combout\,
	datac => \Unit1|unit2|memory~325_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][10]~1_combout\);

-- Location: LCCOMB_X91_Y37_N14
\Unit1|unit2|memory[6][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][10]~4_combout\ = \Unit1|unit2|memory[6][1][10]~1_combout\ $ (\Unit1|tempDataIn\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][10]~1_combout\,
	datad => \Unit1|tempDataIn\(10),
	combout => \Unit1|unit2|memory[6][1][10]~4_combout\);

-- Location: FF_X91_Y37_N19
\Unit1|unit2|memory[6][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][10]~_emulated_q\);

-- Location: LCCOMB_X91_Y37_N18
\Unit1|unit2|memory[6][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][10]~3_combout\ = \Unit1|unit2|memory[6][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][10]~3_combout\);

-- Location: LCCOMB_X91_Y37_N20
\Unit1|unit2|memory[6][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~325_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~325_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][1][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][10]~2_combout\);

-- Location: LCCOMB_X91_Y37_N0
\Unit1|unit2|Mux133~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][10]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][10]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~2_combout\);

-- Location: LCCOMB_X95_Y38_N30
\Unit1|unit2|Mux133~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux133~2_combout\ & ((\Unit1|unit2|memory[6][3][10]~2_combout\))) # (!\Unit1|unit2|Mux133~2_combout\ & (\Unit1|unit2|memory[6][2][10]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux133~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[6][2][10]~2_combout\,
	datac => \Unit1|unit2|memory[6][3][10]~2_combout\,
	datad => \Unit1|unit2|Mux133~2_combout\,
	combout => \Unit1|unit2|Mux133~3_combout\);

-- Location: LCCOMB_X103_Y39_N26
\Unit1|unit2|memory~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~328_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(42)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][2][10]~2_combout\,
	datad => \Unit1|data_block\(42),
	combout => \Unit1|unit2|memory~328_combout\);

-- Location: LCCOMB_X103_Y39_N24
\Unit1|unit2|memory[4][2][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~328_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][2][10]~1_combout\,
	datac => \Unit1|unit2|memory~328_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][10]~1_combout\);

-- Location: LCCOMB_X103_Y39_N0
\Unit1|unit2|memory[4][2][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[4][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[4][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][10]~4_combout\);

-- Location: FF_X103_Y39_N29
\Unit1|unit2|memory[4][2][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][10]~_emulated_q\);

-- Location: LCCOMB_X103_Y39_N28
\Unit1|unit2|memory[4][2][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][10]~3_combout\ = \Unit1|unit2|memory[4][2][10]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][10]~3_combout\);

-- Location: LCCOMB_X103_Y39_N18
\Unit1|unit2|memory[4][2][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~328_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~328_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][2][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][10]~2_combout\);

-- Location: LCCOMB_X95_Y40_N10
\Unit1|unit2|memory~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~331_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(58))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(58),
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|unit2|memory[4][3][10]~2_combout\,
	combout => \Unit1|unit2|memory~331_combout\);

-- Location: LCCOMB_X95_Y40_N28
\Unit1|unit2|memory[4][3][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~331_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][10]~1_combout\,
	datac => \Unit1|unit2|memory~331_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][10]~1_combout\);

-- Location: LCCOMB_X95_Y40_N8
\Unit1|unit2|memory[4][3][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[4][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[4][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][10]~4_combout\);

-- Location: FF_X95_Y40_N3
\Unit1|unit2|memory[4][3][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][10]~_emulated_q\);

-- Location: LCCOMB_X95_Y40_N2
\Unit1|unit2|memory[4][3][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][10]~3_combout\ = \Unit1|unit2|memory[4][3][10]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][10]~3_combout\);

-- Location: LCCOMB_X95_Y40_N4
\Unit1|unit2|memory[4][3][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~331_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][3][10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][10]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~331_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][10]~2_combout\);

-- Location: LCCOMB_X96_Y37_N16
\Unit1|unit2|memory~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~329_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(26)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][1][10]~2_combout\,
	datad => \Unit1|data_block\(26),
	combout => \Unit1|unit2|memory~329_combout\);

-- Location: LCCOMB_X96_Y37_N24
\Unit1|unit2|memory[4][1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~329_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][10]~1_combout\,
	datac => \Unit1|unit2|memory~329_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][10]~1_combout\);

-- Location: LCCOMB_X95_Y37_N0
\Unit1|unit2|memory[4][1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[4][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[4][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][10]~4_combout\);

-- Location: FF_X96_Y37_N23
\Unit1|unit2|memory[4][1][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][10]~_emulated_q\);

-- Location: LCCOMB_X96_Y37_N22
\Unit1|unit2|memory[4][1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][10]~3_combout\ = \Unit1|unit2|memory[4][1][10]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][10]~3_combout\);

-- Location: LCCOMB_X96_Y37_N8
\Unit1|unit2|memory[4][1][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~329_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~329_combout\,
	datac => \Unit1|unit2|memory[4][1][10]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][10]~2_combout\);

-- Location: LCCOMB_X96_Y37_N10
\Unit1|unit2|memory~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~330_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(10)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][0][10]~2_combout\,
	datac => \Unit1|data_block\(10),
	combout => \Unit1|unit2|memory~330_combout\);

-- Location: LCCOMB_X96_Y37_N6
\Unit1|unit2|memory[4][0][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][10]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~330_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][0][10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][10]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~330_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][10]~1_combout\);

-- Location: LCCOMB_X100_Y37_N30
\Unit1|unit2|memory[4][0][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][10]~4_combout\ = \Unit1|tempDataIn\(10) $ (\Unit1|unit2|memory[4][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(10),
	datad => \Unit1|unit2|memory[4][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][10]~4_combout\);

-- Location: FF_X100_Y37_N23
\Unit1|unit2|memory[4][0][10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][10]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][10]~_emulated_q\);

-- Location: LCCOMB_X100_Y37_N22
\Unit1|unit2|memory[4][0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][10]~3_combout\ = \Unit1|unit2|memory[4][0][10]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][10]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][10]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][10]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][10]~3_combout\);

-- Location: LCCOMB_X100_Y37_N28
\Unit1|unit2|memory[4][0][10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][10]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~330_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][10]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~330_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[4][0][10]~3_combout\,
	combout => \Unit1|unit2|memory[4][0][10]~2_combout\);

-- Location: LCCOMB_X96_Y37_N0
\Unit1|unit2|Mux133~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[4][1][10]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[4][0][10]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][1][10]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][10]~2_combout\,
	combout => \Unit1|unit2|Mux133~4_combout\);

-- Location: LCCOMB_X95_Y38_N20
\Unit1|unit2|Mux133~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux133~4_combout\ & ((\Unit1|unit2|memory[4][3][10]~2_combout\))) # (!\Unit1|unit2|Mux133~4_combout\ & (\Unit1|unit2|memory[4][2][10]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux133~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[4][2][10]~2_combout\,
	datac => \Unit1|unit2|memory[4][3][10]~2_combout\,
	datad => \Unit1|unit2|Mux133~4_combout\,
	combout => \Unit1|unit2|Mux133~5_combout\);

-- Location: LCCOMB_X95_Y38_N18
\Unit1|unit2|Mux133~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|Mux133~3_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|Mux133~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux133~3_combout\,
	datad => \Unit1|unit2|Mux133~5_combout\,
	combout => \Unit1|unit2|Mux133~6_combout\);

-- Location: LCCOMB_X95_Y38_N12
\Unit1|unit2|Mux133~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux133~6_combout\ & (\Unit1|unit2|Mux133~8_combout\)) # (!\Unit1|unit2|Mux133~6_combout\ & ((\Unit1|unit2|Mux133~1_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux133~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux133~8_combout\,
	datac => \Unit1|unit2|Mux133~1_combout\,
	datad => \Unit1|unit2|Mux133~6_combout\,
	combout => \Unit1|unit2|Mux133~9_combout\);

-- Location: LCCOMB_X95_Y38_N28
\Unit1|unit2|Mux133~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux133~20_combout\ = (\address[4]~input_o\ & ((\Unit1|unit2|Mux133~9_combout\))) # (!\address[4]~input_o\ & (\Unit1|unit2|Mux133~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux133~19_combout\,
	datad => \Unit1|unit2|Mux133~9_combout\,
	combout => \Unit1|unit2|Mux133~20_combout\);

-- Location: FF_X95_Y38_N29
\Unit1|unit2|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux133~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(10));

-- Location: LCCOMB_X99_Y28_N14
\Unit1|data_out_cpu[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[10]~feeder_combout\ = \Unit1|unit2|data_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(10),
	combout => \Unit1|data_out_cpu[10]~feeder_combout\);

-- Location: FF_X99_Y28_N15
\Unit1|data_out_cpu[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[10]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(10));

-- Location: LCCOMB_X107_Y28_N16
\data_out[10]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[10]~reg0feeder_combout\ = \Unit1|data_out_cpu\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(10),
	combout => \data_out[10]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N17
\data_out[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[10]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[10]~reg0_q\);

-- Location: M9K_X104_Y39_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000551581144648009960",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X103_Y38_N26
\Unit1|data_block[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[59]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(59),
	combout => \Unit1|data_block[59]~feeder_combout\);

-- Location: FF_X103_Y38_N27
\Unit1|data_block[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[59]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(59));

-- Location: LCCOMB_X97_Y38_N12
\Unit1|unit2|memory~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~355_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(59)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|unit2|memory[5][3][11]~2_combout\,
	datad => \Unit1|data_block\(59),
	combout => \Unit1|unit2|memory~355_combout\);

-- Location: LCCOMB_X97_Y38_N16
\Unit1|unit2|memory[5][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~355_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][11]~1_combout\,
	datac => \Unit1|unit2|memory~355_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][11]~1_combout\);

-- Location: IOIBUF_X115_Y49_N1
\data_in[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(11),
	o => \data_in[11]~input_o\);

-- Location: FF_X108_Y41_N25
\Unit1|tempDataIn[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[11]~input_o\,
	sload => VCC,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(11));

-- Location: LCCOMB_X97_Y38_N14
\Unit1|unit2|memory[5][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][11]~4_combout\ = \Unit1|unit2|memory[5][3][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][11]~1_combout\,
	datad => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[5][3][11]~4_combout\);

-- Location: FF_X97_Y38_N11
\Unit1|unit2|memory[5][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][11]~_emulated_q\);

-- Location: LCCOMB_X97_Y38_N10
\Unit1|unit2|memory[5][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][11]~3_combout\ = \Unit1|unit2|memory[5][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][11]~3_combout\);

-- Location: LCCOMB_X97_Y38_N0
\Unit1|unit2|memory[5][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~355_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][11]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~355_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][3][11]~2_combout\);

-- Location: FF_X99_Y38_N27
\Unit1|data_block[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(27));

-- Location: LCCOMB_X94_Y36_N26
\Unit1|unit2|memory~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~352_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(27)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][1][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][11]~2_combout\,
	datab => \Unit1|data_block\(27),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~352_combout\);

-- Location: LCCOMB_X94_Y36_N28
\Unit1|unit2|memory[5][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~352_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][1][11]~1_combout\,
	datac => \Unit1|unit2|memory~352_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][11]~1_combout\);

-- Location: LCCOMB_X94_Y36_N8
\Unit1|unit2|memory[5][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[5][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[5][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][11]~4_combout\);

-- Location: FF_X94_Y36_N21
\Unit1|unit2|memory[5][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][11]~_emulated_q\);

-- Location: LCCOMB_X94_Y36_N20
\Unit1|unit2|memory[5][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][11]~3_combout\ = \Unit1|unit2|memory[5][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][11]~3_combout\);

-- Location: LCCOMB_X94_Y36_N22
\Unit1|unit2|memory[5][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~352_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~352_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][1][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][11]~2_combout\);

-- Location: FF_X105_Y39_N11
\Unit1|data_block[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(11));

-- Location: LCCOMB_X94_Y36_N18
\Unit1|unit2|memory~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~354_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(11)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][0][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][11]~2_combout\,
	datac => \Unit1|data_block\(11),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~354_combout\);

-- Location: LCCOMB_X94_Y36_N6
\Unit1|unit2|memory[5][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~354_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][11]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~354_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][11]~1_combout\);

-- Location: LCCOMB_X94_Y36_N4
\Unit1|unit2|memory[5][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][11]~4_combout\ = \Unit1|unit2|memory[5][0][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][11]~1_combout\,
	datac => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[5][0][11]~4_combout\);

-- Location: FF_X94_Y36_N1
\Unit1|unit2|memory[5][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][11]~_emulated_q\);

-- Location: LCCOMB_X94_Y36_N0
\Unit1|unit2|memory[5][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][11]~3_combout\ = \Unit1|unit2|memory[5][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][11]~3_combout\);

-- Location: LCCOMB_X94_Y36_N14
\Unit1|unit2|memory[5][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~354_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~354_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][0][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][11]~2_combout\);

-- Location: FF_X105_Y39_N13
\Unit1|data_block[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(43),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(43));

-- Location: LCCOMB_X102_Y39_N14
\Unit1|unit2|memory~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~353_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(43)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|unit2|memory[5][2][11]~2_combout\,
	datac => \Unit1|data_block\(43),
	combout => \Unit1|unit2|memory~353_combout\);

-- Location: LCCOMB_X102_Y39_N20
\Unit1|unit2|memory[5][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~353_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][11]~1_combout\,
	datac => \Unit1|unit2|memory~353_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][11]~1_combout\);

-- Location: LCCOMB_X102_Y39_N24
\Unit1|unit2|memory[5][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[5][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[5][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][11]~4_combout\);

-- Location: FF_X102_Y39_N9
\Unit1|unit2|memory[5][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][11]~_emulated_q\);

-- Location: LCCOMB_X102_Y39_N8
\Unit1|unit2|memory[5][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][11]~3_combout\ = \Unit1|unit2|memory[5][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][11]~3_combout\);

-- Location: LCCOMB_X102_Y39_N22
\Unit1|unit2|memory[5][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~353_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~353_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[5][2][11]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][2][11]~2_combout\);

-- Location: LCCOMB_X97_Y38_N18
\Unit1|unit2|Mux132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][11]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[5][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][0][11]~2_combout\,
	datad => \Unit1|unit2|memory[5][2][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~0_combout\);

-- Location: LCCOMB_X97_Y38_N4
\Unit1|unit2|Mux132~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux132~0_combout\ & (\Unit1|unit2|memory[5][3][11]~2_combout\)) # (!\Unit1|unit2|Mux132~0_combout\ & ((\Unit1|unit2|memory[5][1][11]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux132~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[5][3][11]~2_combout\,
	datac => \Unit1|unit2|memory[5][1][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~0_combout\,
	combout => \Unit1|unit2|Mux132~1_combout\);

-- Location: LCCOMB_X91_Y38_N20
\Unit1|unit2|memory~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~364_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(27)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][1][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][11]~2_combout\,
	datab => \Unit1|data_block\(27),
	datac => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~364_combout\);

-- Location: LCCOMB_X91_Y38_N18
\Unit1|unit2|memory[7][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~364_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][11]~1_combout\,
	datac => \Unit1|unit2|memory~364_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][11]~1_combout\);

-- Location: LCCOMB_X91_Y38_N14
\Unit1|unit2|memory[7][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[7][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[7][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][11]~4_combout\);

-- Location: FF_X91_Y38_N29
\Unit1|unit2|memory[7][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][11]~_emulated_q\);

-- Location: LCCOMB_X91_Y38_N28
\Unit1|unit2|memory[7][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][11]~3_combout\ = \Unit1|unit2|memory[7][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][11]~3_combout\);

-- Location: LCCOMB_X91_Y38_N26
\Unit1|unit2|memory[7][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~364_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][1][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~364_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][1][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][1][11]~2_combout\);

-- Location: LCCOMB_X108_Y38_N10
\Unit1|unit2|memory~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~367_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(59)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][3][11]~2_combout\,
	datad => \Unit1|data_block\(59),
	combout => \Unit1|unit2|memory~367_combout\);

-- Location: LCCOMB_X108_Y38_N16
\Unit1|unit2|memory[7][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~367_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][11]~1_combout\,
	datac => \Unit1|unit2|memory~367_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][11]~1_combout\);

-- Location: LCCOMB_X108_Y38_N8
\Unit1|unit2|memory[7][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[7][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[7][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][11]~4_combout\);

-- Location: FF_X108_Y38_N1
\Unit1|unit2|memory[7][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][11]~_emulated_q\);

-- Location: LCCOMB_X108_Y38_N0
\Unit1|unit2|memory[7][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][11]~3_combout\ = \Unit1|unit2|memory[7][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][11]~3_combout\);

-- Location: LCCOMB_X108_Y38_N26
\Unit1|unit2|memory[7][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~367_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~367_combout\,
	datac => \Unit1|unit2|memory[7][3][11]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][3][11]~2_combout\);

-- Location: LCCOMB_X101_Y36_N28
\Unit1|unit2|memory~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~366_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(11)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][0][11]~2_combout\,
	datad => \Unit1|data_block\(11),
	combout => \Unit1|unit2|memory~366_combout\);

-- Location: LCCOMB_X101_Y36_N6
\Unit1|unit2|memory[7][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~366_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][0][11]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~366_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][11]~1_combout\);

-- Location: LCCOMB_X101_Y36_N22
\Unit1|unit2|memory[7][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][11]~4_combout\ = \Unit1|unit2|memory[7][0][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][11]~1_combout\,
	datad => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[7][0][11]~4_combout\);

-- Location: FF_X101_Y36_N15
\Unit1|unit2|memory[7][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][11]~_emulated_q\);

-- Location: LCCOMB_X101_Y36_N14
\Unit1|unit2|memory[7][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][11]~3_combout\ = \Unit1|unit2|memory[7][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][11]~3_combout\);

-- Location: LCCOMB_X101_Y36_N4
\Unit1|unit2|memory[7][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~366_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~366_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][0][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][11]~2_combout\);

-- Location: LCCOMB_X101_Y38_N20
\Unit1|unit2|memory~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~365_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(43))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(43),
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][2][11]~2_combout\,
	combout => \Unit1|unit2|memory~365_combout\);

-- Location: LCCOMB_X101_Y38_N0
\Unit1|unit2|memory[7][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~365_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][11]~1_combout\,
	datac => \Unit1|unit2|memory~365_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][11]~1_combout\);

-- Location: LCCOMB_X101_Y38_N30
\Unit1|unit2|memory[7][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[7][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datac => \Unit1|unit2|memory[7][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][11]~4_combout\);

-- Location: FF_X101_Y38_N11
\Unit1|unit2|memory[7][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][11]~_emulated_q\);

-- Location: LCCOMB_X101_Y38_N10
\Unit1|unit2|memory[7][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][11]~3_combout\ = \Unit1|unit2|memory[7][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][11]~3_combout\);

-- Location: LCCOMB_X101_Y38_N28
\Unit1|unit2|memory[7][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~365_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~365_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][2][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][11]~2_combout\);

-- Location: LCCOMB_X101_Y38_N16
\Unit1|unit2|Mux132~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[7][2][11]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][0][11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][0][11]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~7_combout\);

-- Location: LCCOMB_X97_Y38_N30
\Unit1|unit2|Mux132~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux132~7_combout\ & ((\Unit1|unit2|memory[7][3][11]~2_combout\))) # (!\Unit1|unit2|Mux132~7_combout\ & (\Unit1|unit2|memory[7][1][11]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux132~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][11]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][3][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~7_combout\,
	combout => \Unit1|unit2|Mux132~8_combout\);

-- Location: LCCOMB_X97_Y36_N14
\Unit1|unit2|memory~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~363_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(59)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][3][11]~2_combout\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|data_block\(59),
	combout => \Unit1|unit2|memory~363_combout\);

-- Location: LCCOMB_X97_Y36_N24
\Unit1|unit2|memory[4][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~363_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][3][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~363_combout\,
	datab => \Unit1|unit2|memory[4][3][11]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][11]~1_combout\);

-- Location: LCCOMB_X97_Y36_N4
\Unit1|unit2|memory[4][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[4][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[4][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][11]~4_combout\);

-- Location: FF_X97_Y36_N7
\Unit1|unit2|memory[4][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][11]~_emulated_q\);

-- Location: LCCOMB_X97_Y36_N6
\Unit1|unit2|memory[4][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][11]~3_combout\ = \Unit1|unit2|memory[4][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][11]~3_combout\);

-- Location: LCCOMB_X97_Y36_N12
\Unit1|unit2|memory[4][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~363_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~363_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][3][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][11]~2_combout\);

-- Location: LCCOMB_X103_Y39_N2
\Unit1|unit2|memory~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~360_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(43)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][11]~2_combout\,
	datac => \Unit1|data_block\(43),
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~360_combout\);

-- Location: LCCOMB_X103_Y39_N6
\Unit1|unit2|memory[4][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~360_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][11]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~360_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][11]~1_combout\);

-- Location: LCCOMB_X103_Y39_N16
\Unit1|unit2|memory[4][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[4][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[4][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][11]~4_combout\);

-- Location: FF_X103_Y39_N9
\Unit1|unit2|memory[4][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][11]~_emulated_q\);

-- Location: LCCOMB_X103_Y39_N8
\Unit1|unit2|memory[4][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][11]~3_combout\ = \Unit1|unit2|memory[4][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][11]~3_combout\);

-- Location: LCCOMB_X103_Y39_N30
\Unit1|unit2|memory[4][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~360_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~360_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][2][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][11]~2_combout\);

-- Location: LCCOMB_X99_Y38_N10
\Unit1|unit2|memory~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~362_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(11))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(11),
	datad => \Unit1|unit2|memory[4][0][11]~2_combout\,
	combout => \Unit1|unit2|memory~362_combout\);

-- Location: LCCOMB_X99_Y38_N24
\Unit1|unit2|memory[4][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~362_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~362_combout\,
	datac => \Unit1|unit2|memory[4][0][11]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][11]~1_combout\);

-- Location: LCCOMB_X99_Y38_N20
\Unit1|unit2|memory[4][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[4][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[4][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][11]~4_combout\);

-- Location: FF_X98_Y38_N27
\Unit1|unit2|memory[4][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][11]~_emulated_q\);

-- Location: LCCOMB_X98_Y38_N26
\Unit1|unit2|memory[4][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][11]~3_combout\ = \Unit1|unit2|memory[4][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][11]~3_combout\);

-- Location: LCCOMB_X98_Y38_N8
\Unit1|unit2|memory[4][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~362_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][0][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][11]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~362_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][11]~2_combout\);

-- Location: LCCOMB_X99_Y38_N22
\Unit1|unit2|memory~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~361_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(27)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][1][11]~2_combout\,
	datad => \Unit1|data_block\(27),
	combout => \Unit1|unit2|memory~361_combout\);

-- Location: LCCOMB_X99_Y38_N18
\Unit1|unit2|memory[4][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~361_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][11]~1_combout\,
	datac => \Unit1|unit2|memory~361_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][11]~1_combout\);

-- Location: LCCOMB_X99_Y38_N8
\Unit1|unit2|memory[4][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[4][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(11),
	datac => \Unit1|unit2|memory[4][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][11]~4_combout\);

-- Location: FF_X99_Y38_N13
\Unit1|unit2|memory[4][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][11]~_emulated_q\);

-- Location: LCCOMB_X99_Y38_N12
\Unit1|unit2|memory[4][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][11]~3_combout\ = \Unit1|unit2|memory[4][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][11]~3_combout\);

-- Location: LCCOMB_X99_Y38_N6
\Unit1|unit2|memory[4][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~361_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~361_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][1][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][11]~2_combout\);

-- Location: LCCOMB_X98_Y38_N24
\Unit1|unit2|Mux132~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~4_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[4][1][11]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & (\Unit1|unit2|memory[4][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][0][11]~2_combout\,
	datad => \Unit1|unit2|memory[4][1][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~4_combout\);

-- Location: LCCOMB_X97_Y38_N22
\Unit1|unit2|Mux132~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux132~4_combout\ & (\Unit1|unit2|memory[4][3][11]~2_combout\)) # (!\Unit1|unit2|Mux132~4_combout\ & ((\Unit1|unit2|memory[4][2][11]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux132~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][11]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][2][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~4_combout\,
	combout => \Unit1|unit2|Mux132~5_combout\);

-- Location: LCCOMB_X96_Y42_N2
\Unit1|unit2|memory~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~356_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(43))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][2][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(43),
	datac => \Unit1|unit2|memory[6][2][11]~2_combout\,
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~356_combout\);

-- Location: LCCOMB_X96_Y42_N28
\Unit1|unit2|memory[6][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~356_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][2][11]~1_combout\,
	datac => \Unit1|unit2|memory~356_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][11]~1_combout\);

-- Location: LCCOMB_X96_Y42_N4
\Unit1|unit2|memory[6][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[6][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[6][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][11]~4_combout\);

-- Location: FF_X96_Y42_N13
\Unit1|unit2|memory[6][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][11]~_emulated_q\);

-- Location: LCCOMB_X96_Y42_N12
\Unit1|unit2|memory[6][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][11]~3_combout\ = \Unit1|unit2|memory[6][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][11]~3_combout\);

-- Location: LCCOMB_X96_Y42_N10
\Unit1|unit2|memory[6][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~356_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][2][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~356_combout\,
	datac => \Unit1|unit2|memory[6][2][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][2][11]~2_combout\);

-- Location: LCCOMB_X97_Y37_N20
\Unit1|unit2|memory~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~359_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(59)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][3][11]~2_combout\,
	datad => \Unit1|data_block\(59),
	combout => \Unit1|unit2|memory~359_combout\);

-- Location: LCCOMB_X97_Y37_N28
\Unit1|unit2|memory[6][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~359_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~359_combout\,
	datac => \Unit1|unit2|memory[6][3][11]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][11]~1_combout\);

-- Location: LCCOMB_X97_Y37_N26
\Unit1|unit2|memory[6][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[6][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[6][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][11]~4_combout\);

-- Location: FF_X98_Y37_N25
\Unit1|unit2|memory[6][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][11]~_emulated_q\);

-- Location: LCCOMB_X98_Y37_N24
\Unit1|unit2|memory[6][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][11]~3_combout\ = \Unit1|unit2|memory[6][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][11]~3_combout\);

-- Location: LCCOMB_X98_Y37_N10
\Unit1|unit2|memory[6][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~359_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~359_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[6][3][11]~3_combout\,
	combout => \Unit1|unit2|memory[6][3][11]~2_combout\);

-- Location: LCCOMB_X97_Y35_N18
\Unit1|unit2|memory~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~357_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(27))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][1][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(27),
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|unit2|memory[6][1][11]~2_combout\,
	combout => \Unit1|unit2|memory~357_combout\);

-- Location: LCCOMB_X97_Y35_N26
\Unit1|unit2|memory[6][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~357_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][11]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~357_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][11]~1_combout\);

-- Location: LCCOMB_X97_Y37_N8
\Unit1|unit2|memory[6][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[6][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[6][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][11]~4_combout\);

-- Location: FF_X97_Y37_N1
\Unit1|unit2|memory[6][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][11]~_emulated_q\);

-- Location: LCCOMB_X97_Y37_N0
\Unit1|unit2|memory[6][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][11]~3_combout\ = \Unit1|unit2|memory[6][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][11]~3_combout\);

-- Location: LCCOMB_X97_Y37_N18
\Unit1|unit2|memory[6][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~357_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][1][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][1][11]~3_combout\,
	datac => \Unit1|unit2|memory~357_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][11]~2_combout\);

-- Location: LCCOMB_X92_Y35_N2
\Unit1|unit2|memory~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~358_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(11))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|data_block\(11),
	datad => \Unit1|unit2|memory[6][0][11]~2_combout\,
	combout => \Unit1|unit2|memory~358_combout\);

-- Location: LCCOMB_X92_Y35_N18
\Unit1|unit2|memory[6][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~358_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][0][11]~1_combout\,
	datac => \Unit1|unit2|memory~358_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][11]~1_combout\);

-- Location: LCCOMB_X92_Y35_N4
\Unit1|unit2|memory[6][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[6][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[6][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][11]~4_combout\);

-- Location: FF_X92_Y35_N13
\Unit1|unit2|memory[6][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][11]~_emulated_q\);

-- Location: LCCOMB_X92_Y35_N12
\Unit1|unit2|memory[6][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][11]~3_combout\ = \Unit1|unit2|memory[6][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][11]~3_combout\);

-- Location: LCCOMB_X92_Y35_N10
\Unit1|unit2|memory[6][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~358_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~358_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[6][0][11]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][0][11]~2_combout\);

-- Location: LCCOMB_X97_Y38_N2
\Unit1|unit2|Mux132~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[6][1][11]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[6][0][11]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][1][11]~2_combout\,
	datad => \Unit1|unit2|memory[6][0][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~2_combout\);

-- Location: LCCOMB_X97_Y38_N28
\Unit1|unit2|Mux132~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux132~2_combout\ & ((\Unit1|unit2|memory[6][3][11]~2_combout\))) # (!\Unit1|unit2|Mux132~2_combout\ & (\Unit1|unit2|memory[6][2][11]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux132~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[6][2][11]~2_combout\,
	datac => \Unit1|unit2|memory[6][3][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~2_combout\,
	combout => \Unit1|unit2|Mux132~3_combout\);

-- Location: LCCOMB_X97_Y38_N20
\Unit1|unit2|Mux132~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit2|Mux132~3_combout\))) # (!\address[3]~input_o\ & (\Unit1|unit2|Mux132~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux132~5_combout\,
	datad => \Unit1|unit2|Mux132~3_combout\,
	combout => \Unit1|unit2|Mux132~6_combout\);

-- Location: LCCOMB_X97_Y38_N8
\Unit1|unit2|Mux132~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux132~6_combout\ & ((\Unit1|unit2|Mux132~8_combout\))) # (!\Unit1|unit2|Mux132~6_combout\ & (\Unit1|unit2|Mux132~1_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux132~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux132~1_combout\,
	datac => \Unit1|unit2|Mux132~8_combout\,
	datad => \Unit1|unit2|Mux132~6_combout\,
	combout => \Unit1|unit2|Mux132~9_combout\);

-- Location: LCCOMB_X99_Y39_N20
\Unit1|unit2|memory~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~380_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(27)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][1][11]~2_combout\,
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(27),
	combout => \Unit1|unit2|memory~380_combout\);

-- Location: LCCOMB_X99_Y39_N6
\Unit1|unit2|memory[3][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~380_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][11]~1_combout\,
	datac => \Unit1|unit2|memory~380_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][11]~1_combout\);

-- Location: LCCOMB_X99_Y39_N30
\Unit1|unit2|memory[3][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][11]~4_combout\ = \Unit1|unit2|memory[3][1][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][1][11]~1_combout\,
	datac => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[3][1][11]~4_combout\);

-- Location: FF_X99_Y39_N3
\Unit1|unit2|memory[3][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][11]~_emulated_q\);

-- Location: LCCOMB_X99_Y39_N2
\Unit1|unit2|memory[3][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][11]~3_combout\ = \Unit1|unit2|memory[3][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][11]~3_combout\);

-- Location: LCCOMB_X99_Y39_N24
\Unit1|unit2|memory[3][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~380_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][1][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][11]~3_combout\,
	datab => \Unit1|unit2|memory~380_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][1][11]~2_combout\);

-- Location: LCCOMB_X98_Y38_N20
\Unit1|unit2|memory~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~383_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(59))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][3][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(59),
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][3][11]~2_combout\,
	combout => \Unit1|unit2|memory~383_combout\);

-- Location: LCCOMB_X98_Y38_N6
\Unit1|unit2|memory[3][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~383_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][11]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~383_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][11]~1_combout\);

-- Location: LCCOMB_X97_Y38_N26
\Unit1|unit2|memory[3][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[3][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[3][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][11]~4_combout\);

-- Location: FF_X98_Y38_N17
\Unit1|unit2|memory[3][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][11]~_emulated_q\);

-- Location: LCCOMB_X98_Y38_N16
\Unit1|unit2|memory[3][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][11]~3_combout\ = \Unit1|unit2|memory[3][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][11]~3_combout\);

-- Location: LCCOMB_X98_Y38_N30
\Unit1|unit2|memory[3][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~383_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][3][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][11]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~383_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][3][11]~2_combout\);

-- Location: LCCOMB_X102_Y41_N22
\Unit1|unit2|memory~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~381_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(43)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][2][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][11]~2_combout\,
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(43),
	combout => \Unit1|unit2|memory~381_combout\);

-- Location: LCCOMB_X102_Y41_N18
\Unit1|unit2|memory[3][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~381_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][2][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~381_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[3][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][11]~1_combout\);

-- Location: LCCOMB_X102_Y41_N4
\Unit1|unit2|memory[3][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[3][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[3][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][11]~4_combout\);

-- Location: FF_X102_Y41_N9
\Unit1|unit2|memory[3][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][11]~_emulated_q\);

-- Location: LCCOMB_X102_Y41_N8
\Unit1|unit2|memory[3][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][11]~3_combout\ = \Unit1|unit2|memory[3][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][11]~3_combout\);

-- Location: LCCOMB_X102_Y41_N10
\Unit1|unit2|memory[3][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~381_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][2][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][11]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~381_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][2][11]~2_combout\);

-- Location: LCCOMB_X102_Y34_N0
\Unit1|unit2|memory~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~382_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(11))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(11),
	datad => \Unit1|unit2|memory[3][0][11]~2_combout\,
	combout => \Unit1|unit2|memory~382_combout\);

-- Location: LCCOMB_X102_Y34_N18
\Unit1|unit2|memory[3][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~382_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][11]~1_combout\,
	datac => \Unit1|unit2|memory~382_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][11]~1_combout\);

-- Location: LCCOMB_X102_Y34_N30
\Unit1|unit2|memory[3][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[3][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[3][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][11]~4_combout\);

-- Location: FF_X102_Y34_N7
\Unit1|unit2|memory[3][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][11]~_emulated_q\);

-- Location: LCCOMB_X102_Y34_N6
\Unit1|unit2|memory[3][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][11]~3_combout\ = \Unit1|unit2|memory[3][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][11]~3_combout\);

-- Location: LCCOMB_X102_Y34_N12
\Unit1|unit2|memory[3][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~382_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~382_combout\,
	datac => \Unit1|unit2|memory[3][0][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][11]~2_combout\);

-- Location: LCCOMB_X98_Y38_N12
\Unit1|unit2|Mux132~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~17_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[3][2][11]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[3][0][11]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[3][2][11]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~17_combout\);

-- Location: LCCOMB_X98_Y38_N14
\Unit1|unit2|Mux132~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux132~17_combout\ & ((\Unit1|unit2|memory[3][3][11]~2_combout\))) # (!\Unit1|unit2|Mux132~17_combout\ & (\Unit1|unit2|memory[3][1][11]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux132~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][11]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][3][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~17_combout\,
	combout => \Unit1|unit2|Mux132~18_combout\);

-- Location: LCCOMB_X94_Y41_N26
\Unit1|unit2|memory~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~371_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(59))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][3][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(59),
	datac => \Unit1|unit2|memory[2][3][11]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~371_combout\);

-- Location: LCCOMB_X94_Y41_N2
\Unit1|unit2|memory[2][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~371_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~371_combout\,
	datac => \Unit1|unit2|memory[2][3][11]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][11]~1_combout\);

-- Location: LCCOMB_X94_Y41_N8
\Unit1|unit2|memory[2][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[2][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(11),
	datac => \Unit1|unit2|memory[2][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][11]~4_combout\);

-- Location: FF_X94_Y41_N13
\Unit1|unit2|memory[2][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][11]~_emulated_q\);

-- Location: LCCOMB_X94_Y41_N12
\Unit1|unit2|memory[2][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][11]~3_combout\ = \Unit1|unit2|memory[2][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][11]~3_combout\);

-- Location: LCCOMB_X94_Y41_N30
\Unit1|unit2|memory[2][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~371_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][3][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][11]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~371_combout\,
	combout => \Unit1|unit2|memory[2][3][11]~2_combout\);

-- Location: LCCOMB_X94_Y37_N6
\Unit1|unit2|memory~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~368_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(43))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][2][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(43),
	datac => \Unit1|unit2|memory[2][2][11]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~368_combout\);

-- Location: LCCOMB_X94_Y37_N20
\Unit1|unit2|memory[2][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~368_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][11]~1_combout\,
	datac => \Unit1|unit2|memory~368_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][11]~1_combout\);

-- Location: LCCOMB_X94_Y37_N28
\Unit1|unit2|memory[2][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][11]~4_combout\ = \Unit1|unit2|memory[2][2][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][2][11]~1_combout\,
	datad => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[2][2][11]~4_combout\);

-- Location: FF_X94_Y37_N17
\Unit1|unit2|memory[2][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][11]~_emulated_q\);

-- Location: LCCOMB_X94_Y37_N16
\Unit1|unit2|memory[2][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][11]~3_combout\ = \Unit1|unit2|memory[2][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][11]~3_combout\);

-- Location: LCCOMB_X94_Y37_N10
\Unit1|unit2|memory[2][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~368_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~368_combout\,
	datac => \Unit1|unit2|memory[2][2][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][11]~2_combout\);

-- Location: LCCOMB_X92_Y41_N22
\Unit1|unit2|memory~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~369_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(27)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][11]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(27),
	combout => \Unit1|unit2|memory~369_combout\);

-- Location: LCCOMB_X92_Y41_N2
\Unit1|unit2|memory[2][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~369_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~369_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[2][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][11]~1_combout\);

-- Location: LCCOMB_X92_Y41_N28
\Unit1|unit2|memory[2][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][11]~4_combout\ = \Unit1|unit2|memory[2][1][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][11]~1_combout\,
	datad => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[2][1][11]~4_combout\);

-- Location: FF_X92_Y41_N25
\Unit1|unit2|memory[2][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][11]~_emulated_q\);

-- Location: LCCOMB_X92_Y41_N24
\Unit1|unit2|memory[2][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][11]~3_combout\ = \Unit1|unit2|memory[2][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][11]~3_combout\);

-- Location: LCCOMB_X92_Y41_N6
\Unit1|unit2|memory[2][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~369_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~369_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][1][11]~2_combout\);

-- Location: LCCOMB_X92_Y41_N26
\Unit1|unit2|memory~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~370_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(11))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(11),
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|unit2|memory[2][0][11]~2_combout\,
	combout => \Unit1|unit2|memory~370_combout\);

-- Location: LCCOMB_X92_Y41_N20
\Unit1|unit2|memory[2][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~370_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][0][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~370_combout\,
	datab => \Unit1|unit2|memory[2][0][11]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][11]~1_combout\);

-- Location: LCCOMB_X92_Y41_N4
\Unit1|unit2|memory[2][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][11]~4_combout\ = \Unit1|unit2|memory[2][0][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][11]~1_combout\,
	datad => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[2][0][11]~4_combout\);

-- Location: FF_X92_Y41_N1
\Unit1|unit2|memory[2][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][11]~_emulated_q\);

-- Location: LCCOMB_X92_Y41_N0
\Unit1|unit2|memory[2][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][11]~3_combout\ = \Unit1|unit2|memory[2][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][11]~3_combout\);

-- Location: LCCOMB_X92_Y41_N18
\Unit1|unit2|memory[2][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~370_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~370_combout\,
	datab => \Unit1|unit2|memory[2][0][11]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][11]~2_combout\);

-- Location: LCCOMB_X94_Y41_N24
\Unit1|unit2|Mux132~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~10_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[2][1][11]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[2][0][11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][1][11]~2_combout\,
	datad => \Unit1|unit2|memory[2][0][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~10_combout\);

-- Location: LCCOMB_X94_Y41_N10
\Unit1|unit2|Mux132~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux132~10_combout\ & (\Unit1|unit2|memory[2][3][11]~2_combout\)) # (!\Unit1|unit2|Mux132~10_combout\ & ((\Unit1|unit2|memory[2][2][11]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux132~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][11]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][2][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~10_combout\,
	combout => \Unit1|unit2|Mux132~11_combout\);

-- Location: LCCOMB_X97_Y37_N16
\Unit1|unit2|memory~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~375_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(59)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][11]~2_combout\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(59),
	combout => \Unit1|unit2|memory~375_combout\);

-- Location: LCCOMB_X97_Y37_N6
\Unit1|unit2|memory[1][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~375_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][11]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~375_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][11]~1_combout\);

-- Location: LCCOMB_X97_Y37_N30
\Unit1|unit2|memory[1][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[1][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[1][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][11]~4_combout\);

-- Location: FF_X97_Y37_N13
\Unit1|unit2|memory[1][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][11]~_emulated_q\);

-- Location: LCCOMB_X97_Y37_N12
\Unit1|unit2|memory[1][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][11]~3_combout\ = \Unit1|unit2|memory[1][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][11]~3_combout\);

-- Location: LCCOMB_X97_Y37_N10
\Unit1|unit2|memory[1][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~375_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~375_combout\,
	datac => \Unit1|unit2|memory[1][3][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][11]~2_combout\);

-- Location: LCCOMB_X91_Y38_N16
\Unit1|unit2|memory~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~372_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(27))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][1][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(27),
	datad => \Unit1|unit2|memory[1][1][11]~2_combout\,
	combout => \Unit1|unit2|memory~372_combout\);

-- Location: LCCOMB_X91_Y38_N0
\Unit1|unit2|memory[1][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~372_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][11]~1_combout\,
	datac => \Unit1|unit2|memory~372_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][11]~1_combout\);

-- Location: LCCOMB_X91_Y38_N30
\Unit1|unit2|memory[1][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[1][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[1][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][11]~4_combout\);

-- Location: FF_X91_Y38_N5
\Unit1|unit2|memory[1][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][11]~_emulated_q\);

-- Location: LCCOMB_X91_Y38_N4
\Unit1|unit2|memory[1][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][11]~3_combout\ = \Unit1|unit2|memory[1][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][11]~3_combout\);

-- Location: LCCOMB_X91_Y38_N22
\Unit1|unit2|memory[1][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~372_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~372_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][1][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][11]~2_combout\);

-- Location: LCCOMB_X102_Y34_N8
\Unit1|unit2|memory~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~374_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(11))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(11),
	datad => \Unit1|unit2|memory[1][0][11]~2_combout\,
	combout => \Unit1|unit2|memory~374_combout\);

-- Location: LCCOMB_X102_Y34_N16
\Unit1|unit2|memory[1][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~374_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][0][11]~1_combout\,
	datac => \Unit1|unit2|memory~374_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][11]~1_combout\);

-- Location: LCCOMB_X99_Y34_N22
\Unit1|unit2|memory[1][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[1][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[1][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][11]~4_combout\);

-- Location: FF_X99_Y34_N3
\Unit1|unit2|memory[1][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][11]~_emulated_q\);

-- Location: LCCOMB_X99_Y34_N2
\Unit1|unit2|memory[1][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][11]~3_combout\ = \Unit1|unit2|memory[1][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][11]~3_combout\);

-- Location: LCCOMB_X98_Y38_N22
\Unit1|unit2|memory[1][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~374_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~374_combout\,
	datac => \Unit1|unit2|memory[1][0][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][11]~2_combout\);

-- Location: LCCOMB_X101_Y38_N4
\Unit1|unit2|memory~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~373_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(43))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|data_block\(43),
	datad => \Unit1|unit2|memory[1][2][11]~2_combout\,
	combout => \Unit1|unit2|memory~373_combout\);

-- Location: LCCOMB_X101_Y38_N6
\Unit1|unit2|memory[1][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~373_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~373_combout\,
	datac => \Unit1|unit2|memory[1][2][11]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][11]~1_combout\);

-- Location: LCCOMB_X101_Y38_N22
\Unit1|unit2|memory[1][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][11]~4_combout\ = \Unit1|unit2|memory[1][2][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][11]~1_combout\,
	datad => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[1][2][11]~4_combout\);

-- Location: FF_X102_Y38_N5
\Unit1|unit2|memory[1][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][11]~_emulated_q\);

-- Location: LCCOMB_X101_Y38_N26
\Unit1|unit2|memory[1][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][11]~3_combout\ = \Unit1|unit2|memory[1][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][11]~3_combout\);

-- Location: LCCOMB_X101_Y38_N24
\Unit1|unit2|memory[1][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~373_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~373_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][11]~2_combout\);

-- Location: LCCOMB_X98_Y38_N18
\Unit1|unit2|Mux132~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~12_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[1][2][11]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[1][0][11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[1][0][11]~2_combout\,
	datad => \Unit1|unit2|memory[1][2][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~12_combout\);

-- Location: LCCOMB_X98_Y38_N4
\Unit1|unit2|Mux132~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux132~12_combout\ & (\Unit1|unit2|memory[1][3][11]~2_combout\)) # (!\Unit1|unit2|Mux132~12_combout\ & ((\Unit1|unit2|memory[1][1][11]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux132~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][3][11]~2_combout\,
	datac => \Unit1|unit2|memory[1][1][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~12_combout\,
	combout => \Unit1|unit2|Mux132~13_combout\);

-- Location: LCCOMB_X103_Y38_N8
\Unit1|unit2|memory~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~379_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(59)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|unit2|memory[0][3][11]~2_combout\,
	datad => \Unit1|data_block\(59),
	combout => \Unit1|unit2|memory~379_combout\);

-- Location: LCCOMB_X103_Y38_N2
\Unit1|unit2|memory[0][3][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~379_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~379_combout\,
	datac => \Unit1|unit2|memory[0][3][11]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][11]~1_combout\);

-- Location: LCCOMB_X103_Y38_N4
\Unit1|unit2|memory[0][3][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][11]~4_combout\ = \Unit1|unit2|memory[0][3][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][11]~1_combout\,
	datab => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[0][3][11]~4_combout\);

-- Location: FF_X103_Y38_N29
\Unit1|unit2|memory[0][3][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][11]~_emulated_q\);

-- Location: LCCOMB_X103_Y38_N28
\Unit1|unit2|memory[0][3][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][11]~3_combout\ = \Unit1|unit2|memory[0][3][11]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][11]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][11]~3_combout\);

-- Location: LCCOMB_X103_Y38_N6
\Unit1|unit2|memory[0][3][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~379_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][3][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][11]~3_combout\,
	datac => \Unit1|unit2|memory~379_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][3][11]~2_combout\);

-- Location: LCCOMB_X102_Y39_N6
\Unit1|unit2|memory~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~376_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(43)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][11]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|data_block\(43),
	combout => \Unit1|unit2|memory~376_combout\);

-- Location: LCCOMB_X102_Y39_N2
\Unit1|unit2|memory[0][2][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~376_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][11]~1_combout\,
	datac => \Unit1|unit2|memory~376_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][11]~1_combout\);

-- Location: LCCOMB_X102_Y39_N0
\Unit1|unit2|memory[0][2][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[0][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[0][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][11]~4_combout\);

-- Location: FF_X102_Y39_N29
\Unit1|unit2|memory[0][2][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][11]~_emulated_q\);

-- Location: LCCOMB_X102_Y39_N28
\Unit1|unit2|memory[0][2][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][11]~3_combout\ = \Unit1|unit2|memory[0][2][11]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][11]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][11]~3_combout\);

-- Location: LCCOMB_X102_Y39_N26
\Unit1|unit2|memory[0][2][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~376_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~376_combout\,
	datac => \Unit1|unit2|memory[0][2][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][11]~2_combout\);

-- Location: LCCOMB_X100_Y37_N26
\Unit1|unit2|memory~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~378_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(11))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|data_block\(11),
	datad => \Unit1|unit2|memory[0][0][11]~2_combout\,
	combout => \Unit1|unit2|memory~378_combout\);

-- Location: LCCOMB_X100_Y37_N2
\Unit1|unit2|memory[0][0][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~378_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][0][11]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~378_combout\,
	datab => \Unit1|unit2|memory[0][0][11]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][11]~1_combout\);

-- Location: LCCOMB_X100_Y37_N8
\Unit1|unit2|memory[0][0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][11]~4_combout\ = \Unit1|unit2|memory[0][0][11]~1_combout\ $ (\Unit1|tempDataIn\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][0][11]~1_combout\,
	datad => \Unit1|tempDataIn\(11),
	combout => \Unit1|unit2|memory[0][0][11]~4_combout\);

-- Location: FF_X100_Y37_N11
\Unit1|unit2|memory[0][0][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][11]~_emulated_q\);

-- Location: LCCOMB_X100_Y37_N10
\Unit1|unit2|memory[0][0][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][11]~3_combout\ = \Unit1|unit2|memory[0][0][11]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][11]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][11]~3_combout\);

-- Location: LCCOMB_X100_Y37_N0
\Unit1|unit2|memory[0][0][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~378_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~378_combout\,
	datac => \Unit1|unit2|memory[0][0][11]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][0][11]~2_combout\);

-- Location: LCCOMB_X99_Y38_N0
\Unit1|unit2|memory~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~377_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(27)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][1][11]~2_combout\,
	datac => \Unit1|data_block\(27),
	combout => \Unit1|unit2|memory~377_combout\);

-- Location: LCCOMB_X99_Y38_N2
\Unit1|unit2|memory[0][1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][11]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~377_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][11]~1_combout\,
	datac => \Unit1|unit2|memory~377_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][11]~1_combout\);

-- Location: LCCOMB_X99_Y38_N26
\Unit1|unit2|memory[0][1][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][11]~4_combout\ = \Unit1|tempDataIn\(11) $ (\Unit1|unit2|memory[0][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(11),
	datad => \Unit1|unit2|memory[0][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][11]~4_combout\);

-- Location: FF_X99_Y40_N31
\Unit1|unit2|memory[0][1][11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][11]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][11]~_emulated_q\);

-- Location: LCCOMB_X99_Y40_N30
\Unit1|unit2|memory[0][1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][11]~3_combout\ = \Unit1|unit2|memory[0][1][11]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][11]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][11]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][11]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][11]~3_combout\);

-- Location: LCCOMB_X99_Y40_N12
\Unit1|unit2|memory[0][1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][11]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~377_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~377_combout\,
	datab => \Unit1|unit2|memory[0][1][11]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][11]~2_combout\);

-- Location: LCCOMB_X98_Y38_N2
\Unit1|unit2|Mux132~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~14_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\) # (\Unit1|unit2|memory[0][1][11]~2_combout\)))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[0][0][11]~2_combout\ & (!\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[0][0][11]~2_combout\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[0][1][11]~2_combout\,
	combout => \Unit1|unit2|Mux132~14_combout\);

-- Location: LCCOMB_X98_Y38_N0
\Unit1|unit2|Mux132~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux132~14_combout\ & (\Unit1|unit2|memory[0][3][11]~2_combout\)) # (!\Unit1|unit2|Mux132~14_combout\ & ((\Unit1|unit2|memory[0][2][11]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux132~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][3][11]~2_combout\,
	datac => \Unit1|unit2|memory[0][2][11]~2_combout\,
	datad => \Unit1|unit2|Mux132~14_combout\,
	combout => \Unit1|unit2|Mux132~15_combout\);

-- Location: LCCOMB_X98_Y38_N10
\Unit1|unit2|Mux132~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~16_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & (\Unit1|unit2|Mux132~13_combout\)) # (!\address[2]~input_o\ & ((\Unit1|unit2|Mux132~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux132~13_combout\,
	datad => \Unit1|unit2|Mux132~15_combout\,
	combout => \Unit1|unit2|Mux132~16_combout\);

-- Location: LCCOMB_X98_Y38_N28
\Unit1|unit2|Mux132~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux132~16_combout\ & (\Unit1|unit2|Mux132~18_combout\)) # (!\Unit1|unit2|Mux132~16_combout\ & ((\Unit1|unit2|Mux132~11_combout\))))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux132~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux132~18_combout\,
	datac => \Unit1|unit2|Mux132~11_combout\,
	datad => \Unit1|unit2|Mux132~16_combout\,
	combout => \Unit1|unit2|Mux132~19_combout\);

-- Location: LCCOMB_X97_Y38_N24
\Unit1|unit2|Mux132~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux132~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux132~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux132~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux132~9_combout\,
	datad => \Unit1|unit2|Mux132~19_combout\,
	combout => \Unit1|unit2|Mux132~20_combout\);

-- Location: FF_X97_Y38_N25
\Unit1|unit2|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux132~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(11));

-- Location: LCCOMB_X99_Y28_N12
\Unit1|data_out_cpu[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[11]~feeder_combout\ = \Unit1|unit2|data_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(11),
	combout => \Unit1|data_out_cpu[11]~feeder_combout\);

-- Location: FF_X99_Y28_N13
\Unit1|data_out_cpu[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[11]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(11));

-- Location: LCCOMB_X107_Y28_N22
\data_out[11]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[11]~reg0feeder_combout\ = \Unit1|data_out_cpu\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(11),
	combout => \data_out[11]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N23
\data_out[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[11]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[11]~reg0_q\);

-- Location: FF_X105_Y38_N31
\Unit1|data_block[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(60),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(60));

-- Location: LCCOMB_X92_Y38_N10
\Unit1|unit2|memory~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~387_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(60)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][3][12]~2_combout\,
	datad => \Unit1|data_block\(60),
	combout => \Unit1|unit2|memory~387_combout\);

-- Location: IOIBUF_X115_Y47_N15
\data_in[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(12),
	o => \data_in[12]~input_o\);

-- Location: LCCOMB_X108_Y42_N2
\Unit1|tempDataIn[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[12]~feeder_combout\ = \data_in[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[12]~input_o\,
	combout => \Unit1|tempDataIn[12]~feeder_combout\);

-- Location: FF_X108_Y42_N3
\Unit1|tempDataIn[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[12]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(12));

-- Location: LCCOMB_X92_Y38_N20
\Unit1|unit2|memory[5][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~387_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][12]~1_combout\,
	datac => \Unit1|unit2|memory~387_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][12]~1_combout\);

-- Location: LCCOMB_X92_Y38_N24
\Unit1|unit2|memory[5][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[5][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[5][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][12]~4_combout\);

-- Location: FF_X92_Y38_N23
\Unit1|unit2|memory[5][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][12]~_emulated_q\);

-- Location: LCCOMB_X92_Y38_N22
\Unit1|unit2|memory[5][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][12]~3_combout\ = \Unit1|unit2|memory[5][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][12]~3_combout\);

-- Location: LCCOMB_X92_Y38_N4
\Unit1|unit2|memory[5][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~387_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][3][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~387_combout\,
	datac => \Unit1|unit2|memory[5][3][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][3][12]~2_combout\);

-- Location: LCCOMB_X105_Y36_N26
\Unit1|data_block[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[28]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(28),
	combout => \Unit1|data_block[28]~feeder_combout\);

-- Location: FF_X105_Y36_N27
\Unit1|data_block[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[28]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(28));

-- Location: LCCOMB_X113_Y31_N18
\Unit1|unit2|memory~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~384_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(28)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][1][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][1][12]~2_combout\,
	datad => \Unit1|data_block\(28),
	combout => \Unit1|unit2|memory~384_combout\);

-- Location: LCCOMB_X113_Y31_N2
\Unit1|unit2|memory[5][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~384_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][1][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~384_combout\,
	datab => \Unit1|unit2|memory[5][1][12]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][12]~1_combout\);

-- Location: LCCOMB_X113_Y31_N8
\Unit1|unit2|memory[5][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[5][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[5][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][12]~4_combout\);

-- Location: FF_X113_Y31_N1
\Unit1|unit2|memory[5][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][12]~_emulated_q\);

-- Location: LCCOMB_X113_Y31_N0
\Unit1|unit2|memory[5][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][12]~3_combout\ = \Unit1|unit2|memory[5][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][12]~3_combout\);

-- Location: LCCOMB_X113_Y31_N10
\Unit1|unit2|memory[5][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~384_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~384_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[5][1][12]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][1][12]~2_combout\);

-- Location: FF_X105_Y37_N9
\Unit1|data_block[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(44),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(44));

-- Location: LCCOMB_X94_Y35_N12
\Unit1|unit2|memory~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~385_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(44))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][2][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(44),
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[5][2][12]~2_combout\,
	combout => \Unit1|unit2|memory~385_combout\);

-- Location: LCCOMB_X94_Y35_N24
\Unit1|unit2|memory[5][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~385_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][12]~1_combout\,
	datac => \Unit1|unit2|memory~385_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][12]~1_combout\);

-- Location: LCCOMB_X94_Y35_N14
\Unit1|unit2|memory[5][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][12]~4_combout\ = \Unit1|unit2|memory[5][2][12]~1_combout\ $ (\Unit1|tempDataIn\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][12]~1_combout\,
	datac => \Unit1|tempDataIn\(12),
	combout => \Unit1|unit2|memory[5][2][12]~4_combout\);

-- Location: FF_X94_Y35_N21
\Unit1|unit2|memory[5][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][12]~_emulated_q\);

-- Location: LCCOMB_X94_Y35_N20
\Unit1|unit2|memory[5][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][12]~3_combout\ = \Unit1|unit2|memory[5][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][12]~3_combout\);

-- Location: LCCOMB_X94_Y35_N6
\Unit1|unit2|memory[5][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~385_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~385_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][2][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][2][12]~2_combout\);

-- Location: LCCOMB_X105_Y37_N22
\Unit1|data_block[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[12]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(12),
	combout => \Unit1|data_block[12]~feeder_combout\);

-- Location: FF_X105_Y37_N23
\Unit1|data_block[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[12]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(12));

-- Location: LCCOMB_X94_Y36_N10
\Unit1|unit2|memory~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~386_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(12)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][0][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][0][12]~2_combout\,
	datad => \Unit1|data_block\(12),
	combout => \Unit1|unit2|memory~386_combout\);

-- Location: LCCOMB_X94_Y36_N24
\Unit1|unit2|memory[5][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~386_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][0][12]~1_combout\,
	datac => \Unit1|unit2|memory~386_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][12]~1_combout\);

-- Location: LCCOMB_X94_Y36_N12
\Unit1|unit2|memory[5][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[5][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[5][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][12]~4_combout\);

-- Location: FF_X94_Y36_N17
\Unit1|unit2|memory[5][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][12]~_emulated_q\);

-- Location: LCCOMB_X94_Y36_N16
\Unit1|unit2|memory[5][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][12]~3_combout\ = \Unit1|unit2|memory[5][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][12]~3_combout\);

-- Location: LCCOMB_X94_Y36_N30
\Unit1|unit2|memory[5][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~386_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~386_combout\,
	datab => \Unit1|unit2|memory[5][0][12]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][12]~2_combout\);

-- Location: LCCOMB_X95_Y35_N20
\Unit1|unit2|Mux131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~0_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[5][2][12]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[5][0][12]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[5][2][12]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~0_combout\);

-- Location: LCCOMB_X95_Y35_N30
\Unit1|unit2|Mux131~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux131~0_combout\ & (\Unit1|unit2|memory[5][3][12]~2_combout\)) # (!\Unit1|unit2|Mux131~0_combout\ & ((\Unit1|unit2|memory[5][1][12]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux131~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][12]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][1][12]~2_combout\,
	datad => \Unit1|unit2|Mux131~0_combout\,
	combout => \Unit1|unit2|Mux131~1_combout\);

-- Location: LCCOMB_X95_Y35_N14
\Unit1|unit2|memory~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~388_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(44)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][2][12]~2_combout\,
	datad => \Unit1|data_block\(44),
	combout => \Unit1|unit2|memory~388_combout\);

-- Location: LCCOMB_X95_Y35_N24
\Unit1|unit2|memory[6][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~388_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][2][12]~1_combout\,
	datac => \Unit1|unit2|memory~388_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][12]~1_combout\);

-- Location: LCCOMB_X94_Y35_N26
\Unit1|unit2|memory[6][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[6][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[6][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][12]~4_combout\);

-- Location: FF_X95_Y35_N9
\Unit1|unit2|memory[6][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][12]~_emulated_q\);

-- Location: LCCOMB_X95_Y35_N8
\Unit1|unit2|memory[6][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][12]~3_combout\ = \Unit1|unit2|memory[6][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][12]~3_combout\);

-- Location: LCCOMB_X95_Y35_N22
\Unit1|unit2|memory[6][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~388_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][2][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][12]~3_combout\,
	datab => \Unit1|unit2|memory~388_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][2][12]~2_combout\);

-- Location: LCCOMB_X95_Y32_N26
\Unit1|unit2|memory~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~391_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(60))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][3][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(60),
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|unit2|memory[6][3][12]~2_combout\,
	combout => \Unit1|unit2|memory~391_combout\);

-- Location: LCCOMB_X95_Y32_N20
\Unit1|unit2|memory[6][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~391_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][3][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][3][12]~1_combout\,
	datac => \Unit1|unit2|memory~391_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][12]~1_combout\);

-- Location: LCCOMB_X95_Y32_N24
\Unit1|unit2|memory[6][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[6][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[6][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][12]~4_combout\);

-- Location: FF_X95_Y32_N17
\Unit1|unit2|memory[6][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][12]~_emulated_q\);

-- Location: LCCOMB_X95_Y32_N16
\Unit1|unit2|memory[6][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][12]~3_combout\ = \Unit1|unit2|memory[6][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][12]~3_combout\);

-- Location: LCCOMB_X95_Y32_N14
\Unit1|unit2|memory[6][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~391_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~391_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][3][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][12]~2_combout\);

-- Location: LCCOMB_X98_Y35_N26
\Unit1|unit2|memory~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~389_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(28)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][12]~2_combout\,
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(28),
	combout => \Unit1|unit2|memory~389_combout\);

-- Location: LCCOMB_X98_Y35_N6
\Unit1|unit2|memory[6][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~389_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~389_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][12]~1_combout\);

-- Location: LCCOMB_X98_Y35_N20
\Unit1|unit2|memory[6][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[6][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[6][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][12]~4_combout\);

-- Location: FF_X98_Y35_N1
\Unit1|unit2|memory[6][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][12]~_emulated_q\);

-- Location: LCCOMB_X98_Y35_N0
\Unit1|unit2|memory[6][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][12]~3_combout\ = \Unit1|unit2|memory[6][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][12]~3_combout\);

-- Location: LCCOMB_X98_Y35_N22
\Unit1|unit2|memory[6][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~389_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~389_combout\,
	datac => \Unit1|unit2|memory[6][1][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][12]~2_combout\);

-- Location: LCCOMB_X92_Y35_N26
\Unit1|unit2|memory~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~390_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(12)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][0][12]~2_combout\,
	datac => \Unit1|data_block\(12),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~390_combout\);

-- Location: LCCOMB_X92_Y35_N16
\Unit1|unit2|memory[6][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~390_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][0][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~390_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][12]~1_combout\);

-- Location: LCCOMB_X92_Y35_N28
\Unit1|unit2|memory[6][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[6][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[6][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][12]~4_combout\);

-- Location: FF_X92_Y35_N1
\Unit1|unit2|memory[6][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][12]~_emulated_q\);

-- Location: LCCOMB_X92_Y35_N0
\Unit1|unit2|memory[6][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][12]~3_combout\ = \Unit1|unit2|memory[6][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][12]~3_combout\);

-- Location: LCCOMB_X92_Y35_N14
\Unit1|unit2|memory[6][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~390_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][0][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][12]~3_combout\,
	datab => \Unit1|unit2|memory~390_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][12]~2_combout\);

-- Location: LCCOMB_X95_Y35_N16
\Unit1|unit2|Mux131~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~2_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][12]~2_combout\) # ((\address[1]~input_o\)))) # (!\address[0]~input_o\ & (((!\address[1]~input_o\ & \Unit1|unit2|memory[6][0][12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][12]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[6][0][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~2_combout\);

-- Location: LCCOMB_X95_Y35_N26
\Unit1|unit2|Mux131~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux131~2_combout\ & ((\Unit1|unit2|memory[6][3][12]~2_combout\))) # (!\Unit1|unit2|Mux131~2_combout\ & (\Unit1|unit2|memory[6][2][12]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux131~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][12]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][3][12]~2_combout\,
	datad => \Unit1|unit2|Mux131~2_combout\,
	combout => \Unit1|unit2|Mux131~3_combout\);

-- Location: LCCOMB_X95_Y39_N18
\Unit1|unit2|memory~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~395_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(60))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(60),
	datad => \Unit1|unit2|memory[4][3][12]~2_combout\,
	combout => \Unit1|unit2|memory~395_combout\);

-- Location: LCCOMB_X95_Y39_N20
\Unit1|unit2|memory[4][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~395_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][12]~1_combout\,
	datac => \Unit1|unit2|memory~395_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][12]~1_combout\);

-- Location: LCCOMB_X95_Y39_N8
\Unit1|unit2|memory[4][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][12]~4_combout\ = \Unit1|unit2|memory[4][3][12]~1_combout\ $ (\Unit1|tempDataIn\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][12]~1_combout\,
	datad => \Unit1|tempDataIn\(12),
	combout => \Unit1|unit2|memory[4][3][12]~4_combout\);

-- Location: FF_X95_Y39_N25
\Unit1|unit2|memory[4][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][12]~_emulated_q\);

-- Location: LCCOMB_X95_Y39_N24
\Unit1|unit2|memory[4][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][12]~3_combout\ = \Unit1|unit2|memory[4][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][12]~3_combout\);

-- Location: LCCOMB_X95_Y39_N10
\Unit1|unit2|memory[4][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~395_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~395_combout\,
	datac => \Unit1|unit2|memory[4][3][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][12]~2_combout\);

-- Location: LCCOMB_X96_Y35_N22
\Unit1|unit2|memory~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~392_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(44)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][12]~2_combout\,
	datab => \Unit1|data_block\(44),
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~392_combout\);

-- Location: LCCOMB_X96_Y35_N6
\Unit1|unit2|memory[4][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~392_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~392_combout\,
	datac => \Unit1|unit2|memory[4][2][12]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][12]~1_combout\);

-- Location: LCCOMB_X96_Y35_N8
\Unit1|unit2|memory[4][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[4][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datac => \Unit1|unit2|memory[4][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][12]~4_combout\);

-- Location: FF_X96_Y35_N13
\Unit1|unit2|memory[4][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][12]~_emulated_q\);

-- Location: LCCOMB_X96_Y35_N12
\Unit1|unit2|memory[4][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][12]~3_combout\ = \Unit1|unit2|memory[4][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][12]~3_combout\);

-- Location: LCCOMB_X96_Y35_N10
\Unit1|unit2|memory[4][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~392_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~392_combout\,
	datac => \Unit1|unit2|memory[4][2][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][2][12]~2_combout\);

-- Location: LCCOMB_X111_Y38_N8
\Unit1|unit2|memory~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~393_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(28)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][1][12]~2_combout\,
	datad => \Unit1|data_block\(28),
	combout => \Unit1|unit2|memory~393_combout\);

-- Location: LCCOMB_X111_Y38_N24
\Unit1|unit2|memory[4][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~393_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][1][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~393_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][1][12]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][12]~1_combout\);

-- Location: LCCOMB_X111_Y38_N14
\Unit1|unit2|memory[4][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][12]~4_combout\ = \Unit1|unit2|memory[4][1][12]~1_combout\ $ (\Unit1|tempDataIn\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][12]~1_combout\,
	datad => \Unit1|tempDataIn\(12),
	combout => \Unit1|unit2|memory[4][1][12]~4_combout\);

-- Location: FF_X111_Y38_N29
\Unit1|unit2|memory[4][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][12]~_emulated_q\);

-- Location: LCCOMB_X111_Y38_N28
\Unit1|unit2|memory[4][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][12]~3_combout\ = \Unit1|unit2|memory[4][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][12]~3_combout\);

-- Location: LCCOMB_X111_Y38_N2
\Unit1|unit2|memory[4][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~393_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~393_combout\,
	datac => \Unit1|unit2|memory[4][1][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][12]~2_combout\);

-- Location: LCCOMB_X96_Y35_N2
\Unit1|unit2|memory~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~394_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(12))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][0][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(12),
	datad => \Unit1|unit2|memory[4][0][12]~2_combout\,
	combout => \Unit1|unit2|memory~394_combout\);

-- Location: LCCOMB_X96_Y35_N0
\Unit1|unit2|memory[4][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~394_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][0][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][0][12]~1_combout\,
	datac => \Unit1|unit2|memory~394_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][12]~1_combout\);

-- Location: LCCOMB_X96_Y35_N4
\Unit1|unit2|memory[4][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[4][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[4][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][12]~4_combout\);

-- Location: FF_X96_Y35_N25
\Unit1|unit2|memory[4][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][12]~_emulated_q\);

-- Location: LCCOMB_X96_Y35_N24
\Unit1|unit2|memory[4][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][12]~3_combout\ = \Unit1|unit2|memory[4][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][12]~3_combout\);

-- Location: LCCOMB_X95_Y35_N12
\Unit1|unit2|memory[4][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~394_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~394_combout\,
	datac => \Unit1|unit2|memory[4][0][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][0][12]~2_combout\);

-- Location: LCCOMB_X95_Y35_N0
\Unit1|unit2|Mux131~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~4_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|memory[4][1][12]~2_combout\) # ((\address[1]~input_o\)))) # (!\address[0]~input_o\ & (((!\address[1]~input_o\ & \Unit1|unit2|memory[4][0][12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][12]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[4][0][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~4_combout\);

-- Location: LCCOMB_X95_Y35_N10
\Unit1|unit2|Mux131~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux131~4_combout\ & (\Unit1|unit2|memory[4][3][12]~2_combout\)) # (!\Unit1|unit2|Mux131~4_combout\ & ((\Unit1|unit2|memory[4][2][12]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux131~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][12]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][2][12]~2_combout\,
	datad => \Unit1|unit2|Mux131~4_combout\,
	combout => \Unit1|unit2|Mux131~5_combout\);

-- Location: LCCOMB_X95_Y35_N4
\Unit1|unit2|Mux131~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|Mux131~3_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|Mux131~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux131~3_combout\,
	datad => \Unit1|unit2|Mux131~5_combout\,
	combout => \Unit1|unit2|Mux131~6_combout\);

-- Location: LCCOMB_X92_Y38_N16
\Unit1|unit2|memory~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~399_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(60)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][3][12]~2_combout\,
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(60),
	combout => \Unit1|unit2|memory~399_combout\);

-- Location: LCCOMB_X92_Y38_N6
\Unit1|unit2|memory[7][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~399_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][12]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~399_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][12]~1_combout\);

-- Location: LCCOMB_X91_Y38_N10
\Unit1|unit2|memory[7][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[7][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[7][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][12]~4_combout\);

-- Location: FF_X92_Y38_N31
\Unit1|unit2|memory[7][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][12]~_emulated_q\);

-- Location: LCCOMB_X92_Y38_N30
\Unit1|unit2|memory[7][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][12]~3_combout\ = \Unit1|unit2|memory[7][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][12]~3_combout\);

-- Location: LCCOMB_X92_Y38_N8
\Unit1|unit2|memory[7][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~399_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~399_combout\,
	datac => \Unit1|unit2|memory[7][3][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][3][12]~2_combout\);

-- Location: LCCOMB_X106_Y31_N14
\Unit1|unit2|memory~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~396_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(28)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][1][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][1][12]~2_combout\,
	datad => \Unit1|data_block\(28),
	combout => \Unit1|unit2|memory~396_combout\);

-- Location: LCCOMB_X106_Y31_N28
\Unit1|unit2|memory[7][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~396_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~396_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][1][12]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][12]~1_combout\);

-- Location: LCCOMB_X106_Y31_N12
\Unit1|unit2|memory[7][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][12]~4_combout\ = \Unit1|unit2|memory[7][1][12]~1_combout\ $ (\Unit1|tempDataIn\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][12]~1_combout\,
	datac => \Unit1|tempDataIn\(12),
	combout => \Unit1|unit2|memory[7][1][12]~4_combout\);

-- Location: FF_X106_Y31_N21
\Unit1|unit2|memory[7][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][12]~_emulated_q\);

-- Location: LCCOMB_X106_Y31_N20
\Unit1|unit2|memory[7][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][12]~3_combout\ = \Unit1|unit2|memory[7][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][12]~3_combout\);

-- Location: LCCOMB_X106_Y31_N22
\Unit1|unit2|memory[7][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~396_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][1][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~396_combout\,
	datab => \Unit1|unit2|memory[7][1][12]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][1][12]~2_combout\);

-- Location: LCCOMB_X105_Y31_N24
\Unit1|unit2|memory~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~397_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(44))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(44),
	datac => \Unit1|unit2|memory[7][2][12]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~397_combout\);

-- Location: LCCOMB_X105_Y31_N20
\Unit1|unit2|memory[7][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~397_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][2][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~397_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[7][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][12]~1_combout\);

-- Location: LCCOMB_X105_Y31_N14
\Unit1|unit2|memory[7][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[7][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[7][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][12]~4_combout\);

-- Location: FF_X105_Y31_N11
\Unit1|unit2|memory[7][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][12]~_emulated_q\);

-- Location: LCCOMB_X105_Y31_N10
\Unit1|unit2|memory[7][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][12]~3_combout\ = \Unit1|unit2|memory[7][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][12]~3_combout\);

-- Location: LCCOMB_X105_Y31_N4
\Unit1|unit2|memory[7][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~397_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][2][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][2][12]~3_combout\,
	datac => \Unit1|unit2|memory~397_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][12]~2_combout\);

-- Location: LCCOMB_X105_Y31_N28
\Unit1|unit2|memory~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~398_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(12)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][0][12]~2_combout\,
	datad => \Unit1|data_block\(12),
	combout => \Unit1|unit2|memory~398_combout\);

-- Location: LCCOMB_X105_Y31_N6
\Unit1|unit2|memory[7][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~398_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][0][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~398_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[7][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][12]~1_combout\);

-- Location: LCCOMB_X105_Y31_N2
\Unit1|unit2|memory[7][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[7][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[7][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][12]~4_combout\);

-- Location: FF_X105_Y31_N31
\Unit1|unit2|memory[7][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][12]~_emulated_q\);

-- Location: LCCOMB_X105_Y31_N30
\Unit1|unit2|memory[7][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][12]~3_combout\ = \Unit1|unit2|memory[7][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][12]~3_combout\);

-- Location: LCCOMB_X105_Y31_N12
\Unit1|unit2|memory[7][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~398_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~398_combout\,
	datac => \Unit1|unit2|memory[7][0][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][12]~2_combout\);

-- Location: LCCOMB_X105_Y31_N16
\Unit1|unit2|Mux131~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[7][2][12]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[7][0][12]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][2][12]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~7_combout\);

-- Location: LCCOMB_X95_Y35_N6
\Unit1|unit2|Mux131~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux131~7_combout\ & (\Unit1|unit2|memory[7][3][12]~2_combout\)) # (!\Unit1|unit2|Mux131~7_combout\ & ((\Unit1|unit2|memory[7][1][12]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux131~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[7][3][12]~2_combout\,
	datac => \Unit1|unit2|memory[7][1][12]~2_combout\,
	datad => \Unit1|unit2|Mux131~7_combout\,
	combout => \Unit1|unit2|Mux131~8_combout\);

-- Location: LCCOMB_X95_Y35_N28
\Unit1|unit2|Mux131~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux131~6_combout\ & ((\Unit1|unit2|Mux131~8_combout\))) # (!\Unit1|unit2|Mux131~6_combout\ & (\Unit1|unit2|Mux131~1_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux131~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux131~1_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux131~6_combout\,
	datad => \Unit1|unit2|Mux131~8_combout\,
	combout => \Unit1|unit2|Mux131~9_combout\);

-- Location: LCCOMB_X94_Y35_N18
\Unit1|unit2|memory~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~400_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(44))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][2][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(44),
	datac => \Unit1|unit2|memory[2][2][12]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~400_combout\);

-- Location: LCCOMB_X94_Y35_N2
\Unit1|unit2|memory[2][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~400_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][12]~1_combout\,
	datac => \Unit1|unit2|memory~400_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][12]~1_combout\);

-- Location: LCCOMB_X94_Y35_N4
\Unit1|unit2|memory[2][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[2][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[2][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][12]~4_combout\);

-- Location: FF_X94_Y35_N9
\Unit1|unit2|memory[2][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][12]~_emulated_q\);

-- Location: LCCOMB_X94_Y35_N8
\Unit1|unit2|memory[2][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][12]~3_combout\ = \Unit1|unit2|memory[2][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][12]~3_combout\);

-- Location: LCCOMB_X94_Y35_N30
\Unit1|unit2|memory[2][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~400_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[2][2][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][12]~3_combout\,
	datab => \Unit1|unit2|memory~400_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][12]~2_combout\);

-- Location: LCCOMB_X103_Y34_N14
\Unit1|unit2|memory~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~403_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(60)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][12]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(60),
	combout => \Unit1|unit2|memory~403_combout\);

-- Location: LCCOMB_X103_Y34_N16
\Unit1|unit2|memory[2][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~403_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][12]~1_combout\,
	datac => \Unit1|unit2|memory~403_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][12]~1_combout\);

-- Location: LCCOMB_X103_Y34_N4
\Unit1|unit2|memory[2][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[2][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[2][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][12]~4_combout\);

-- Location: FF_X103_Y34_N21
\Unit1|unit2|memory[2][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][12]~_emulated_q\);

-- Location: LCCOMB_X103_Y34_N20
\Unit1|unit2|memory[2][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][12]~3_combout\ = \Unit1|unit2|memory[2][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][12]~3_combout\);

-- Location: LCCOMB_X103_Y34_N30
\Unit1|unit2|memory[2][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~403_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~403_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][3][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][3][12]~2_combout\);

-- Location: LCCOMB_X103_Y34_N10
\Unit1|unit2|memory~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~402_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(12))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][0][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(12),
	datac => \Unit1|unit2|memory[2][0][12]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~402_combout\);

-- Location: LCCOMB_X103_Y34_N6
\Unit1|unit2|memory[2][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~402_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][12]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~402_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][12]~1_combout\);

-- Location: LCCOMB_X103_Y34_N8
\Unit1|unit2|memory[2][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[2][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[2][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][12]~4_combout\);

-- Location: FF_X103_Y34_N29
\Unit1|unit2|memory[2][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][12]~_emulated_q\);

-- Location: LCCOMB_X103_Y34_N28
\Unit1|unit2|memory[2][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][12]~3_combout\ = \Unit1|unit2|memory[2][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][12]~3_combout\);

-- Location: LCCOMB_X103_Y34_N2
\Unit1|unit2|memory[2][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~402_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~402_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][0][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][12]~2_combout\);

-- Location: LCCOMB_X95_Y34_N10
\Unit1|unit2|memory~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~401_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(28)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][1][12]~2_combout\,
	datac => \Unit1|data_block\(28),
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~401_combout\);

-- Location: LCCOMB_X95_Y34_N2
\Unit1|unit2|memory[2][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~401_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][1][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][12]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~401_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][12]~1_combout\);

-- Location: LCCOMB_X95_Y34_N8
\Unit1|unit2|memory[2][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][12]~4_combout\ = \Unit1|unit2|memory[2][1][12]~1_combout\ $ (\Unit1|tempDataIn\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][12]~1_combout\,
	datad => \Unit1|tempDataIn\(12),
	combout => \Unit1|unit2|memory[2][1][12]~4_combout\);

-- Location: FF_X95_Y34_N13
\Unit1|unit2|memory[2][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][12]~_emulated_q\);

-- Location: LCCOMB_X95_Y34_N12
\Unit1|unit2|memory[2][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][12]~3_combout\ = \Unit1|unit2|memory[2][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][12]~3_combout\);

-- Location: LCCOMB_X95_Y34_N18
\Unit1|unit2|memory[2][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~401_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~401_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][1][12]~2_combout\);

-- Location: LCCOMB_X95_Y34_N28
\Unit1|unit2|Mux131~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~10_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[2][1][12]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[2][0][12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[2][0][12]~2_combout\,
	datad => \Unit1|unit2|memory[2][1][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~10_combout\);

-- Location: LCCOMB_X95_Y34_N6
\Unit1|unit2|Mux131~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux131~10_combout\ & ((\Unit1|unit2|memory[2][3][12]~2_combout\))) # (!\Unit1|unit2|Mux131~10_combout\ & (\Unit1|unit2|memory[2][2][12]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux131~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[2][2][12]~2_combout\,
	datac => \Unit1|unit2|memory[2][3][12]~2_combout\,
	datad => \Unit1|unit2|Mux131~10_combout\,
	combout => \Unit1|unit2|Mux131~11_combout\);

-- Location: LCCOMB_X111_Y38_N12
\Unit1|unit2|memory~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~412_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(28)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][1][12]~2_combout\,
	datad => \Unit1|data_block\(28),
	combout => \Unit1|unit2|memory~412_combout\);

-- Location: LCCOMB_X111_Y38_N18
\Unit1|unit2|memory[3][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~412_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][12]~1_combout\,
	datab => \Unit1|unit2|memory~412_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][12]~1_combout\);

-- Location: LCCOMB_X111_Y38_N22
\Unit1|unit2|memory[3][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][12]~4_combout\ = \Unit1|unit2|memory[3][1][12]~1_combout\ $ (\Unit1|tempDataIn\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][12]~1_combout\,
	datad => \Unit1|tempDataIn\(12),
	combout => \Unit1|unit2|memory[3][1][12]~4_combout\);

-- Location: FF_X111_Y38_N1
\Unit1|unit2|memory[3][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][12]~_emulated_q\);

-- Location: LCCOMB_X111_Y38_N0
\Unit1|unit2|memory[3][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][12]~3_combout\ = \Unit1|unit2|memory[3][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][12]~3_combout\);

-- Location: LCCOMB_X111_Y38_N6
\Unit1|unit2|memory[3][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~412_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~412_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][1][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][12]~2_combout\);

-- Location: LCCOMB_X107_Y40_N20
\Unit1|unit2|memory~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~415_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(60)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][3][12]~2_combout\,
	datad => \Unit1|data_block\(60),
	combout => \Unit1|unit2|memory~415_combout\);

-- Location: LCCOMB_X107_Y40_N18
\Unit1|unit2|memory[3][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~415_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~415_combout\,
	datab => \Unit1|unit2|memory[3][3][12]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][12]~1_combout\);

-- Location: LCCOMB_X107_Y40_N26
\Unit1|unit2|memory[3][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[3][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[3][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][12]~4_combout\);

-- Location: FF_X107_Y40_N1
\Unit1|unit2|memory[3][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][12]~_emulated_q\);

-- Location: LCCOMB_X107_Y40_N0
\Unit1|unit2|memory[3][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][12]~3_combout\ = \Unit1|unit2|memory[3][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][12]~3_combout\);

-- Location: LCCOMB_X107_Y40_N30
\Unit1|unit2|memory[3][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~415_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~415_combout\,
	datac => \Unit1|unit2|memory[3][3][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][3][12]~2_combout\);

-- Location: LCCOMB_X107_Y41_N14
\Unit1|unit2|memory~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~414_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(12))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(12),
	datac => \Unit1|unit2|memory[3][0][12]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~414_combout\);

-- Location: LCCOMB_X107_Y41_N28
\Unit1|unit2|memory[3][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~414_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][12]~1_combout\,
	datac => \Unit1|unit2|memory~414_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][12]~1_combout\);

-- Location: LCCOMB_X107_Y41_N8
\Unit1|unit2|memory[3][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[3][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[3][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][12]~4_combout\);

-- Location: FF_X107_Y41_N21
\Unit1|unit2|memory[3][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][12]~_emulated_q\);

-- Location: LCCOMB_X107_Y41_N20
\Unit1|unit2|memory[3][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][12]~3_combout\ = \Unit1|unit2|memory[3][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][12]~3_combout\);

-- Location: LCCOMB_X107_Y41_N22
\Unit1|unit2|memory[3][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~414_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][0][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][12]~3_combout\,
	datab => \Unit1|unit2|memory~414_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][12]~2_combout\);

-- Location: LCCOMB_X102_Y41_N6
\Unit1|unit2|memory~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~413_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(44))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(44),
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|unit2|memory[3][2][12]~2_combout\,
	combout => \Unit1|unit2|memory~413_combout\);

-- Location: LCCOMB_X102_Y41_N24
\Unit1|unit2|memory[3][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~413_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][12]~1_combout\,
	datac => \Unit1|unit2|memory~413_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][12]~1_combout\);

-- Location: LCCOMB_X102_Y41_N12
\Unit1|unit2|memory[3][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[3][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[3][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][12]~4_combout\);

-- Location: FF_X102_Y41_N1
\Unit1|unit2|memory[3][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][12]~_emulated_q\);

-- Location: LCCOMB_X102_Y41_N0
\Unit1|unit2|memory[3][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][12]~3_combout\ = \Unit1|unit2|memory[3][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][12]~3_combout\);

-- Location: LCCOMB_X102_Y41_N2
\Unit1|unit2|memory[3][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~413_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~413_combout\,
	datab => \Unit1|unit2|memory[3][2][12]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][12]~2_combout\);

-- Location: LCCOMB_X106_Y38_N12
\Unit1|unit2|Mux131~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][12]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[3][0][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][0][12]~2_combout\,
	datad => \Unit1|unit2|memory[3][2][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~17_combout\);

-- Location: LCCOMB_X106_Y38_N22
\Unit1|unit2|Mux131~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux131~17_combout\ & ((\Unit1|unit2|memory[3][3][12]~2_combout\))) # (!\Unit1|unit2|Mux131~17_combout\ & (\Unit1|unit2|memory[3][1][12]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux131~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[3][1][12]~2_combout\,
	datac => \Unit1|unit2|memory[3][3][12]~2_combout\,
	datad => \Unit1|unit2|Mux131~17_combout\,
	combout => \Unit1|unit2|Mux131~18_combout\);

-- Location: LCCOMB_X113_Y31_N30
\Unit1|unit2|memory~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~404_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(28)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|unit2|memory[1][1][12]~2_combout\,
	datad => \Unit1|data_block\(28),
	combout => \Unit1|unit2|memory~404_combout\);

-- Location: LCCOMB_X113_Y31_N20
\Unit1|unit2|memory[1][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~404_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][1][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~404_combout\,
	datab => \Unit1|unit2|memory[1][1][12]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][12]~1_combout\);

-- Location: LCCOMB_X113_Y31_N28
\Unit1|unit2|memory[1][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[1][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datac => \Unit1|unit2|memory[1][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][12]~4_combout\);

-- Location: FF_X113_Y31_N17
\Unit1|unit2|memory[1][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][12]~_emulated_q\);

-- Location: LCCOMB_X113_Y31_N16
\Unit1|unit2|memory[1][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][12]~3_combout\ = \Unit1|unit2|memory[1][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][12]~3_combout\);

-- Location: LCCOMB_X113_Y31_N26
\Unit1|unit2|memory[1][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~404_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~404_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[1][1][12]~3_combout\,
	combout => \Unit1|unit2|memory[1][1][12]~2_combout\);

-- Location: LCCOMB_X105_Y37_N12
\Unit1|unit2|memory~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~405_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(44))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(44),
	datab => \Unit1|unit2|memory[1][2][12]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~405_combout\);

-- Location: LCCOMB_X105_Y37_N6
\Unit1|unit2|memory[1][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~405_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][12]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~405_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][12]~1_combout\);

-- Location: LCCOMB_X105_Y37_N8
\Unit1|unit2|memory[1][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[1][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[1][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][12]~4_combout\);

-- Location: FF_X105_Y37_N29
\Unit1|unit2|memory[1][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][12]~_emulated_q\);

-- Location: LCCOMB_X105_Y37_N28
\Unit1|unit2|memory[1][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][12]~3_combout\ = \Unit1|unit2|memory[1][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][12]~3_combout\);

-- Location: LCCOMB_X105_Y37_N14
\Unit1|unit2|memory[1][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~405_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~405_combout\,
	datab => \Unit1|unit2|memory[1][2][12]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][2][12]~2_combout\);

-- Location: LCCOMB_X105_Y37_N30
\Unit1|unit2|memory~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~406_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(12)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|unit2|memory[1][0][12]~2_combout\,
	datad => \Unit1|data_block\(12),
	combout => \Unit1|unit2|memory~406_combout\);

-- Location: LCCOMB_X105_Y37_N4
\Unit1|unit2|memory[1][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~406_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][0][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~406_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][0][12]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][12]~1_combout\);

-- Location: LCCOMB_X106_Y36_N4
\Unit1|unit2|memory[1][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[1][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[1][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][12]~4_combout\);

-- Location: FF_X106_Y36_N13
\Unit1|unit2|memory[1][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][12]~_emulated_q\);

-- Location: LCCOMB_X106_Y36_N12
\Unit1|unit2|memory[1][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][12]~3_combout\ = \Unit1|unit2|memory[1][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][12]~3_combout\);

-- Location: LCCOMB_X106_Y36_N22
\Unit1|unit2|memory[1][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~406_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~406_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][0][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][12]~2_combout\);

-- Location: LCCOMB_X98_Y34_N26
\Unit1|unit2|Mux131~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~12_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\)))) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[1][2][12]~2_combout\)) # (!\address[1]~input_o\ & 
-- ((\Unit1|unit2|memory[1][0][12]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][12]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \Unit1|unit2|memory[1][0][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~12_combout\);

-- Location: LCCOMB_X105_Y38_N14
\Unit1|unit2|memory~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~407_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(60))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][3][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(60),
	datac => \Unit1|unit2|memory[1][3][12]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~407_combout\);

-- Location: LCCOMB_X105_Y38_N10
\Unit1|unit2|memory[1][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~407_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][12]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~407_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][12]~1_combout\);

-- Location: LCCOMB_X106_Y38_N10
\Unit1|unit2|memory[1][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[1][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[1][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][12]~4_combout\);

-- Location: FF_X106_Y38_N11
\Unit1|unit2|memory[1][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][12]~_emulated_q\);

-- Location: LCCOMB_X105_Y38_N24
\Unit1|unit2|memory[1][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][12]~3_combout\ = \Unit1|unit2|memory[1][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][12]~3_combout\);

-- Location: LCCOMB_X105_Y38_N26
\Unit1|unit2|memory[1][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~407_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][3][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][12]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~407_combout\,
	combout => \Unit1|unit2|memory[1][3][12]~2_combout\);

-- Location: LCCOMB_X98_Y34_N4
\Unit1|unit2|Mux131~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux131~12_combout\ & ((\Unit1|unit2|memory[1][3][12]~2_combout\))) # (!\Unit1|unit2|Mux131~12_combout\ & (\Unit1|unit2|memory[1][1][12]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux131~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][1][12]~2_combout\,
	datac => \Unit1|unit2|Mux131~12_combout\,
	datad => \Unit1|unit2|memory[1][3][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~13_combout\);

-- Location: LCCOMB_X105_Y38_N2
\Unit1|unit2|memory~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~411_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(60)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][12]~2_combout\,
	datab => \Unit1|data_block\(60),
	datac => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~411_combout\);

-- Location: LCCOMB_X105_Y38_N28
\Unit1|unit2|memory[0][3][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~411_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][3][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~411_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][3][12]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][12]~1_combout\);

-- Location: LCCOMB_X105_Y38_N4
\Unit1|unit2|memory[0][3][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][12]~4_combout\ = \Unit1|unit2|memory[0][3][12]~1_combout\ $ (\Unit1|tempDataIn\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][12]~1_combout\,
	datac => \Unit1|tempDataIn\(12),
	combout => \Unit1|unit2|memory[0][3][12]~4_combout\);

-- Location: FF_X105_Y38_N1
\Unit1|unit2|memory[0][3][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][12]~_emulated_q\);

-- Location: LCCOMB_X105_Y38_N0
\Unit1|unit2|memory[0][3][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][12]~3_combout\ = \Unit1|unit2|memory[0][3][12]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][12]~3_combout\);

-- Location: LCCOMB_X105_Y38_N6
\Unit1|unit2|memory[0][3][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~411_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~411_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][3][12]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][3][12]~2_combout\);

-- Location: LCCOMB_X102_Y39_N18
\Unit1|unit2|memory~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~408_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(44)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|unit2|memory[0][2][12]~2_combout\,
	datad => \Unit1|data_block\(44),
	combout => \Unit1|unit2|memory~408_combout\);

-- Location: LCCOMB_X102_Y39_N12
\Unit1|unit2|memory[0][2][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~408_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][12]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~408_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][12]~1_combout\);

-- Location: LCCOMB_X102_Y39_N16
\Unit1|unit2|memory[0][2][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[0][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[0][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][12]~4_combout\);

-- Location: FF_X102_Y39_N5
\Unit1|unit2|memory[0][2][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][12]~_emulated_q\);

-- Location: LCCOMB_X102_Y39_N4
\Unit1|unit2|memory[0][2][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][12]~3_combout\ = \Unit1|unit2|memory[0][2][12]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][12]~3_combout\);

-- Location: LCCOMB_X102_Y39_N30
\Unit1|unit2|memory[0][2][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~408_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][12]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~408_combout\,
	datab => \Unit1|unit2|memory[0][2][12]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][12]~2_combout\);

-- Location: LCCOMB_X105_Y36_N10
\Unit1|unit2|memory~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~409_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(28))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][1][12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(28),
	datab => \Unit1|unit2|memory[0][1][12]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~409_combout\);

-- Location: LCCOMB_X105_Y36_N2
\Unit1|unit2|memory[0][1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~409_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][1][12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~409_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[0][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][12]~1_combout\);

-- Location: LCCOMB_X106_Y36_N30
\Unit1|unit2|memory[0][1][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[0][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(12),
	datac => \Unit1|unit2|memory[0][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][12]~4_combout\);

-- Location: FF_X105_Y36_N9
\Unit1|unit2|memory[0][1][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][12]~_emulated_q\);

-- Location: LCCOMB_X105_Y36_N8
\Unit1|unit2|memory[0][1][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][12]~3_combout\ = \Unit1|unit2|memory[0][1][12]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][12]~3_combout\);

-- Location: LCCOMB_X106_Y38_N8
\Unit1|unit2|memory[0][1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~409_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][1][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][12]~3_combout\,
	datac => \Unit1|unit2|memory~409_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][12]~2_combout\);

-- Location: LCCOMB_X105_Y37_N20
\Unit1|unit2|memory~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~410_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(12)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][12]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][12]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(12),
	combout => \Unit1|unit2|memory~410_combout\);

-- Location: LCCOMB_X105_Y37_N18
\Unit1|unit2|memory[0][0][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][12]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~410_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datab => \Unit1|unit2|memory[0][0][12]~1_combout\,
	datac => \Unit1|unit2|memory~410_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[0][0][12]~1_combout\);

-- Location: LCCOMB_X106_Y35_N4
\Unit1|unit2|memory[0][0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][12]~4_combout\ = \Unit1|tempDataIn\(12) $ (\Unit1|unit2|memory[0][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(12),
	datad => \Unit1|unit2|memory[0][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][12]~4_combout\);

-- Location: FF_X106_Y35_N25
\Unit1|unit2|memory[0][0][12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][12]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][12]~_emulated_q\);

-- Location: LCCOMB_X106_Y35_N24
\Unit1|unit2|memory[0][0][12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][12]~3_combout\ = \Unit1|unit2|memory[0][0][12]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][12]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][12]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][12]~3_combout\);

-- Location: LCCOMB_X106_Y35_N26
\Unit1|unit2|memory[0][0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][12]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~410_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][12]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~410_combout\,
	combout => \Unit1|unit2|memory[0][0][12]~2_combout\);

-- Location: LCCOMB_X106_Y38_N16
\Unit1|unit2|Mux131~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~14_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[0][1][12]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[0][0][12]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[0][1][12]~2_combout\,
	datad => \Unit1|unit2|memory[0][0][12]~2_combout\,
	combout => \Unit1|unit2|Mux131~14_combout\);

-- Location: LCCOMB_X106_Y38_N6
\Unit1|unit2|Mux131~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux131~14_combout\ & (\Unit1|unit2|memory[0][3][12]~2_combout\)) # (!\Unit1|unit2|Mux131~14_combout\ & ((\Unit1|unit2|memory[0][2][12]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux131~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[0][3][12]~2_combout\,
	datac => \Unit1|unit2|memory[0][2][12]~2_combout\,
	datad => \Unit1|unit2|Mux131~14_combout\,
	combout => \Unit1|unit2|Mux131~15_combout\);

-- Location: LCCOMB_X98_Y34_N2
\Unit1|unit2|Mux131~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~16_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|Mux131~13_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & ((\Unit1|unit2|Mux131~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux131~13_combout\,
	datad => \Unit1|unit2|Mux131~15_combout\,
	combout => \Unit1|unit2|Mux131~16_combout\);

-- Location: LCCOMB_X98_Y34_N20
\Unit1|unit2|Mux131~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~19_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux131~16_combout\ & ((\Unit1|unit2|Mux131~18_combout\))) # (!\Unit1|unit2|Mux131~16_combout\ & (\Unit1|unit2|Mux131~11_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux131~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux131~11_combout\,
	datac => \Unit1|unit2|Mux131~18_combout\,
	datad => \Unit1|unit2|Mux131~16_combout\,
	combout => \Unit1|unit2|Mux131~19_combout\);

-- Location: LCCOMB_X98_Y34_N10
\Unit1|unit2|Mux131~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux131~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux131~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux131~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux131~9_combout\,
	datad => \Unit1|unit2|Mux131~19_combout\,
	combout => \Unit1|unit2|Mux131~20_combout\);

-- Location: FF_X98_Y34_N11
\Unit1|unit2|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux131~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(12));

-- Location: LCCOMB_X108_Y31_N12
\Unit1|data_out_cpu[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[12]~feeder_combout\ = \Unit1|unit2|data_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(12),
	combout => \Unit1|data_out_cpu[12]~feeder_combout\);

-- Location: FF_X108_Y31_N13
\Unit1|data_out_cpu[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[12]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(12));

-- Location: LCCOMB_X109_Y31_N22
\data_out[12]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[12]~reg0feeder_combout\ = \Unit1|data_out_cpu\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(12),
	combout => \data_out[12]~reg0feeder_combout\);

-- Location: FF_X109_Y31_N23
\data_out[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[12]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[12]~reg0_q\);

-- Location: LCCOMB_X102_Y35_N30
\Unit1|data_block[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[29]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(29),
	combout => \Unit1|data_block[29]~feeder_combout\);

-- Location: FF_X102_Y35_N31
\Unit1|data_block[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[29]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(29));

-- Location: LCCOMB_X112_Y40_N22
\Unit1|unit2|memory~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~428_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(29)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][1][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][13]~2_combout\,
	datab => \Unit1|data_block\(29),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~428_combout\);

-- Location: IOIBUF_X115_Y19_N8
\data_in[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(13),
	o => \data_in[13]~input_o\);

-- Location: FF_X111_Y37_N23
\Unit1|tempDataIn[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[13]~input_o\,
	sload => VCC,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(13));

-- Location: LCCOMB_X112_Y40_N24
\Unit1|unit2|memory[7][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~428_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~428_combout\,
	datab => \Unit1|unit2|memory[7][1][13]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][13]~1_combout\);

-- Location: LCCOMB_X112_Y40_N28
\Unit1|unit2|memory[7][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[7][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[7][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][13]~4_combout\);

-- Location: FF_X112_Y40_N13
\Unit1|unit2|memory[7][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][13]~_emulated_q\);

-- Location: LCCOMB_X112_Y40_N12
\Unit1|unit2|memory[7][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][13]~3_combout\ = \Unit1|unit2|memory[7][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][13]~3_combout\);

-- Location: LCCOMB_X112_Y40_N26
\Unit1|unit2|memory[7][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~428_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][1][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~428_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[7][1][13]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][13]~2_combout\);

-- Location: M9K_X104_Y35_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000097F0E550A9ACAAA49D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: FF_X105_Y39_N1
\Unit1|data_block[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(61),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(61));

-- Location: LCCOMB_X113_Y42_N6
\Unit1|unit2|memory~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~431_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(61))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][3][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(61),
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|unit2|memory[7][3][13]~2_combout\,
	combout => \Unit1|unit2|memory~431_combout\);

-- Location: LCCOMB_X113_Y42_N10
\Unit1|unit2|memory[7][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~431_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][13]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~431_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][13]~1_combout\);

-- Location: LCCOMB_X113_Y42_N24
\Unit1|unit2|memory[7][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][13]~4_combout\ = \Unit1|unit2|memory[7][3][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][3][13]~1_combout\,
	datac => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[7][3][13]~4_combout\);

-- Location: FF_X113_Y42_N17
\Unit1|unit2|memory[7][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][13]~_emulated_q\);

-- Location: LCCOMB_X113_Y42_N16
\Unit1|unit2|memory[7][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][13]~3_combout\ = \Unit1|unit2|memory[7][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][13]~3_combout\);

-- Location: LCCOMB_X113_Y42_N22
\Unit1|unit2|memory[7][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~431_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~431_combout\,
	datad => \Unit1|unit2|memory[7][3][13]~3_combout\,
	combout => \Unit1|unit2|memory[7][3][13]~2_combout\);

-- Location: FF_X105_Y39_N9
\Unit1|data_block[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(45),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(45));

-- Location: LCCOMB_X109_Y40_N4
\Unit1|unit2|memory~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~429_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(45)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][2][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][2][13]~2_combout\,
	datac => \Unit1|data_block\(45),
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~429_combout\);

-- Location: LCCOMB_X109_Y40_N2
\Unit1|unit2|memory[7][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~429_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][2][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~429_combout\,
	datac => \Unit1|unit2|memory[7][2][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][13]~1_combout\);

-- Location: LCCOMB_X109_Y40_N22
\Unit1|unit2|memory[7][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][13]~4_combout\ = \Unit1|unit2|memory[7][2][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[7][2][13]~4_combout\);

-- Location: FF_X109_Y40_N25
\Unit1|unit2|memory[7][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][13]~_emulated_q\);

-- Location: LCCOMB_X109_Y40_N24
\Unit1|unit2|memory[7][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][13]~3_combout\ = \Unit1|unit2|memory[7][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][13]~3_combout\);

-- Location: LCCOMB_X109_Y40_N14
\Unit1|unit2|memory[7][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~429_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~429_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[7][2][13]~3_combout\,
	combout => \Unit1|unit2|memory[7][2][13]~2_combout\);

-- Location: FF_X102_Y35_N27
\Unit1|data_block[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(13));

-- Location: LCCOMB_X112_Y40_N18
\Unit1|unit2|memory~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~430_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(13))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][0][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|data_block\(13),
	datad => \Unit1|unit2|memory[7][0][13]~2_combout\,
	combout => \Unit1|unit2|memory~430_combout\);

-- Location: LCCOMB_X112_Y40_N2
\Unit1|unit2|memory[7][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~430_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][0][13]~1_combout\,
	datac => \Unit1|unit2|memory~430_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][13]~1_combout\);

-- Location: LCCOMB_X112_Y40_N4
\Unit1|unit2|memory[7][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[7][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[7][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][13]~4_combout\);

-- Location: FF_X112_Y40_N1
\Unit1|unit2|memory[7][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][13]~_emulated_q\);

-- Location: LCCOMB_X112_Y40_N0
\Unit1|unit2|memory[7][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][13]~3_combout\ = \Unit1|unit2|memory[7][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][13]~3_combout\);

-- Location: LCCOMB_X112_Y40_N6
\Unit1|unit2|memory[7][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~430_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~430_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[7][0][13]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][0][13]~2_combout\);

-- Location: LCCOMB_X112_Y40_N20
\Unit1|unit2|Mux130~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~7_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[7][2][13]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[7][0][13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][2][13]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~7_combout\);

-- Location: LCCOMB_X112_Y40_N30
\Unit1|unit2|Mux130~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux130~7_combout\ & ((\Unit1|unit2|memory[7][3][13]~2_combout\))) # (!\Unit1|unit2|Mux130~7_combout\ & (\Unit1|unit2|memory[7][1][13]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux130~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][1][13]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[7][3][13]~2_combout\,
	datad => \Unit1|unit2|Mux130~7_combout\,
	combout => \Unit1|unit2|Mux130~8_combout\);

-- Location: LCCOMB_X113_Y36_N4
\Unit1|unit2|memory~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~416_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(29))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|data_block\(29),
	datac => \Unit1|unit2|memory[5][1][13]~2_combout\,
	combout => \Unit1|unit2|memory~416_combout\);

-- Location: LCCOMB_X113_Y36_N2
\Unit1|unit2|memory[5][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~416_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][1][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~416_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][1][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][13]~1_combout\);

-- Location: LCCOMB_X113_Y36_N14
\Unit1|unit2|memory[5][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[5][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[5][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][13]~4_combout\);

-- Location: FF_X113_Y36_N21
\Unit1|unit2|memory[5][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][13]~_emulated_q\);

-- Location: LCCOMB_X113_Y36_N20
\Unit1|unit2|memory[5][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][13]~3_combout\ = \Unit1|unit2|memory[5][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][13]~3_combout\);

-- Location: LCCOMB_X113_Y36_N6
\Unit1|unit2|memory[5][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~416_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~416_combout\,
	datab => \Unit1|unit2|memory[5][1][13]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][1][13]~2_combout\);

-- Location: LCCOMB_X113_Y42_N18
\Unit1|unit2|memory~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~419_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(61)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][3][13]~2_combout\,
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(61),
	combout => \Unit1|unit2|memory~419_combout\);

-- Location: LCCOMB_X113_Y42_N28
\Unit1|unit2|memory[5][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~419_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][3][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~419_combout\,
	datac => \Unit1|unit2|memory[5][3][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][13]~1_combout\);

-- Location: LCCOMB_X113_Y42_N8
\Unit1|unit2|memory[5][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[5][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[5][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][13]~4_combout\);

-- Location: FF_X113_Y42_N1
\Unit1|unit2|memory[5][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][13]~_emulated_q\);

-- Location: LCCOMB_X113_Y42_N0
\Unit1|unit2|memory[5][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][13]~3_combout\ = \Unit1|unit2|memory[5][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][13]~3_combout\);

-- Location: LCCOMB_X113_Y42_N14
\Unit1|unit2|memory[5][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~419_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[5][3][13]~3_combout\,
	datad => \Unit1|unit2|memory~419_combout\,
	combout => \Unit1|unit2|memory[5][3][13]~2_combout\);

-- Location: LCCOMB_X109_Y40_N10
\Unit1|unit2|memory~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~417_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(45)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][13]~2_combout\,
	datac => \Unit1|data_block\(45),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~417_combout\);

-- Location: LCCOMB_X109_Y40_N18
\Unit1|unit2|memory[5][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~417_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][2][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~417_combout\,
	datab => \Unit1|unit2|memory[5][2][13]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][13]~1_combout\);

-- Location: LCCOMB_X109_Y40_N8
\Unit1|unit2|memory[5][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][13]~4_combout\ = \Unit1|unit2|memory[5][2][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[5][2][13]~4_combout\);

-- Location: FF_X109_Y40_N1
\Unit1|unit2|memory[5][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][13]~_emulated_q\);

-- Location: LCCOMB_X109_Y40_N0
\Unit1|unit2|memory[5][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][13]~3_combout\ = \Unit1|unit2|memory[5][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][13]~3_combout\);

-- Location: LCCOMB_X109_Y40_N26
\Unit1|unit2|memory[5][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~417_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~417_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[5][2][13]~3_combout\,
	combout => \Unit1|unit2|memory[5][2][13]~2_combout\);

-- Location: LCCOMB_X109_Y40_N16
\Unit1|unit2|memory~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~418_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(13)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][0][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][13]~2_combout\,
	datac => \Unit1|data_block\(13),
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~418_combout\);

-- Location: LCCOMB_X109_Y40_N20
\Unit1|unit2|memory[5][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~418_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~418_combout\,
	datab => \Unit1|unit2|memory[5][0][13]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][13]~1_combout\);

-- Location: LCCOMB_X102_Y40_N6
\Unit1|unit2|memory[5][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][13]~4_combout\ = \Unit1|unit2|memory[5][0][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[5][0][13]~4_combout\);

-- Location: FF_X102_Y40_N7
\Unit1|unit2|memory[5][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[5][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][13]~_emulated_q\);

-- Location: LCCOMB_X109_Y40_N12
\Unit1|unit2|memory[5][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][13]~3_combout\ = \Unit1|unit2|memory[5][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][13]~3_combout\);

-- Location: LCCOMB_X109_Y40_N6
\Unit1|unit2|memory[5][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~418_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][0][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[5][0][13]~3_combout\,
	datad => \Unit1|unit2|memory~418_combout\,
	combout => \Unit1|unit2|memory[5][0][13]~2_combout\);

-- Location: LCCOMB_X109_Y40_N28
\Unit1|unit2|Mux130~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~0_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[5][2][13]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[5][0][13]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[5][2][13]~2_combout\,
	datad => \Unit1|unit2|memory[5][0][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~0_combout\);

-- Location: LCCOMB_X109_Y40_N30
\Unit1|unit2|Mux130~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux130~0_combout\ & ((\Unit1|unit2|memory[5][3][13]~2_combout\))) # (!\Unit1|unit2|Mux130~0_combout\ & (\Unit1|unit2|memory[5][1][13]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux130~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[5][1][13]~2_combout\,
	datac => \Unit1|unit2|memory[5][3][13]~2_combout\,
	datad => \Unit1|unit2|Mux130~0_combout\,
	combout => \Unit1|unit2|Mux130~1_combout\);

-- Location: LCCOMB_X109_Y39_N12
\Unit1|unit2|memory~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~424_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(45)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][2][13]~2_combout\,
	datad => \Unit1|data_block\(45),
	combout => \Unit1|unit2|memory~424_combout\);

-- Location: LCCOMB_X109_Y39_N18
\Unit1|unit2|memory[4][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~424_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][2][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][2][13]~1_combout\,
	datac => \Unit1|unit2|memory~424_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][13]~1_combout\);

-- Location: LCCOMB_X109_Y39_N30
\Unit1|unit2|memory[4][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][13]~4_combout\ = \Unit1|unit2|memory[4][2][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[4][2][13]~4_combout\);

-- Location: FF_X109_Y39_N23
\Unit1|unit2|memory[4][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][13]~_emulated_q\);

-- Location: LCCOMB_X109_Y39_N22
\Unit1|unit2|memory[4][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][13]~3_combout\ = \Unit1|unit2|memory[4][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][13]~3_combout\);

-- Location: LCCOMB_X109_Y39_N0
\Unit1|unit2|memory[4][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~424_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~424_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[4][2][13]~3_combout\,
	combout => \Unit1|unit2|memory[4][2][13]~2_combout\);

-- Location: LCCOMB_X103_Y39_N10
\Unit1|unit2|memory~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~425_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(29))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][1][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(29),
	datad => \Unit1|unit2|memory[4][1][13]~2_combout\,
	combout => \Unit1|unit2|memory~425_combout\);

-- Location: LCCOMB_X103_Y39_N20
\Unit1|unit2|memory[4][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~425_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][1][13]~1_combout\,
	datac => \Unit1|unit2|memory~425_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][13]~1_combout\);

-- Location: LCCOMB_X103_Y39_N4
\Unit1|unit2|memory[4][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][13]~4_combout\ = \Unit1|unit2|memory[4][1][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[4][1][13]~4_combout\);

-- Location: FF_X103_Y39_N13
\Unit1|unit2|memory[4][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][13]~_emulated_q\);

-- Location: LCCOMB_X103_Y39_N12
\Unit1|unit2|memory[4][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][13]~3_combout\ = \Unit1|unit2|memory[4][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][13]~3_combout\);

-- Location: LCCOMB_X103_Y39_N22
\Unit1|unit2|memory[4][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~425_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~425_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][1][13]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][13]~2_combout\);

-- Location: LCCOMB_X114_Y41_N22
\Unit1|unit2|memory~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~426_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(13)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|unit2|memory[4][0][13]~2_combout\,
	datad => \Unit1|data_block\(13),
	combout => \Unit1|unit2|memory~426_combout\);

-- Location: LCCOMB_X114_Y41_N2
\Unit1|unit2|memory[4][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~426_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~426_combout\,
	datab => \Unit1|unit2|memory[4][0][13]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][13]~1_combout\);

-- Location: LCCOMB_X114_Y41_N8
\Unit1|unit2|memory[4][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][13]~4_combout\ = \Unit1|unit2|memory[4][0][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[4][0][13]~4_combout\);

-- Location: FF_X114_Y41_N1
\Unit1|unit2|memory[4][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][13]~_emulated_q\);

-- Location: LCCOMB_X114_Y41_N0
\Unit1|unit2|memory[4][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][13]~3_combout\ = \Unit1|unit2|memory[4][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][13]~3_combout\);

-- Location: LCCOMB_X114_Y41_N14
\Unit1|unit2|memory[4][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~426_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~426_combout\,
	datad => \Unit1|unit2|memory[4][0][13]~3_combout\,
	combout => \Unit1|unit2|memory[4][0][13]~2_combout\);

-- Location: LCCOMB_X109_Y39_N26
\Unit1|unit2|Mux130~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~4_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[4][1][13]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[4][0][13]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][1][13]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~4_combout\);

-- Location: LCCOMB_X114_Y41_N6
\Unit1|unit2|memory~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~427_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(61))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(61),
	datad => \Unit1|unit2|memory[4][3][13]~2_combout\,
	combout => \Unit1|unit2|memory~427_combout\);

-- Location: LCCOMB_X114_Y41_N28
\Unit1|unit2|memory[4][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~427_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][3][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~427_combout\,
	datac => \Unit1|unit2|memory[4][3][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][13]~1_combout\);

-- Location: LCCOMB_X114_Y41_N4
\Unit1|unit2|memory[4][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][13]~4_combout\ = \Unit1|unit2|memory[4][3][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[4][3][13]~4_combout\);

-- Location: FF_X114_Y41_N25
\Unit1|unit2|memory[4][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][13]~_emulated_q\);

-- Location: LCCOMB_X114_Y41_N24
\Unit1|unit2|memory[4][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][13]~3_combout\ = \Unit1|unit2|memory[4][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][13]~3_combout\);

-- Location: LCCOMB_X114_Y41_N10
\Unit1|unit2|memory[4][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~427_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][3][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][13]~3_combout\,
	datab => \Unit1|unit2|memory~427_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][13]~2_combout\);

-- Location: LCCOMB_X109_Y39_N8
\Unit1|unit2|Mux130~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux130~4_combout\ & ((\Unit1|unit2|memory[4][3][13]~2_combout\))) # (!\Unit1|unit2|Mux130~4_combout\ & (\Unit1|unit2|memory[4][2][13]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux130~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[4][2][13]~2_combout\,
	datac => \Unit1|unit2|Mux130~4_combout\,
	datad => \Unit1|unit2|memory[4][3][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~5_combout\);

-- Location: LCCOMB_X111_Y40_N22
\Unit1|unit2|memory~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~420_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(45))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][2][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|data_block\(45),
	datad => \Unit1|unit2|memory[6][2][13]~2_combout\,
	combout => \Unit1|unit2|memory~420_combout\);

-- Location: LCCOMB_X111_Y40_N18
\Unit1|unit2|memory[6][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~420_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][2][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~420_combout\,
	datac => \Unit1|unit2|memory[6][2][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][13]~1_combout\);

-- Location: LCCOMB_X111_Y40_N4
\Unit1|unit2|memory[6][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][13]~4_combout\ = \Unit1|unit2|memory[6][2][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[6][2][13]~4_combout\);

-- Location: FF_X111_Y40_N31
\Unit1|unit2|memory[6][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][13]~_emulated_q\);

-- Location: LCCOMB_X111_Y40_N30
\Unit1|unit2|memory[6][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][13]~3_combout\ = \Unit1|unit2|memory[6][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][13]~3_combout\);

-- Location: LCCOMB_X111_Y40_N16
\Unit1|unit2|memory[6][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~420_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][2][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][13]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~420_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][2][13]~2_combout\);

-- Location: LCCOMB_X107_Y41_N2
\Unit1|unit2|memory~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~423_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(61)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][3][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][13]~2_combout\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(61),
	combout => \Unit1|unit2|memory~423_combout\);

-- Location: LCCOMB_X107_Y41_N6
\Unit1|unit2|memory[6][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~423_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~423_combout\,
	datac => \Unit1|unit2|memory[6][3][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][13]~1_combout\);

-- Location: LCCOMB_X107_Y41_N4
\Unit1|unit2|memory[6][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[6][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[6][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][13]~4_combout\);

-- Location: FF_X107_Y41_N1
\Unit1|unit2|memory[6][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][13]~_emulated_q\);

-- Location: LCCOMB_X107_Y41_N0
\Unit1|unit2|memory[6][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][13]~3_combout\ = \Unit1|unit2|memory[6][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][13]~3_combout\);

-- Location: LCCOMB_X107_Y41_N30
\Unit1|unit2|memory[6][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~423_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~423_combout\,
	datac => \Unit1|unit2|memory[6][3][13]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][13]~2_combout\);

-- Location: LCCOMB_X113_Y41_N4
\Unit1|unit2|memory~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~422_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(13)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|unit2|memory[6][0][13]~2_combout\,
	datad => \Unit1|data_block\(13),
	combout => \Unit1|unit2|memory~422_combout\);

-- Location: LCCOMB_X113_Y41_N2
\Unit1|unit2|memory[6][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~422_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][0][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~422_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][13]~1_combout\);

-- Location: LCCOMB_X113_Y41_N6
\Unit1|unit2|memory[6][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[6][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[6][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][13]~4_combout\);

-- Location: FF_X113_Y41_N15
\Unit1|unit2|memory[6][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][13]~_emulated_q\);

-- Location: LCCOMB_X113_Y41_N14
\Unit1|unit2|memory[6][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][13]~3_combout\ = \Unit1|unit2|memory[6][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][13]~3_combout\);

-- Location: LCCOMB_X113_Y41_N28
\Unit1|unit2|memory[6][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~422_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][0][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][13]~3_combout\,
	datab => \Unit1|unit2|memory~422_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[6][0][13]~2_combout\);

-- Location: LCCOMB_X98_Y35_N18
\Unit1|unit2|memory~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~421_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(29)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][13]~2_combout\,
	datab => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|data_block\(29),
	combout => \Unit1|unit2|memory~421_combout\);

-- Location: LCCOMB_X98_Y35_N24
\Unit1|unit2|memory[6][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~421_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~421_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][13]~1_combout\);

-- Location: LCCOMB_X98_Y35_N16
\Unit1|unit2|memory[6][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][13]~4_combout\ = \Unit1|unit2|memory[6][1][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][1][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[6][1][13]~4_combout\);

-- Location: FF_X98_Y35_N29
\Unit1|unit2|memory[6][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][13]~_emulated_q\);

-- Location: LCCOMB_X98_Y35_N28
\Unit1|unit2|memory[6][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][13]~3_combout\ = \Unit1|unit2|memory[6][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][13]~3_combout\);

-- Location: LCCOMB_X98_Y35_N30
\Unit1|unit2|memory[6][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~421_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~421_combout\,
	datac => \Unit1|unit2|memory[6][1][13]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][13]~2_combout\);

-- Location: LCCOMB_X109_Y39_N6
\Unit1|unit2|Mux130~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][13]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][13]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~2_combout\);

-- Location: LCCOMB_X109_Y39_N28
\Unit1|unit2|Mux130~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux130~2_combout\ & ((\Unit1|unit2|memory[6][3][13]~2_combout\))) # (!\Unit1|unit2|Mux130~2_combout\ & (\Unit1|unit2|memory[6][2][13]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux130~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][13]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][3][13]~2_combout\,
	datad => \Unit1|unit2|Mux130~2_combout\,
	combout => \Unit1|unit2|Mux130~3_combout\);

-- Location: LCCOMB_X109_Y39_N10
\Unit1|unit2|Mux130~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\Unit1|unit2|Mux130~3_combout\))) # (!\address[3]~input_o\ & (\Unit1|unit2|Mux130~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux130~5_combout\,
	datad => \Unit1|unit2|Mux130~3_combout\,
	combout => \Unit1|unit2|Mux130~6_combout\);

-- Location: LCCOMB_X109_Y39_N4
\Unit1|unit2|Mux130~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux130~6_combout\ & (\Unit1|unit2|Mux130~8_combout\)) # (!\Unit1|unit2|Mux130~6_combout\ & ((\Unit1|unit2|Mux130~1_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux130~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux130~8_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux130~1_combout\,
	datad => \Unit1|unit2|Mux130~6_combout\,
	combout => \Unit1|unit2|Mux130~9_combout\);

-- Location: LCCOMB_X109_Y41_N2
\Unit1|unit2|memory~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~435_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(61)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datac => \Unit1|unit2|memory[2][3][13]~2_combout\,
	datad => \Unit1|data_block\(61),
	combout => \Unit1|unit2|memory~435_combout\);

-- Location: LCCOMB_X109_Y41_N18
\Unit1|unit2|memory[2][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~435_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][3][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~435_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][3][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][13]~1_combout\);

-- Location: LCCOMB_X109_Y41_N20
\Unit1|unit2|memory[2][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][13]~4_combout\ = \Unit1|unit2|memory[2][3][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[2][3][13]~4_combout\);

-- Location: FF_X109_Y41_N25
\Unit1|unit2|memory[2][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][13]~_emulated_q\);

-- Location: LCCOMB_X109_Y41_N24
\Unit1|unit2|memory[2][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][13]~3_combout\ = \Unit1|unit2|memory[2][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][13]~3_combout\);

-- Location: LCCOMB_X109_Y41_N14
\Unit1|unit2|memory[2][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~435_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~435_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[2][3][13]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][3][13]~2_combout\);

-- Location: LCCOMB_X112_Y41_N18
\Unit1|unit2|memory~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~432_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(45)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][2][13]~2_combout\,
	datab => \Unit1|data_block\(45),
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~432_combout\);

-- Location: LCCOMB_X112_Y41_N24
\Unit1|unit2|memory[2][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~432_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][2][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~432_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][2][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][13]~1_combout\);

-- Location: LCCOMB_X112_Y41_N20
\Unit1|unit2|memory[2][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][13]~4_combout\ = \Unit1|unit2|memory[2][2][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[2][2][13]~4_combout\);

-- Location: FF_X112_Y41_N1
\Unit1|unit2|memory[2][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][13]~_emulated_q\);

-- Location: LCCOMB_X112_Y41_N0
\Unit1|unit2|memory[2][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][13]~3_combout\ = \Unit1|unit2|memory[2][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][13]~3_combout\);

-- Location: LCCOMB_X112_Y41_N26
\Unit1|unit2|memory[2][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~432_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~432_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][2][13]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][13]~2_combout\);

-- Location: LCCOMB_X109_Y41_N10
\Unit1|unit2|memory~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~433_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(29))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][1][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(29),
	datac => \Unit1|unit2|memory[2][1][13]~2_combout\,
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~433_combout\);

-- Location: LCCOMB_X109_Y41_N16
\Unit1|unit2|memory[2][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~433_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~433_combout\,
	datab => \Unit1|unit2|memory[2][1][13]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][13]~1_combout\);

-- Location: LCCOMB_X109_Y41_N4
\Unit1|unit2|memory[2][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[2][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(13),
	datad => \Unit1|unit2|memory[2][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][13]~4_combout\);

-- Location: FF_X109_Y41_N1
\Unit1|unit2|memory[2][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][13]~_emulated_q\);

-- Location: LCCOMB_X109_Y41_N0
\Unit1|unit2|memory[2][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][13]~3_combout\ = \Unit1|unit2|memory[2][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][13]~3_combout\);

-- Location: LCCOMB_X109_Y41_N22
\Unit1|unit2|memory[2][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~433_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~433_combout\,
	datab => \Unit1|unit2|memory[2][1][13]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][1][13]~2_combout\);

-- Location: LCCOMB_X112_Y41_N30
\Unit1|unit2|memory~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~434_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(13))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][0][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datab => \Unit1|data_block\(13),
	datac => \Unit1|unit2|memory[2][0][13]~2_combout\,
	combout => \Unit1|unit2|memory~434_combout\);

-- Location: LCCOMB_X112_Y41_N10
\Unit1|unit2|memory[2][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~434_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][0][13]~1_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory~434_combout\,
	combout => \Unit1|unit2|memory[2][0][13]~1_combout\);

-- Location: LCCOMB_X112_Y41_N8
\Unit1|unit2|memory[2][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][13]~4_combout\ = \Unit1|unit2|memory[2][0][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[2][0][13]~4_combout\);

-- Location: FF_X112_Y41_N29
\Unit1|unit2|memory[2][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][13]~_emulated_q\);

-- Location: LCCOMB_X112_Y41_N28
\Unit1|unit2|memory[2][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][13]~3_combout\ = \Unit1|unit2|memory[2][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][13]~3_combout\);

-- Location: LCCOMB_X112_Y41_N22
\Unit1|unit2|memory[2][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~434_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~434_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[2][0][13]~3_combout\,
	combout => \Unit1|unit2|memory[2][0][13]~2_combout\);

-- Location: LCCOMB_X109_Y41_N28
\Unit1|unit2|Mux130~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~10_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[2][1][13]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[2][0][13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[2][1][13]~2_combout\,
	datad => \Unit1|unit2|memory[2][0][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~10_combout\);

-- Location: LCCOMB_X109_Y41_N30
\Unit1|unit2|Mux130~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~11_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux130~10_combout\ & (\Unit1|unit2|memory[2][3][13]~2_combout\)) # (!\Unit1|unit2|Mux130~10_combout\ & ((\Unit1|unit2|memory[2][2][13]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux130~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[2][3][13]~2_combout\,
	datac => \Unit1|unit2|memory[2][2][13]~2_combout\,
	datad => \Unit1|unit2|Mux130~10_combout\,
	combout => \Unit1|unit2|Mux130~11_combout\);

-- Location: LCCOMB_X105_Y39_N16
\Unit1|unit2|memory~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~447_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(61)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][3][13]~2_combout\,
	datad => \Unit1|data_block\(61),
	combout => \Unit1|unit2|memory~447_combout\);

-- Location: LCCOMB_X105_Y39_N6
\Unit1|unit2|memory[3][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~447_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][13]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~447_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][13]~1_combout\);

-- Location: LCCOMB_X105_Y39_N10
\Unit1|unit2|memory[3][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[3][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(13),
	datad => \Unit1|unit2|memory[3][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][13]~4_combout\);

-- Location: FF_X106_Y39_N11
\Unit1|unit2|memory[3][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][13]~_emulated_q\);

-- Location: LCCOMB_X105_Y39_N24
\Unit1|unit2|memory[3][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][13]~3_combout\ = \Unit1|unit2|memory[3][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][13]~3_combout\);

-- Location: LCCOMB_X105_Y39_N26
\Unit1|unit2|memory[3][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~447_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][3][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][13]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~447_combout\,
	combout => \Unit1|unit2|memory[3][3][13]~2_combout\);

-- Location: LCCOMB_X111_Y39_N8
\Unit1|unit2|memory~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~445_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(45))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(45),
	datad => \Unit1|unit2|memory[3][2][13]~2_combout\,
	combout => \Unit1|unit2|memory~445_combout\);

-- Location: LCCOMB_X111_Y39_N24
\Unit1|unit2|memory[3][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~445_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][2][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][2][13]~1_combout\,
	datac => \Unit1|unit2|memory~445_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][13]~1_combout\);

-- Location: LCCOMB_X111_Y39_N26
\Unit1|unit2|memory[3][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[3][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[3][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][13]~4_combout\);

-- Location: FF_X111_Y39_N23
\Unit1|unit2|memory[3][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][13]~_emulated_q\);

-- Location: LCCOMB_X111_Y39_N22
\Unit1|unit2|memory[3][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][13]~3_combout\ = \Unit1|unit2|memory[3][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][13]~3_combout\);

-- Location: LCCOMB_X111_Y39_N0
\Unit1|unit2|memory[3][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~445_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~445_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[3][2][13]~3_combout\,
	combout => \Unit1|unit2|memory[3][2][13]~2_combout\);

-- Location: LCCOMB_X103_Y36_N22
\Unit1|unit2|memory~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~446_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(13)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][0][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][13]~2_combout\,
	datab => \Unit1|data_block\(13),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~446_combout\);

-- Location: LCCOMB_X103_Y36_N24
\Unit1|unit2|memory[3][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~446_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][13]~1_combout\,
	datac => \Unit1|unit2|memory~446_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][13]~1_combout\);

-- Location: LCCOMB_X103_Y36_N12
\Unit1|unit2|memory[3][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[3][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(13),
	datad => \Unit1|unit2|memory[3][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][13]~4_combout\);

-- Location: FF_X103_Y36_N1
\Unit1|unit2|memory[3][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][13]~_emulated_q\);

-- Location: LCCOMB_X103_Y36_N0
\Unit1|unit2|memory[3][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][13]~3_combout\ = \Unit1|unit2|memory[3][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][13]~3_combout\);

-- Location: LCCOMB_X103_Y36_N30
\Unit1|unit2|memory[3][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~446_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][0][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][13]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~446_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][13]~2_combout\);

-- Location: LCCOMB_X105_Y39_N4
\Unit1|unit2|Mux130~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~17_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[3][2][13]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\Unit1|unit2|memory[3][0][13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[3][2][13]~2_combout\,
	datad => \Unit1|unit2|memory[3][0][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~17_combout\);

-- Location: LCCOMB_X102_Y35_N18
\Unit1|unit2|memory~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~444_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(29)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][1][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][13]~2_combout\,
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(29),
	combout => \Unit1|unit2|memory~444_combout\);

-- Location: LCCOMB_X102_Y35_N2
\Unit1|unit2|memory[3][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~444_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][13]~1_combout\,
	datac => \Unit1|unit2|memory~444_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][13]~1_combout\);

-- Location: LCCOMB_X99_Y39_N18
\Unit1|unit2|memory[3][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[3][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(13),
	datad => \Unit1|unit2|memory[3][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][13]~4_combout\);

-- Location: FF_X99_Y39_N15
\Unit1|unit2|memory[3][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][13]~_emulated_q\);

-- Location: LCCOMB_X99_Y39_N14
\Unit1|unit2|memory[3][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][13]~3_combout\ = \Unit1|unit2|memory[3][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][13]~3_combout\);

-- Location: LCCOMB_X99_Y39_N8
\Unit1|unit2|memory[3][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~444_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~444_combout\,
	datab => \Unit1|unit2|memory[3][1][13]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][13]~2_combout\);

-- Location: LCCOMB_X105_Y39_N2
\Unit1|unit2|Mux130~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~18_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux130~17_combout\ & (\Unit1|unit2|memory[3][3][13]~2_combout\)) # (!\Unit1|unit2|Mux130~17_combout\ & ((\Unit1|unit2|memory[3][1][13]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux130~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][13]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux130~17_combout\,
	datad => \Unit1|unit2|memory[3][1][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~18_combout\);

-- Location: LCCOMB_X113_Y40_N24
\Unit1|unit2|memory~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~436_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(29))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][1][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(29),
	datac => \Unit1|unit2|memory[1][1][13]~2_combout\,
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~436_combout\);

-- Location: LCCOMB_X113_Y40_N12
\Unit1|unit2|memory[1][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~436_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][1][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~436_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][1][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][13]~1_combout\);

-- Location: LCCOMB_X113_Y40_N14
\Unit1|unit2|memory[1][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][13]~4_combout\ = \Unit1|unit2|memory[1][1][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][1][13]~1_combout\,
	datac => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[1][1][13]~4_combout\);

-- Location: FF_X113_Y40_N23
\Unit1|unit2|memory[1][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][13]~_emulated_q\);

-- Location: LCCOMB_X113_Y40_N22
\Unit1|unit2|memory[1][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][13]~3_combout\ = \Unit1|unit2|memory[1][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][13]~3_combout\);

-- Location: LCCOMB_X113_Y40_N8
\Unit1|unit2|memory[1][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~436_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][1][13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][13]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~436_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][13]~2_combout\);

-- Location: LCCOMB_X111_Y40_N0
\Unit1|unit2|memory~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~438_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(13)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datab => \Unit1|unit2|memory[1][0][13]~2_combout\,
	datad => \Unit1|data_block\(13),
	combout => \Unit1|unit2|memory~438_combout\);

-- Location: LCCOMB_X111_Y40_N10
\Unit1|unit2|memory[1][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~438_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][13]~1_combout\,
	datab => \Unit1|unit2|memory~438_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][13]~1_combout\);

-- Location: LCCOMB_X110_Y40_N8
\Unit1|unit2|memory[1][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][13]~4_combout\ = \Unit1|unit2|memory[1][0][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][0][13]~1_combout\,
	datac => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[1][0][13]~4_combout\);

-- Location: FF_X110_Y40_N9
\Unit1|unit2|memory[1][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][13]~_emulated_q\);

-- Location: LCCOMB_X111_Y40_N2
\Unit1|unit2|memory[1][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][13]~3_combout\ = \Unit1|unit2|memory[1][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][13]~3_combout\);

-- Location: LCCOMB_X111_Y40_N8
\Unit1|unit2|memory[1][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~438_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~438_combout\,
	datac => \Unit1|unit2|memory[1][0][13]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][13]~2_combout\);

-- Location: LCCOMB_X111_Y40_N6
\Unit1|unit2|memory~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~437_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(45))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][2][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(45),
	datad => \Unit1|unit2|memory[1][2][13]~2_combout\,
	combout => \Unit1|unit2|memory~437_combout\);

-- Location: LCCOMB_X111_Y40_N12
\Unit1|unit2|memory[1][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~437_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][2][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~437_combout\,
	datac => \Unit1|unit2|memory[1][2][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][13]~1_combout\);

-- Location: LCCOMB_X111_Y40_N20
\Unit1|unit2|memory[1][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][13]~4_combout\ = \Unit1|unit2|memory[1][2][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[1][2][13]~4_combout\);

-- Location: FF_X111_Y40_N15
\Unit1|unit2|memory[1][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][13]~_emulated_q\);

-- Location: LCCOMB_X111_Y40_N14
\Unit1|unit2|memory[1][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][13]~3_combout\ = \Unit1|unit2|memory[1][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][13]~3_combout\);

-- Location: LCCOMB_X111_Y40_N28
\Unit1|unit2|memory[1][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~437_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~437_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[1][2][13]~3_combout\,
	combout => \Unit1|unit2|memory[1][2][13]~2_combout\);

-- Location: LCCOMB_X111_Y40_N24
\Unit1|unit2|Mux130~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~12_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[1][2][13]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[1][0][13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[1][0][13]~2_combout\,
	datad => \Unit1|unit2|memory[1][2][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~12_combout\);

-- Location: LCCOMB_X113_Y40_N16
\Unit1|unit2|memory~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~439_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(61))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][3][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(61),
	datad => \Unit1|unit2|memory[1][3][13]~2_combout\,
	combout => \Unit1|unit2|memory~439_combout\);

-- Location: LCCOMB_X113_Y40_N2
\Unit1|unit2|memory[1][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~439_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][3][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~439_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][3][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][13]~1_combout\);

-- Location: LCCOMB_X113_Y40_N30
\Unit1|unit2|memory[1][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[1][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(13),
	datac => \Unit1|unit2|memory[1][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][13]~4_combout\);

-- Location: FF_X113_Y40_N19
\Unit1|unit2|memory[1][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][13]~_emulated_q\);

-- Location: LCCOMB_X113_Y40_N18
\Unit1|unit2|memory[1][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][13]~3_combout\ = \Unit1|unit2|memory[1][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][13]~3_combout\);

-- Location: LCCOMB_X113_Y40_N20
\Unit1|unit2|memory[1][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~439_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~439_combout\,
	datab => \Unit1|unit2|memory[1][3][13]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][3][13]~2_combout\);

-- Location: LCCOMB_X113_Y40_N28
\Unit1|unit2|Mux130~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~13_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux130~12_combout\ & ((\Unit1|unit2|memory[1][3][13]~2_combout\))) # (!\Unit1|unit2|Mux130~12_combout\ & (\Unit1|unit2|memory[1][1][13]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux130~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[1][1][13]~2_combout\,
	datac => \Unit1|unit2|Mux130~12_combout\,
	datad => \Unit1|unit2|memory[1][3][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~13_combout\);

-- Location: LCCOMB_X108_Y40_N28
\Unit1|unit2|memory~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~440_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(45))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][2][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|data_block\(45),
	datac => \Unit1|unit2|memory[0][2][13]~2_combout\,
	combout => \Unit1|unit2|memory~440_combout\);

-- Location: LCCOMB_X108_Y40_N2
\Unit1|unit2|memory[0][2][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~440_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][2][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~440_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][13]~1_combout\);

-- Location: LCCOMB_X108_Y40_N22
\Unit1|unit2|memory[0][2][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][13]~4_combout\ = \Unit1|unit2|memory[0][2][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[0][2][13]~4_combout\);

-- Location: FF_X108_Y40_N1
\Unit1|unit2|memory[0][2][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][13]~_emulated_q\);

-- Location: LCCOMB_X108_Y40_N0
\Unit1|unit2|memory[0][2][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][13]~3_combout\ = \Unit1|unit2|memory[0][2][13]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][13]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][13]~3_combout\);

-- Location: LCCOMB_X108_Y40_N30
\Unit1|unit2|memory[0][2][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~440_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~440_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][13]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][13]~2_combout\);

-- Location: LCCOMB_X105_Y39_N22
\Unit1|unit2|memory~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~443_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(61)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][13]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|data_block\(61),
	combout => \Unit1|unit2|memory~443_combout\);

-- Location: LCCOMB_X105_Y39_N28
\Unit1|unit2|memory[0][3][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~443_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][13]~1_combout\,
	datac => \Unit1|unit2|memory~443_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][13]~1_combout\);

-- Location: LCCOMB_X105_Y39_N8
\Unit1|unit2|memory[0][3][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][13]~4_combout\ = \Unit1|tempDataIn\(13) $ (\Unit1|unit2|memory[0][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(13),
	datad => \Unit1|unit2|memory[0][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][13]~4_combout\);

-- Location: FF_X105_Y39_N21
\Unit1|unit2|memory[0][3][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][13]~_emulated_q\);

-- Location: LCCOMB_X105_Y39_N20
\Unit1|unit2|memory[0][3][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][13]~3_combout\ = \Unit1|unit2|memory[0][3][13]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][13]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][13]~3_combout\);

-- Location: LCCOMB_X105_Y39_N30
\Unit1|unit2|memory[0][3][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~443_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~443_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[0][3][13]~3_combout\,
	combout => \Unit1|unit2|memory[0][3][13]~2_combout\);

-- Location: LCCOMB_X102_Y35_N14
\Unit1|unit2|memory~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~441_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(29)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|unit2|memory[0][1][13]~2_combout\,
	datad => \Unit1|data_block\(29),
	combout => \Unit1|unit2|memory~441_combout\);

-- Location: LCCOMB_X102_Y35_N6
\Unit1|unit2|memory[0][1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~441_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][1][13]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~441_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][1][13]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][13]~1_combout\);

-- Location: LCCOMB_X102_Y35_N12
\Unit1|unit2|memory[0][1][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][13]~4_combout\ = \Unit1|unit2|memory[0][1][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[0][1][13]~4_combout\);

-- Location: FF_X102_Y35_N11
\Unit1|unit2|memory[0][1][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][13]~_emulated_q\);

-- Location: LCCOMB_X102_Y35_N10
\Unit1|unit2|memory[0][1][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][13]~3_combout\ = \Unit1|unit2|memory[0][1][13]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][13]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][13]~3_combout\);

-- Location: LCCOMB_X102_Y35_N24
\Unit1|unit2|memory[0][1][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~441_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~441_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[0][1][13]~3_combout\,
	combout => \Unit1|unit2|memory[0][1][13]~2_combout\);

-- Location: LCCOMB_X102_Y35_N16
\Unit1|unit2|memory~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~442_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(13))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datac => \Unit1|data_block\(13),
	datad => \Unit1|unit2|memory[0][0][13]~2_combout\,
	combout => \Unit1|unit2|memory~442_combout\);

-- Location: LCCOMB_X102_Y35_N0
\Unit1|unit2|memory[0][0][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][13]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~442_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][13]~1_combout\,
	datac => \Unit1|unit2|memory~442_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][13]~1_combout\);

-- Location: LCCOMB_X106_Y38_N14
\Unit1|unit2|memory[0][0][13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][13]~4_combout\ = \Unit1|unit2|memory[0][0][13]~1_combout\ $ (\Unit1|tempDataIn\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][13]~1_combout\,
	datad => \Unit1|tempDataIn\(13),
	combout => \Unit1|unit2|memory[0][0][13]~4_combout\);

-- Location: FF_X106_Y38_N15
\Unit1|unit2|memory[0][0][13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[0][0][13]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][13]~_emulated_q\);

-- Location: LCCOMB_X109_Y38_N28
\Unit1|unit2|memory[0][0][13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][13]~3_combout\ = \Unit1|unit2|memory[0][0][13]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][13]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][13]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][13]~3_combout\);

-- Location: LCCOMB_X109_Y38_N14
\Unit1|unit2|memory[0][0][13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][13]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~442_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][0][13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~442_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[0][0][13]~3_combout\,
	combout => \Unit1|unit2|memory[0][0][13]~2_combout\);

-- Location: LCCOMB_X109_Y39_N2
\Unit1|unit2|Mux130~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~14_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[0][1][13]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[0][0][13]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[0][1][13]~2_combout\,
	datad => \Unit1|unit2|memory[0][0][13]~2_combout\,
	combout => \Unit1|unit2|Mux130~14_combout\);

-- Location: LCCOMB_X109_Y39_N16
\Unit1|unit2|Mux130~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~15_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux130~14_combout\ & ((\Unit1|unit2|memory[0][3][13]~2_combout\))) # (!\Unit1|unit2|Mux130~14_combout\ & (\Unit1|unit2|memory[0][2][13]~2_combout\)))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux130~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][13]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[0][3][13]~2_combout\,
	datad => \Unit1|unit2|Mux130~14_combout\,
	combout => \Unit1|unit2|Mux130~15_combout\);

-- Location: LCCOMB_X109_Y39_N14
\Unit1|unit2|Mux130~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~16_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|Mux130~13_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & ((\Unit1|unit2|Mux130~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux130~13_combout\,
	datad => \Unit1|unit2|Mux130~15_combout\,
	combout => \Unit1|unit2|Mux130~16_combout\);

-- Location: LCCOMB_X109_Y39_N24
\Unit1|unit2|Mux130~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~19_combout\ = (\Unit1|unit2|Mux130~16_combout\ & (((\Unit1|unit2|Mux130~18_combout\) # (!\address[3]~input_o\)))) # (!\Unit1|unit2|Mux130~16_combout\ & (\Unit1|unit2|Mux130~11_combout\ & ((\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux130~11_combout\,
	datab => \Unit1|unit2|Mux130~18_combout\,
	datac => \Unit1|unit2|Mux130~16_combout\,
	datad => \address[3]~input_o\,
	combout => \Unit1|unit2|Mux130~19_combout\);

-- Location: LCCOMB_X109_Y39_N20
\Unit1|unit2|Mux130~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux130~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux130~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux130~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux130~9_combout\,
	datad => \Unit1|unit2|Mux130~19_combout\,
	combout => \Unit1|unit2|Mux130~20_combout\);

-- Location: FF_X109_Y39_N21
\Unit1|unit2|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux130~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(13));

-- Location: LCCOMB_X108_Y31_N18
\Unit1|data_out_cpu[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[13]~feeder_combout\ = \Unit1|unit2|data_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|data_out\(13),
	combout => \Unit1|data_out_cpu[13]~feeder_combout\);

-- Location: FF_X108_Y31_N19
\Unit1|data_out_cpu[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[13]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(13));

-- Location: LCCOMB_X107_Y28_N12
\data_out[13]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[13]~reg0feeder_combout\ = \Unit1|data_out_cpu\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(13),
	combout => \data_out[13]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N13
\data_out[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[13]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[13]~reg0_q\);

-- Location: IOIBUF_X115_Y44_N1
\data_in[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(14),
	o => \data_in[14]~input_o\);

-- Location: LCCOMB_X114_Y42_N28
\Unit1|tempDataIn[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|tempDataIn[14]~feeder_combout\ = \data_in[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[14]~input_o\,
	combout => \Unit1|tempDataIn[14]~feeder_combout\);

-- Location: FF_X114_Y42_N29
\Unit1|tempDataIn[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|tempDataIn[14]~feeder_combout\,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(14));

-- Location: FF_X109_Y35_N5
\Unit1|data_block[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(30));

-- Location: LCCOMB_X111_Y36_N12
\Unit1|unit2|memory~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~448_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(30))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][1][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|data_block\(30),
	datad => \Unit1|unit2|memory[6][1][14]~2_combout\,
	combout => \Unit1|unit2|memory~448_combout\);

-- Location: LCCOMB_X111_Y36_N2
\Unit1|unit2|memory[6][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~448_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][1][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~448_combout\,
	datab => \Unit1|unit2|memory[6][1][14]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][14]~1_combout\);

-- Location: LCCOMB_X112_Y36_N10
\Unit1|unit2|memory[6][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[6][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[6][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][14]~4_combout\);

-- Location: FF_X111_Y36_N31
\Unit1|unit2|memory[6][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][14]~_emulated_q\);

-- Location: LCCOMB_X111_Y36_N30
\Unit1|unit2|memory[6][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][14]~3_combout\ = \Unit1|unit2|memory[6][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][14]~3_combout\);

-- Location: LCCOMB_X111_Y36_N24
\Unit1|unit2|memory[6][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~448_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][1][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][14]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~448_combout\,
	combout => \Unit1|unit2|memory[6][1][14]~2_combout\);

-- Location: FF_X105_Y35_N27
\Unit1|data_block[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(62),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(62));

-- Location: LCCOMB_X113_Y35_N10
\Unit1|unit2|memory~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~451_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(62))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][3][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datac => \Unit1|data_block\(62),
	datad => \Unit1|unit2|memory[6][3][14]~2_combout\,
	combout => \Unit1|unit2|memory~451_combout\);

-- Location: LCCOMB_X113_Y35_N18
\Unit1|unit2|memory[6][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~451_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][3][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~451_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][14]~1_combout\);

-- Location: LCCOMB_X113_Y35_N4
\Unit1|unit2|memory[6][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[6][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[6][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][14]~4_combout\);

-- Location: FF_X113_Y35_N1
\Unit1|unit2|memory[6][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][14]~_emulated_q\);

-- Location: LCCOMB_X113_Y35_N0
\Unit1|unit2|memory[6][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][14]~3_combout\ = \Unit1|unit2|memory[6][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][14]~3_combout\);

-- Location: LCCOMB_X113_Y35_N2
\Unit1|unit2|memory[6][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~451_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~451_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[6][3][14]~3_combout\,
	combout => \Unit1|unit2|memory[6][3][14]~2_combout\);

-- Location: FF_X103_Y35_N19
\Unit1|data_block[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(46),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(46));

-- Location: LCCOMB_X113_Y37_N14
\Unit1|unit2|memory~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~449_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(46)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~5_combout\,
	datad => \Unit1|data_block\(46),
	combout => \Unit1|unit2|memory~449_combout\);

-- Location: LCCOMB_X113_Y37_N12
\Unit1|unit2|memory[6][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~449_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][2][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~449_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[6][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][14]~1_combout\);

-- Location: LCCOMB_X113_Y37_N8
\Unit1|unit2|memory[6][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][14]~4_combout\ = \Unit1|unit2|memory[6][2][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][2][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[6][2][14]~4_combout\);

-- Location: FF_X113_Y37_N21
\Unit1|unit2|memory[6][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][14]~_emulated_q\);

-- Location: LCCOMB_X113_Y37_N20
\Unit1|unit2|memory[6][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][14]~3_combout\ = \Unit1|unit2|memory[6][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][14]~3_combout\);

-- Location: LCCOMB_X113_Y37_N10
\Unit1|unit2|memory[6][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~449_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][2][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][2][14]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~449_combout\,
	combout => \Unit1|unit2|memory[6][2][14]~2_combout\);

-- Location: FF_X106_Y35_N31
\Unit1|data_block[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(14));

-- Location: LCCOMB_X100_Y38_N22
\Unit1|unit2|memory~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~450_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(14)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][0][14]~2_combout\,
	datac => \Unit1|data_block\(14),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~450_combout\);

-- Location: LCCOMB_X100_Y38_N12
\Unit1|unit2|memory[6][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~450_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][0][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~450_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][14]~1_combout\);

-- Location: LCCOMB_X100_Y38_N28
\Unit1|unit2|memory[6][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][14]~4_combout\ = \Unit1|unit2|memory[6][0][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[6][0][14]~4_combout\);

-- Location: FF_X100_Y38_N25
\Unit1|unit2|memory[6][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][14]~_emulated_q\);

-- Location: LCCOMB_X100_Y38_N24
\Unit1|unit2|memory[6][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][14]~3_combout\ = \Unit1|unit2|memory[6][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][14]~3_combout\);

-- Location: LCCOMB_X100_Y38_N18
\Unit1|unit2|memory[6][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~450_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~450_combout\,
	datab => \Unit1|unit2|memory[6][0][14]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][14]~2_combout\);

-- Location: LCCOMB_X111_Y36_N6
\Unit1|unit2|Mux129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~0_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[6][2][14]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[6][0][14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[6][2][14]~2_combout\,
	datad => \Unit1|unit2|memory[6][0][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~0_combout\);

-- Location: LCCOMB_X111_Y36_N8
\Unit1|unit2|Mux129~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux129~0_combout\ & ((\Unit1|unit2|memory[6][3][14]~2_combout\))) # (!\Unit1|unit2|Mux129~0_combout\ & (\Unit1|unit2|memory[6][1][14]~2_combout\)))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux129~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[6][1][14]~2_combout\,
	datac => \Unit1|unit2|memory[6][3][14]~2_combout\,
	datad => \Unit1|unit2|Mux129~0_combout\,
	combout => \Unit1|unit2|Mux129~1_combout\);

-- Location: LCCOMB_X114_Y34_N12
\Unit1|unit2|memory~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~463_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(62)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][3][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][3][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~7_combout\,
	datad => \Unit1|data_block\(62),
	combout => \Unit1|unit2|memory~463_combout\);

-- Location: LCCOMB_X114_Y34_N6
\Unit1|unit2|memory[7][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~463_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][3][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~463_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][3][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][14]~1_combout\);

-- Location: LCCOMB_X114_Y34_N22
\Unit1|unit2|memory[7][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[7][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[7][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][14]~4_combout\);

-- Location: FF_X114_Y34_N1
\Unit1|unit2|memory[7][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][14]~_emulated_q\);

-- Location: LCCOMB_X114_Y34_N0
\Unit1|unit2|memory[7][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][14]~3_combout\ = \Unit1|unit2|memory[7][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][14]~3_combout\);

-- Location: LCCOMB_X114_Y34_N14
\Unit1|unit2|memory[7][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~463_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~463_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[7][3][14]~3_combout\,
	combout => \Unit1|unit2|memory[7][3][14]~2_combout\);

-- Location: LCCOMB_X112_Y34_N24
\Unit1|unit2|memory~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~460_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(46)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][2][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][2][14]~2_combout\,
	datad => \Unit1|data_block\(46),
	combout => \Unit1|unit2|memory~460_combout\);

-- Location: LCCOMB_X112_Y34_N28
\Unit1|unit2|memory[7][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~460_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][2][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~460_combout\,
	datab => \Unit1|unit2|memory[7][2][14]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][14]~1_combout\);

-- Location: LCCOMB_X113_Y35_N28
\Unit1|unit2|memory[7][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[7][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[7][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][14]~4_combout\);

-- Location: FF_X113_Y35_N29
\Unit1|unit2|memory[7][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[7][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][14]~_emulated_q\);

-- Location: LCCOMB_X113_Y32_N26
\Unit1|unit2|memory[7][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][14]~3_combout\ = \Unit1|unit2|memory[7][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][14]~3_combout\);

-- Location: LCCOMB_X113_Y32_N0
\Unit1|unit2|memory[7][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~460_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][2][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][2][14]~3_combout\,
	datad => \Unit1|unit2|memory~460_combout\,
	combout => \Unit1|unit2|memory[7][2][14]~2_combout\);

-- Location: LCCOMB_X114_Y35_N18
\Unit1|unit2|memory~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~461_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(30))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(30),
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][1][14]~2_combout\,
	combout => \Unit1|unit2|memory~461_combout\);

-- Location: LCCOMB_X114_Y35_N2
\Unit1|unit2|memory[7][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~461_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][1][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datab => \Unit1|unit2|memory[7][1][14]~1_combout\,
	datac => \Unit1|unit2|memory~461_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][14]~1_combout\);

-- Location: LCCOMB_X114_Y35_N8
\Unit1|unit2|memory[7][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[7][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[7][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][14]~4_combout\);

-- Location: FF_X114_Y35_N23
\Unit1|unit2|memory[7][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][14]~_emulated_q\);

-- Location: LCCOMB_X114_Y35_N22
\Unit1|unit2|memory[7][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][14]~3_combout\ = \Unit1|unit2|memory[7][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][14]~3_combout\);

-- Location: LCCOMB_X114_Y35_N4
\Unit1|unit2|memory[7][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~461_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[7][1][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][1][14]~3_combout\,
	datac => \Unit1|unit2|memory~461_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][1][14]~2_combout\);

-- Location: LCCOMB_X114_Y35_N10
\Unit1|unit2|memory~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~462_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|data_block\(14)))) # (!\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|unit2|memory[7][0][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|unit2|memory[7][0][14]~2_combout\,
	datad => \Unit1|data_block\(14),
	combout => \Unit1|unit2|memory~462_combout\);

-- Location: LCCOMB_X114_Y35_N12
\Unit1|unit2|memory[7][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~462_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][0][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~462_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	datad => \Unit1|unit2|memory[7][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][14]~1_combout\);

-- Location: LCCOMB_X114_Y35_N0
\Unit1|unit2|memory[7][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][14]~4_combout\ = \Unit1|unit2|memory[7][0][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[7][0][14]~1_combout\,
	datac => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[7][0][14]~4_combout\);

-- Location: FF_X114_Y35_N31
\Unit1|unit2|memory[7][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][14]~_emulated_q\);

-- Location: LCCOMB_X114_Y35_N30
\Unit1|unit2|memory[7][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][14]~3_combout\ = \Unit1|unit2|memory[7][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][14]~3_combout\);

-- Location: LCCOMB_X113_Y35_N6
\Unit1|unit2|memory[7][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~462_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~462_combout\,
	datab => \Unit1|unit2|memory[7][0][14]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][0][14]~2_combout\);

-- Location: LCCOMB_X112_Y34_N18
\Unit1|unit2|Mux129~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~7_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\Unit1|unit2|memory[7][1][14]~2_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\Unit1|unit2|memory[7][0][14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][1][14]~2_combout\,
	datad => \Unit1|unit2|memory[7][0][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~7_combout\);

-- Location: LCCOMB_X112_Y34_N16
\Unit1|unit2|Mux129~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~8_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux129~7_combout\ & (\Unit1|unit2|memory[7][3][14]~2_combout\)) # (!\Unit1|unit2|Mux129~7_combout\ & ((\Unit1|unit2|memory[7][2][14]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux129~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[7][3][14]~2_combout\,
	datac => \Unit1|unit2|memory[7][2][14]~2_combout\,
	datad => \Unit1|unit2|Mux129~7_combout\,
	combout => \Unit1|unit2|Mux129~8_combout\);

-- Location: LCCOMB_X114_Y39_N18
\Unit1|unit2|memory~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~459_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(62))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][3][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(62),
	datac => \Unit1|unit2|memory[4][3][14]~2_combout\,
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~459_combout\);

-- Location: LCCOMB_X114_Y39_N16
\Unit1|unit2|memory[4][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~459_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][3][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~459_combout\,
	datab => \Unit1|unit2|memory[4][3][14]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][14]~1_combout\);

-- Location: LCCOMB_X114_Y39_N28
\Unit1|unit2|memory[4][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[4][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[4][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][14]~4_combout\);

-- Location: FF_X114_Y39_N9
\Unit1|unit2|memory[4][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][14]~_emulated_q\);

-- Location: LCCOMB_X114_Y39_N8
\Unit1|unit2|memory[4][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][14]~3_combout\ = \Unit1|unit2|memory[4][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][14]~3_combout\);

-- Location: LCCOMB_X114_Y39_N30
\Unit1|unit2|memory[4][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~459_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~459_combout\,
	datab => \Unit1|unit2|memory[4][3][14]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[4][3][14]~2_combout\);

-- Location: LCCOMB_X114_Y39_N26
\Unit1|unit2|memory~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~456_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|data_block\(30))) # (!\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|unit2|memory[4][1][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(30),
	datad => \Unit1|unit2|memory[4][1][14]~2_combout\,
	combout => \Unit1|unit2|memory~456_combout\);

-- Location: LCCOMB_X114_Y39_N2
\Unit1|unit2|memory[4][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~456_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][1][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~456_combout\,
	datab => \Unit1|unit2|memory[4][1][14]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][14]~1_combout\);

-- Location: LCCOMB_X114_Y39_N4
\Unit1|unit2|memory[4][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[4][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[4][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][14]~4_combout\);

-- Location: FF_X114_Y39_N1
\Unit1|unit2|memory[4][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][14]~_emulated_q\);

-- Location: LCCOMB_X114_Y39_N0
\Unit1|unit2|memory[4][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][14]~3_combout\ = \Unit1|unit2|memory[4][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][14]~3_combout\);

-- Location: LCCOMB_X114_Y39_N22
\Unit1|unit2|memory[4][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~456_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][1][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][14]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~456_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][14]~2_combout\);

-- Location: LCCOMB_X112_Y34_N30
\Unit1|unit2|memory~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~457_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(46)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|data_block\(46),
	combout => \Unit1|unit2|memory~457_combout\);

-- Location: LCCOMB_X112_Y34_N2
\Unit1|unit2|memory[4][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~457_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~457_combout\,
	datac => \Unit1|unit2|memory[4][2][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][14]~1_combout\);

-- Location: LCCOMB_X112_Y34_N12
\Unit1|unit2|memory[4][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][14]~4_combout\ = \Unit1|unit2|memory[4][2][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][2][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[4][2][14]~4_combout\);

-- Location: FF_X112_Y34_N1
\Unit1|unit2|memory[4][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][14]~_emulated_q\);

-- Location: LCCOMB_X112_Y34_N0
\Unit1|unit2|memory[4][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][14]~3_combout\ = \Unit1|unit2|memory[4][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][14]~3_combout\);

-- Location: LCCOMB_X112_Y34_N22
\Unit1|unit2|memory[4][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~457_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][2][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][14]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory~457_combout\,
	combout => \Unit1|unit2|memory[4][2][14]~2_combout\);

-- Location: LCCOMB_X111_Y34_N28
\Unit1|unit2|memory~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~458_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(14)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][14]~2_combout\,
	datac => \Unit1|data_block\(14),
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~458_combout\);

-- Location: LCCOMB_X111_Y34_N2
\Unit1|unit2|memory[4][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~458_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~458_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[4][0][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][14]~1_combout\);

-- Location: LCCOMB_X111_Y34_N22
\Unit1|unit2|memory[4][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[4][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[4][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][14]~4_combout\);

-- Location: FF_X111_Y34_N9
\Unit1|unit2|memory[4][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][14]~_emulated_q\);

-- Location: LCCOMB_X111_Y34_N8
\Unit1|unit2|memory[4][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][14]~3_combout\ = \Unit1|unit2|memory[4][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][14]~3_combout\);

-- Location: LCCOMB_X111_Y34_N30
\Unit1|unit2|memory[4][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~458_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][0][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~458_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[4][0][14]~3_combout\,
	combout => \Unit1|unit2|memory[4][0][14]~2_combout\);

-- Location: LCCOMB_X112_Y34_N4
\Unit1|unit2|Mux129~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~4_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\Unit1|unit2|memory[4][2][14]~2_combout\)) # (!\address[1]~input_o\ & ((\Unit1|unit2|memory[4][0][14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][2][14]~2_combout\,
	datad => \Unit1|unit2|memory[4][0][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~4_combout\);

-- Location: LCCOMB_X111_Y36_N14
\Unit1|unit2|Mux129~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~5_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux129~4_combout\ & (\Unit1|unit2|memory[4][3][14]~2_combout\)) # (!\Unit1|unit2|Mux129~4_combout\ & ((\Unit1|unit2|memory[4][1][14]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux129~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][14]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[4][1][14]~2_combout\,
	datad => \Unit1|unit2|Mux129~4_combout\,
	combout => \Unit1|unit2|Mux129~5_combout\);

-- Location: LCCOMB_X108_Y36_N20
\Unit1|unit2|memory~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~455_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(62)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][3][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|unit2|memory[5][3][14]~2_combout\,
	datad => \Unit1|data_block\(62),
	combout => \Unit1|unit2|memory~455_combout\);

-- Location: LCCOMB_X108_Y36_N24
\Unit1|unit2|memory[5][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~455_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][3][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~455_combout\,
	datab => \Unit1|unit2|memory[5][3][14]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][14]~1_combout\);

-- Location: LCCOMB_X108_Y36_N26
\Unit1|unit2|memory[5][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][14]~4_combout\ = \Unit1|unit2|memory[5][3][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][3][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[5][3][14]~4_combout\);

-- Location: FF_X108_Y36_N23
\Unit1|unit2|memory[5][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][14]~_emulated_q\);

-- Location: LCCOMB_X108_Y36_N22
\Unit1|unit2|memory[5][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][14]~3_combout\ = \Unit1|unit2|memory[5][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][14]~3_combout\);

-- Location: LCCOMB_X108_Y36_N8
\Unit1|unit2|memory[5][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~455_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][3][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[5][3][14]~3_combout\,
	datad => \Unit1|unit2|memory~455_combout\,
	combout => \Unit1|unit2|memory[5][3][14]~2_combout\);

-- Location: LCCOMB_X109_Y34_N6
\Unit1|unit2|memory~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~452_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(46))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][2][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(46),
	datac => \Unit1|unit2|memory[5][2][14]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~452_combout\);

-- Location: LCCOMB_X109_Y34_N2
\Unit1|unit2|memory[5][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~452_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][2][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~452_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[5][2][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][14]~1_combout\);

-- Location: LCCOMB_X109_Y34_N24
\Unit1|unit2|memory[5][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[5][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[5][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][14]~4_combout\);

-- Location: FF_X109_Y34_N5
\Unit1|unit2|memory[5][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][14]~_emulated_q\);

-- Location: LCCOMB_X109_Y34_N4
\Unit1|unit2|memory[5][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][14]~3_combout\ = \Unit1|unit2|memory[5][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][14]~3_combout\);

-- Location: LCCOMB_X109_Y34_N10
\Unit1|unit2|memory[5][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~452_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][2][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][14]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~452_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][2][14]~2_combout\);

-- Location: LCCOMB_X109_Y34_N18
\Unit1|unit2|memory~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~454_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(14))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(14),
	datad => \Unit1|unit2|memory[5][0][14]~2_combout\,
	combout => \Unit1|unit2|memory~454_combout\);

-- Location: LCCOMB_X109_Y34_N28
\Unit1|unit2|memory[5][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~454_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][0][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][14]~1_combout\,
	datab => \Unit1|unit2|memory~454_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][14]~1_combout\);

-- Location: LCCOMB_X109_Y34_N8
\Unit1|unit2|memory[5][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][14]~4_combout\ = \Unit1|unit2|memory[5][0][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][0][14]~1_combout\,
	datac => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[5][0][14]~4_combout\);

-- Location: FF_X109_Y34_N21
\Unit1|unit2|memory[5][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][14]~_emulated_q\);

-- Location: LCCOMB_X109_Y34_N20
\Unit1|unit2|memory[5][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][14]~3_combout\ = \Unit1|unit2|memory[5][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][14]~3_combout\);

-- Location: LCCOMB_X109_Y34_N14
\Unit1|unit2|memory[5][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~454_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~454_combout\,
	datab => \Unit1|unit2|memory[5][0][14]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][14]~2_combout\);

-- Location: LCCOMB_X109_Y38_N22
\Unit1|unit2|memory~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~453_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(30))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][1][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datac => \Unit1|data_block\(30),
	datad => \Unit1|unit2|memory[5][1][14]~2_combout\,
	combout => \Unit1|unit2|memory~453_combout\);

-- Location: LCCOMB_X109_Y38_N10
\Unit1|unit2|memory[5][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~453_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][14]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~453_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][14]~1_combout\);

-- Location: LCCOMB_X109_Y38_N4
\Unit1|unit2|memory[5][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[5][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[5][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][14]~4_combout\);

-- Location: FF_X109_Y38_N1
\Unit1|unit2|memory[5][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][14]~_emulated_q\);

-- Location: LCCOMB_X109_Y38_N0
\Unit1|unit2|memory[5][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][14]~3_combout\ = \Unit1|unit2|memory[5][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][14]~3_combout\);

-- Location: LCCOMB_X109_Y38_N6
\Unit1|unit2|memory[5][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~453_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][1][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~453_combout\,
	datab => \Unit1|unit2|memory[5][1][14]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][14]~2_combout\);

-- Location: LCCOMB_X108_Y36_N10
\Unit1|unit2|Mux129~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[5][1][14]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[5][0][14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][0][14]~2_combout\,
	datad => \Unit1|unit2|memory[5][1][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~2_combout\);

-- Location: LCCOMB_X108_Y36_N28
\Unit1|unit2|Mux129~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux129~2_combout\ & (\Unit1|unit2|memory[5][3][14]~2_combout\)) # (!\Unit1|unit2|Mux129~2_combout\ & ((\Unit1|unit2|memory[5][2][14]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux129~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[5][3][14]~2_combout\,
	datac => \Unit1|unit2|memory[5][2][14]~2_combout\,
	datad => \Unit1|unit2|Mux129~2_combout\,
	combout => \Unit1|unit2|Mux129~3_combout\);

-- Location: LCCOMB_X111_Y36_N0
\Unit1|unit2|Mux129~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~6_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\Unit1|unit2|Mux129~3_combout\))) # (!\address[2]~input_o\ & (\Unit1|unit2|Mux129~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|Mux129~5_combout\,
	datad => \Unit1|unit2|Mux129~3_combout\,
	combout => \Unit1|unit2|Mux129~6_combout\);

-- Location: LCCOMB_X111_Y36_N26
\Unit1|unit2|Mux129~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~9_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux129~6_combout\ & ((\Unit1|unit2|Mux129~8_combout\))) # (!\Unit1|unit2|Mux129~6_combout\ & (\Unit1|unit2|Mux129~1_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux129~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|Mux129~1_combout\,
	datac => \Unit1|unit2|Mux129~8_combout\,
	datad => \Unit1|unit2|Mux129~6_combout\,
	combout => \Unit1|unit2|Mux129~9_combout\);

-- Location: LCCOMB_X107_Y39_N28
\Unit1|unit2|memory~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~477_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(62)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][14]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(62),
	combout => \Unit1|unit2|memory~477_combout\);

-- Location: LCCOMB_X107_Y39_N24
\Unit1|unit2|memory[2][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~477_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][14]~1_combout\,
	datac => \Unit1|unit2|memory~477_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][14]~1_combout\);

-- Location: LCCOMB_X108_Y39_N0
\Unit1|unit2|memory[2][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][14]~4_combout\ = \Unit1|unit2|memory[2][3][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][3][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[2][3][14]~4_combout\);

-- Location: FF_X108_Y39_N1
\Unit1|unit2|memory[2][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[2][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][14]~_emulated_q\);

-- Location: LCCOMB_X107_Y39_N20
\Unit1|unit2|memory[2][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][14]~3_combout\ = \Unit1|unit2|memory[2][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][14]~3_combout\);

-- Location: LCCOMB_X107_Y39_N22
\Unit1|unit2|memory[2][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~477_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~477_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[2][3][14]~3_combout\,
	combout => \Unit1|unit2|memory[2][3][14]~2_combout\);

-- Location: LCCOMB_X107_Y39_N6
\Unit1|unit2|memory~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~478_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(62)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][3][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(62),
	combout => \Unit1|unit2|memory~478_combout\);

-- Location: LCCOMB_X107_Y39_N18
\Unit1|unit2|memory[0][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~478_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][14]~1_combout\,
	datac => \Unit1|unit2|memory~478_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][14]~1_combout\);

-- Location: LCCOMB_X106_Y39_N10
\Unit1|unit2|memory[0][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[0][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[0][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][14]~4_combout\);

-- Location: FF_X107_Y39_N1
\Unit1|unit2|memory[0][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][14]~_emulated_q\);

-- Location: LCCOMB_X107_Y39_N0
\Unit1|unit2|memory[0][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][14]~3_combout\ = \Unit1|unit2|memory[0][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][14]~3_combout\);

-- Location: LCCOMB_X107_Y39_N10
\Unit1|unit2|memory[0][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~478_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~478_combout\,
	datac => \Unit1|unit2|memory[0][3][14]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][3][14]~2_combout\);

-- Location: LCCOMB_X107_Y39_N4
\Unit1|unit2|Mux129~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~17_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|memory[2][3][14]~2_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|memory[0][3][14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|memory[2][3][14]~2_combout\,
	datad => \Unit1|unit2|memory[0][3][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~17_combout\);

-- Location: LCCOMB_X107_Y39_N14
\Unit1|unit2|memory~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~476_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(62)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][3][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][14]~2_combout\,
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(62),
	combout => \Unit1|unit2|memory~476_combout\);

-- Location: LCCOMB_X107_Y39_N2
\Unit1|unit2|memory[1][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~476_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][3][14]~1_combout\,
	datac => \Unit1|unit2|memory~476_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][14]~1_combout\);

-- Location: LCCOMB_X108_Y42_N16
\Unit1|unit2|memory[1][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[1][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[1][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][14]~4_combout\);

-- Location: FF_X108_Y42_N17
\Unit1|unit2|memory[1][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][14]~_emulated_q\);

-- Location: LCCOMB_X107_Y39_N8
\Unit1|unit2|memory[1][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][14]~3_combout\ = \Unit1|unit2|memory[1][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][14]~3_combout\);

-- Location: LCCOMB_X107_Y39_N26
\Unit1|unit2|memory[1][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~476_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][3][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~476_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[1][3][14]~3_combout\,
	combout => \Unit1|unit2|memory[1][3][14]~2_combout\);

-- Location: LCCOMB_X108_Y39_N24
\Unit1|unit2|memory~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~479_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(62))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][3][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(62),
	datac => \Unit1|unit2|memory[3][3][14]~2_combout\,
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~479_combout\);

-- Location: LCCOMB_X108_Y39_N2
\Unit1|unit2|memory[3][3][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~479_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][3][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~479_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][3][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][14]~1_combout\);

-- Location: LCCOMB_X108_Y39_N14
\Unit1|unit2|memory[3][3][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][14]~4_combout\ = \Unit1|unit2|memory[3][3][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][3][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[3][3][14]~4_combout\);

-- Location: FF_X108_Y39_N11
\Unit1|unit2|memory[3][3][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][14]~_emulated_q\);

-- Location: LCCOMB_X108_Y39_N10
\Unit1|unit2|memory[3][3][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][14]~3_combout\ = \Unit1|unit2|memory[3][3][14]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][14]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][14]~3_combout\);

-- Location: LCCOMB_X108_Y39_N4
\Unit1|unit2|memory[3][3][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~479_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][3][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~479_combout\,
	datac => \Unit1|unit2|memory[3][3][14]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][3][14]~2_combout\);

-- Location: LCCOMB_X107_Y39_N30
\Unit1|unit2|Mux129~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~18_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux129~17_combout\ & ((\Unit1|unit2|memory[3][3][14]~2_combout\))) # (!\Unit1|unit2|Mux129~17_combout\ & (\Unit1|unit2|memory[1][3][14]~2_combout\)))) # (!\address[2]~input_o\ & 
-- (\Unit1|unit2|Mux129~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux129~17_combout\,
	datac => \Unit1|unit2|memory[1][3][14]~2_combout\,
	datad => \Unit1|unit2|memory[3][3][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~18_combout\);

-- Location: LCCOMB_X109_Y38_N18
\Unit1|unit2|memory~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~471_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(30))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][1][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(30),
	datad => \Unit1|unit2|memory[3][1][14]~2_combout\,
	combout => \Unit1|unit2|memory~471_combout\);

-- Location: LCCOMB_X109_Y38_N24
\Unit1|unit2|memory[3][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~471_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][1][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~471_combout\,
	datab => \Unit1|unit2|memory[3][1][14]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][14]~1_combout\);

-- Location: LCCOMB_X109_Y38_N16
\Unit1|unit2|memory[3][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[3][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[3][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][14]~4_combout\);

-- Location: FF_X110_Y38_N9
\Unit1|unit2|memory[3][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][14]~_emulated_q\);

-- Location: LCCOMB_X110_Y38_N8
\Unit1|unit2|memory[3][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][14]~3_combout\ = \Unit1|unit2|memory[3][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][14]~3_combout\);

-- Location: LCCOMB_X110_Y38_N14
\Unit1|unit2|memory[3][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~471_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][1][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][14]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~471_combout\,
	combout => \Unit1|unit2|memory[3][1][14]~2_combout\);

-- Location: LCCOMB_X113_Y38_N16
\Unit1|unit2|memory~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~468_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(30))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][1][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(30),
	datad => \Unit1|unit2|memory[1][1][14]~2_combout\,
	combout => \Unit1|unit2|memory~468_combout\);

-- Location: LCCOMB_X113_Y38_N2
\Unit1|unit2|memory[1][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~468_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][1][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~468_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][1][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][14]~1_combout\);

-- Location: LCCOMB_X113_Y38_N30
\Unit1|unit2|memory[1][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[1][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[1][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][14]~4_combout\);

-- Location: FF_X113_Y38_N13
\Unit1|unit2|memory[1][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][14]~_emulated_q\);

-- Location: LCCOMB_X113_Y38_N12
\Unit1|unit2|memory[1][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][14]~3_combout\ = \Unit1|unit2|memory[1][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][14]~3_combout\);

-- Location: LCCOMB_X113_Y38_N14
\Unit1|unit2|memory[1][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~468_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~468_combout\,
	datab => \Unit1|unit2|memory[1][1][14]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][1][14]~2_combout\);

-- Location: LCCOMB_X109_Y35_N2
\Unit1|unit2|memory~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~469_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(30)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][14]~2_combout\,
	datac => \Unit1|data_block\(30),
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~469_combout\);

-- Location: LCCOMB_X109_Y35_N20
\Unit1|unit2|memory[2][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~469_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~469_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][1][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][14]~1_combout\);

-- Location: LCCOMB_X109_Y35_N12
\Unit1|unit2|memory[2][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[2][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[2][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][14]~4_combout\);

-- Location: FF_X109_Y35_N9
\Unit1|unit2|memory[2][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][14]~_emulated_q\);

-- Location: LCCOMB_X109_Y35_N8
\Unit1|unit2|memory[2][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][14]~3_combout\ = \Unit1|unit2|memory[2][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][14]~3_combout\);

-- Location: LCCOMB_X109_Y35_N22
\Unit1|unit2|memory[2][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~469_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~469_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory[2][1][14]~3_combout\,
	combout => \Unit1|unit2|memory[2][1][14]~2_combout\);

-- Location: LCCOMB_X109_Y35_N16
\Unit1|unit2|memory~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~470_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(30)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][1][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(30),
	combout => \Unit1|unit2|memory~470_combout\);

-- Location: LCCOMB_X109_Y35_N10
\Unit1|unit2|memory[0][1][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~470_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][1][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~470_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][1][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][14]~1_combout\);

-- Location: LCCOMB_X108_Y35_N16
\Unit1|unit2|memory[0][1][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[0][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[0][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][14]~4_combout\);

-- Location: FF_X108_Y35_N17
\Unit1|unit2|memory[0][1][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[0][1][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][14]~_emulated_q\);

-- Location: LCCOMB_X109_Y35_N28
\Unit1|unit2|memory[0][1][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][14]~3_combout\ = \Unit1|unit2|memory[0][1][14]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][14]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][14]~3_combout\);

-- Location: LCCOMB_X109_Y35_N18
\Unit1|unit2|memory[0][1][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~470_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][1][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][1][14]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~470_combout\,
	combout => \Unit1|unit2|memory[0][1][14]~2_combout\);

-- Location: LCCOMB_X109_Y35_N14
\Unit1|unit2|Mux129~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~12_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|memory[2][1][14]~2_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|memory[0][1][14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|memory[2][1][14]~2_combout\,
	datad => \Unit1|unit2|memory[0][1][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~12_combout\);

-- Location: LCCOMB_X111_Y36_N4
\Unit1|unit2|Mux129~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~13_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux129~12_combout\ & (\Unit1|unit2|memory[3][1][14]~2_combout\)) # (!\Unit1|unit2|Mux129~12_combout\ & ((\Unit1|unit2|memory[1][1][14]~2_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux129~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][1][14]~2_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|memory[1][1][14]~2_combout\,
	datad => \Unit1|unit2|Mux129~12_combout\,
	combout => \Unit1|unit2|Mux129~13_combout\);

-- Location: LCCOMB_X112_Y36_N18
\Unit1|unit2|memory~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~475_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(14))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(14),
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|unit2|memory[3][0][14]~2_combout\,
	combout => \Unit1|unit2|memory~475_combout\);

-- Location: LCCOMB_X112_Y36_N16
\Unit1|unit2|memory[3][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~475_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][0][14]~1_combout\,
	datac => \Unit1|unit2|memory~475_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][14]~1_combout\);

-- Location: LCCOMB_X112_Y36_N20
\Unit1|unit2|memory[3][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[3][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[3][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][14]~4_combout\);

-- Location: FF_X112_Y36_N31
\Unit1|unit2|memory[3][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][14]~_emulated_q\);

-- Location: LCCOMB_X112_Y36_N30
\Unit1|unit2|memory[3][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][14]~3_combout\ = \Unit1|unit2|memory[3][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][14]~3_combout\);

-- Location: LCCOMB_X112_Y36_N0
\Unit1|unit2|memory[3][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~475_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~475_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[3][0][14]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][0][14]~2_combout\);

-- Location: LCCOMB_X112_Y36_N22
\Unit1|unit2|memory~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~472_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(14))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][0][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(14),
	datab => \Unit1|unit2|memory[2][0][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~472_combout\);

-- Location: LCCOMB_X112_Y36_N28
\Unit1|unit2|memory[2][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~472_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][0][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~472_combout\,
	datac => \Unit1|unit2|memory[2][0][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][14]~1_combout\);

-- Location: LCCOMB_X112_Y36_N4
\Unit1|unit2|memory[2][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][14]~4_combout\ = \Unit1|unit2|memory[2][0][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][14]~1_combout\,
	datac => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[2][0][14]~4_combout\);

-- Location: FF_X112_Y36_N13
\Unit1|unit2|memory[2][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][14]~_emulated_q\);

-- Location: LCCOMB_X112_Y36_N12
\Unit1|unit2|memory[2][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][14]~3_combout\ = \Unit1|unit2|memory[2][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][14]~3_combout\);

-- Location: LCCOMB_X112_Y36_N14
\Unit1|unit2|memory[2][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~472_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~472_combout\,
	datac => \Unit1|unit2|memory[2][0][14]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][0][14]~2_combout\);

-- Location: LCCOMB_X112_Y36_N6
\Unit1|unit2|memory~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~473_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(14))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][0][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(14),
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|unit2|memory[1][0][14]~2_combout\,
	combout => \Unit1|unit2|memory~473_combout\);

-- Location: LCCOMB_X112_Y36_N2
\Unit1|unit2|memory[1][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~473_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[1][0][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~473_combout\,
	datac => \Unit1|unit2|memory[1][0][14]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][14]~1_combout\);

-- Location: LCCOMB_X112_Y36_N8
\Unit1|unit2|memory[1][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[1][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(14),
	datac => \Unit1|unit2|memory[1][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][14]~4_combout\);

-- Location: LCCOMB_X113_Y36_N8
\Unit1|unit2|memory[1][0][14]~_emulatedfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][14]~_emulatedfeeder_combout\ = \Unit1|unit2|memory[1][0][14]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|memory[1][0][14]~4_combout\,
	combout => \Unit1|unit2|memory[1][0][14]~_emulatedfeeder_combout\);

-- Location: FF_X113_Y36_N9
\Unit1|unit2|memory[1][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[1][0][14]~_emulatedfeeder_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][14]~_emulated_q\);

-- Location: LCCOMB_X112_Y36_N24
\Unit1|unit2|memory[1][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][14]~3_combout\ = \Unit1|unit2|memory[1][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][14]~3_combout\);

-- Location: LCCOMB_X111_Y36_N18
\Unit1|unit2|memory[1][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~473_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][0][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~473_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[1][0][14]~3_combout\,
	combout => \Unit1|unit2|memory[1][0][14]~2_combout\);

-- Location: LCCOMB_X106_Y35_N20
\Unit1|unit2|memory~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~474_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(14))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][0][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(14),
	datab => \Unit1|unit2|memory[0][0][14]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~474_combout\);

-- Location: LCCOMB_X106_Y35_N2
\Unit1|unit2|memory[0][0][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~474_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][0][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][14]~1_combout\,
	datac => \Unit1|unit2|memory~474_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][14]~1_combout\);

-- Location: LCCOMB_X106_Y35_N30
\Unit1|unit2|memory[0][0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][14]~4_combout\ = \Unit1|unit2|memory[0][0][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][0][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[0][0][14]~4_combout\);

-- Location: FF_X106_Y35_N9
\Unit1|unit2|memory[0][0][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][14]~_emulated_q\);

-- Location: LCCOMB_X106_Y35_N8
\Unit1|unit2|memory[0][0][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][14]~3_combout\ = \Unit1|unit2|memory[0][0][14]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][14]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][14]~3_combout\);

-- Location: LCCOMB_X106_Y35_N18
\Unit1|unit2|memory[0][0][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~474_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[0][0][14]~3_combout\,
	datad => \Unit1|unit2|memory~474_combout\,
	combout => \Unit1|unit2|memory[0][0][14]~2_combout\);

-- Location: LCCOMB_X111_Y36_N10
\Unit1|unit2|Mux129~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~14_combout\ = (\address[3]~input_o\ & (((\address[2]~input_o\)))) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & (\Unit1|unit2|memory[1][0][14]~2_combout\)) # (!\address[2]~input_o\ & 
-- ((\Unit1|unit2|memory[0][0][14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|memory[1][0][14]~2_combout\,
	datac => \address[2]~input_o\,
	datad => \Unit1|unit2|memory[0][0][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~14_combout\);

-- Location: LCCOMB_X111_Y36_N16
\Unit1|unit2|Mux129~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~15_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux129~14_combout\ & (\Unit1|unit2|memory[3][0][14]~2_combout\)) # (!\Unit1|unit2|Mux129~14_combout\ & ((\Unit1|unit2|memory[2][0][14]~2_combout\))))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux129~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|memory[3][0][14]~2_combout\,
	datac => \Unit1|unit2|memory[2][0][14]~2_combout\,
	datad => \Unit1|unit2|Mux129~14_combout\,
	combout => \Unit1|unit2|Mux129~15_combout\);

-- Location: LCCOMB_X111_Y36_N22
\Unit1|unit2|Mux129~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~16_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|Mux129~13_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|Mux129~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|Mux129~13_combout\,
	datad => \Unit1|unit2|Mux129~15_combout\,
	combout => \Unit1|unit2|Mux129~16_combout\);

-- Location: LCCOMB_X102_Y36_N12
\Unit1|unit2|memory~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~464_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|data_block\(46))) # (!\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|unit2|memory[2][2][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(46),
	datac => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|unit2|memory[2][2][14]~2_combout\,
	combout => \Unit1|unit2|memory~464_combout\);

-- Location: LCCOMB_X102_Y36_N18
\Unit1|unit2|memory[2][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~464_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][2][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][2][14]~1_combout\,
	datac => \Unit1|unit2|memory~464_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][14]~1_combout\);

-- Location: LCCOMB_X102_Y36_N30
\Unit1|unit2|memory[2][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][14]~4_combout\ = \Unit1|unit2|memory[2][2][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][2][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[2][2][14]~4_combout\);

-- Location: FF_X102_Y36_N27
\Unit1|unit2|memory[2][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][14]~_emulated_q\);

-- Location: LCCOMB_X102_Y36_N26
\Unit1|unit2|memory[2][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][14]~3_combout\ = \Unit1|unit2|memory[2][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][14]~3_combout\);

-- Location: LCCOMB_X102_Y36_N20
\Unit1|unit2|memory[2][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~464_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~464_combout\,
	datac => \Unit1|unit2|memory[2][2][14]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][14]~2_combout\);

-- Location: LCCOMB_X102_Y36_N0
\Unit1|unit2|memory~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~466_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(46)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][14]~2_combout\,
	datab => \Unit1|data_block\(46),
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~466_combout\);

-- Location: LCCOMB_X102_Y36_N28
\Unit1|unit2|memory[0][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~466_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][2][14]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~466_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][14]~1_combout\);

-- Location: LCCOMB_X102_Y36_N14
\Unit1|unit2|memory[0][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][14]~4_combout\ = \Unit1|unit2|memory[0][2][14]~1_combout\ $ (\Unit1|tempDataIn\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][2][14]~1_combout\,
	datad => \Unit1|tempDataIn\(14),
	combout => \Unit1|unit2|memory[0][2][14]~4_combout\);

-- Location: FF_X102_Y36_N23
\Unit1|unit2|memory[0][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][14]~_emulated_q\);

-- Location: LCCOMB_X102_Y36_N22
\Unit1|unit2|memory[0][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][14]~3_combout\ = \Unit1|unit2|memory[0][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][14]~3_combout\);

-- Location: LCCOMB_X102_Y36_N4
\Unit1|unit2|memory[0][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~466_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~466_combout\,
	datac => \Unit1|unit2|memory[0][2][14]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][14]~2_combout\);

-- Location: LCCOMB_X102_Y38_N2
\Unit1|unit2|memory~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~465_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(46)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][2][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(46),
	combout => \Unit1|unit2|memory~465_combout\);

-- Location: LCCOMB_X102_Y38_N0
\Unit1|unit2|memory[1][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~465_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][2][14]~1_combout\,
	datac => \Unit1|unit2|memory~465_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][14]~1_combout\);

-- Location: LCCOMB_X102_Y38_N4
\Unit1|unit2|memory[1][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[1][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[1][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][14]~4_combout\);

-- Location: FF_X102_Y38_N23
\Unit1|unit2|memory[1][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][14]~_emulated_q\);

-- Location: LCCOMB_X102_Y38_N22
\Unit1|unit2|memory[1][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][14]~3_combout\ = \Unit1|unit2|memory[1][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][14]~3_combout\);

-- Location: LCCOMB_X102_Y38_N8
\Unit1|unit2|memory[1][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~465_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][14]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~465_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[1][2][14]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][2][14]~2_combout\);

-- Location: LCCOMB_X102_Y36_N8
\Unit1|unit2|Mux129~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~10_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|memory[1][2][14]~2_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit2|memory[0][2][14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|memory[0][2][14]~2_combout\,
	datad => \Unit1|unit2|memory[1][2][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~10_combout\);

-- Location: LCCOMB_X106_Y37_N4
\Unit1|unit2|memory~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~467_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(46)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][2][14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][14]~2_combout\,
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|data_block\(46),
	combout => \Unit1|unit2|memory~467_combout\);

-- Location: LCCOMB_X106_Y37_N18
\Unit1|unit2|memory[3][2][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][14]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~467_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][2][14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~467_combout\,
	datab => \Unit1|unit2|memory[3][2][14]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][14]~1_combout\);

-- Location: LCCOMB_X106_Y37_N30
\Unit1|unit2|memory[3][2][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][14]~4_combout\ = \Unit1|tempDataIn\(14) $ (\Unit1|unit2|memory[3][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(14),
	datad => \Unit1|unit2|memory[3][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][14]~4_combout\);

-- Location: FF_X106_Y37_N1
\Unit1|unit2|memory[3][2][14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][2][14]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][14]~_emulated_q\);

-- Location: LCCOMB_X106_Y37_N0
\Unit1|unit2|memory[3][2][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][14]~3_combout\ = \Unit1|unit2|memory[3][2][14]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][2][14]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][14]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][14]~3_combout\);

-- Location: LCCOMB_X106_Y37_N6
\Unit1|unit2|memory[3][2][14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][14]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~467_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][2][14]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][14]~3_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory~467_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[3][2][14]~2_combout\);

-- Location: LCCOMB_X102_Y36_N6
\Unit1|unit2|Mux129~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~11_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux129~10_combout\ & ((\Unit1|unit2|memory[3][2][14]~2_combout\))) # (!\Unit1|unit2|Mux129~10_combout\ & (\Unit1|unit2|memory[2][2][14]~2_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux129~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|memory[2][2][14]~2_combout\,
	datac => \Unit1|unit2|Mux129~10_combout\,
	datad => \Unit1|unit2|memory[3][2][14]~2_combout\,
	combout => \Unit1|unit2|Mux129~11_combout\);

-- Location: LCCOMB_X111_Y36_N20
\Unit1|unit2|Mux129~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~19_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux129~16_combout\ & (\Unit1|unit2|Mux129~18_combout\)) # (!\Unit1|unit2|Mux129~16_combout\ & ((\Unit1|unit2|Mux129~11_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux129~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|Mux129~18_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux129~16_combout\,
	datad => \Unit1|unit2|Mux129~11_combout\,
	combout => \Unit1|unit2|Mux129~19_combout\);

-- Location: LCCOMB_X111_Y36_N28
\Unit1|unit2|Mux129~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux129~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux129~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux129~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux129~9_combout\,
	datad => \Unit1|unit2|Mux129~19_combout\,
	combout => \Unit1|unit2|Mux129~20_combout\);

-- Location: FF_X111_Y36_N29
\Unit1|unit2|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux129~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(14));

-- Location: FF_X107_Y28_N9
\Unit1|data_out_cpu[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|data_out\(14),
	sload => VCC,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(14));

-- Location: LCCOMB_X107_Y28_N26
\data_out[14]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[14]~reg0feeder_combout\ = \Unit1|data_out_cpu\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(14),
	combout => \data_out[14]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N27
\data_out[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[14]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[14]~reg0_q\);

-- Location: M9K_X104_Y34_N0
\Unit2|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MainMemory:Unit2|altsyncram:altsyncram_component|altsyncram_bv14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 63,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mwe~input_o\,
	portare => \Mre~input_o\,
	clk0 => \Unit2|ALT_INV_slowClock~clkctrl_outclk\,
	clr0 => \reset~inputclkctrl_outclk\,
	portadatain => \Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X100_Y34_N6
\Unit1|data_block[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_block[63]~feeder_combout\ = \Unit2|altsyncram_component|auto_generated|q_a\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|altsyncram_component|auto_generated|q_a\(63),
	combout => \Unit1|data_block[63]~feeder_combout\);

-- Location: FF_X100_Y34_N7
\Unit1|data_block[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_block[63]~feeder_combout\,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(63));

-- Location: LCCOMB_X94_Y34_N4
\Unit1|unit2|memory~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~483_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(63))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][3][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(63),
	datac => \Unit1|unit2|memory[5][3][15]~2_combout\,
	datad => \Unit1|unit1|Decoder0~4_combout\,
	combout => \Unit1|unit2|memory~483_combout\);

-- Location: LCCOMB_X94_Y34_N18
\Unit1|unit2|memory[5][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~483_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][3][15]~1_combout\,
	datac => \Unit1|unit2|memory~483_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][3][15]~1_combout\);

-- Location: IOIBUF_X115_Y33_N8
\data_in[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(15),
	o => \data_in[15]~input_o\);

-- Location: FF_X112_Y33_N29
\Unit1|tempDataIn[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[15]~input_o\,
	sload => VCC,
	ena => \Unit1|tempDataIn[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|tempDataIn\(15));

-- Location: LCCOMB_X94_Y34_N14
\Unit1|unit2|memory[5][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][15]~4_combout\ = \Unit1|unit2|memory[5][3][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[5][3][15]~4_combout\);

-- Location: FF_X94_Y34_N25
\Unit1|unit2|memory[5][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][3][15]~_emulated_q\);

-- Location: LCCOMB_X94_Y34_N24
\Unit1|unit2|memory[5][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][15]~3_combout\ = \Unit1|unit2|memory[5][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[5][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[5][3][15]~3_combout\);

-- Location: LCCOMB_X94_Y34_N30
\Unit1|unit2|memory[5][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~483_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][3][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~483_combout\,
	datab => \Unit1|unit2|memory[5][3][15]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[5][3][15]~2_combout\);

-- Location: FF_X103_Y35_N13
\Unit1|data_block[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(31));

-- Location: LCCOMB_X97_Y33_N12
\Unit1|unit2|memory~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~480_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(31)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][1][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~4_combout\,
	datab => \Unit1|unit2|memory[5][1][15]~2_combout\,
	datad => \Unit1|data_block\(31),
	combout => \Unit1|unit2|memory~480_combout\);

-- Location: LCCOMB_X97_Y33_N18
\Unit1|unit2|memory[5][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~480_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][1][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][1][15]~1_combout\,
	datac => \Unit1|unit2|memory~480_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][1][15]~1_combout\);

-- Location: LCCOMB_X97_Y33_N26
\Unit1|unit2|memory[5][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][15]~4_combout\ = \Unit1|unit2|memory[5][1][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][1][15]~1_combout\,
	datac => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[5][1][15]~4_combout\);

-- Location: FF_X97_Y33_N31
\Unit1|unit2|memory[5][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][1][15]~_emulated_q\);

-- Location: LCCOMB_X97_Y33_N30
\Unit1|unit2|memory[5][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][15]~3_combout\ = \Unit1|unit2|memory[5][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[5][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[5][1][15]~3_combout\);

-- Location: LCCOMB_X97_Y33_N0
\Unit1|unit2|memory[5][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~480_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[5][1][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][1][15]~3_combout\,
	datac => \Unit1|unit2|memory~480_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][1][15]~2_combout\);

-- Location: FF_X103_Y37_N29
\Unit1|data_block[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(15));

-- Location: LCCOMB_X100_Y35_N20
\Unit1|unit2|memory~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~482_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|data_block\(15))) # (!\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|unit2|memory[5][0][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(15),
	datac => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|unit2|memory[5][0][15]~2_combout\,
	combout => \Unit1|unit2|memory~482_combout\);

-- Location: LCCOMB_X100_Y35_N24
\Unit1|unit2|memory[5][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~482_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[5][0][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~482_combout\,
	datab => \Unit1|unit2|memory[5][0][15]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][0][15]~1_combout\);

-- Location: LCCOMB_X100_Y35_N22
\Unit1|unit2|memory[5][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][15]~4_combout\ = \Unit1|unit2|memory[5][0][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][0][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[5][0][15]~4_combout\);

-- Location: FF_X100_Y35_N11
\Unit1|unit2|memory[5][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][0][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y35_N10
\Unit1|unit2|memory[5][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][15]~3_combout\ = \Unit1|unit2|memory[5][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[5][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[5][0][15]~3_combout\);

-- Location: LCCOMB_X100_Y35_N4
\Unit1|unit2|memory[5][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~482_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][0][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~482_combout\,
	datab => \Unit1|unit2|memory[5][0][15]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][0][15]~2_combout\);

-- Location: FF_X103_Y35_N27
\Unit1|data_block[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit2|altsyncram_component|auto_generated|q_a\(47),
	sload => VCC,
	ena => \Unit1|data_block[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_block\(47));

-- Location: LCCOMB_X94_Y34_N8
\Unit1|unit2|memory~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~481_combout\ = (\Unit1|unit1|Decoder0~4_combout\ & ((\Unit1|data_block\(47)))) # (!\Unit1|unit1|Decoder0~4_combout\ & (\Unit1|unit2|memory[5][2][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][2][15]~2_combout\,
	datab => \Unit1|unit1|Decoder0~4_combout\,
	datad => \Unit1|data_block\(47),
	combout => \Unit1|unit2|memory~481_combout\);

-- Location: LCCOMB_X94_Y34_N16
\Unit1|unit2|memory[5][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~481_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[5][2][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[5][2][15]~1_combout\,
	datac => \Unit1|unit2|memory~481_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[5][2][15]~1_combout\);

-- Location: LCCOMB_X94_Y34_N22
\Unit1|unit2|memory[5][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][15]~4_combout\ = \Unit1|unit2|memory[5][2][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[5][2][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[5][2][15]~4_combout\);

-- Location: FF_X94_Y34_N1
\Unit1|unit2|memory[5][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[5][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[5][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[5][2][15]~_emulated_q\);

-- Location: LCCOMB_X94_Y34_N0
\Unit1|unit2|memory[5][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][15]~3_combout\ = \Unit1|unit2|memory[5][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[5][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[5][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[5][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[5][2][15]~3_combout\);

-- Location: LCCOMB_X94_Y34_N6
\Unit1|unit2|memory[5][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[5][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~481_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[5][2][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~481_combout\,
	datac => \Unit1|unit2|memory[5][2][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[5][2][15]~2_combout\);

-- Location: LCCOMB_X94_Y34_N12
\Unit1|unit2|Mux128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~0_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\Unit1|unit2|memory[5][2][15]~2_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\Unit1|unit2|memory[5][0][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][0][15]~2_combout\,
	datad => \Unit1|unit2|memory[5][2][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~0_combout\);

-- Location: LCCOMB_X94_Y34_N10
\Unit1|unit2|Mux128~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~1_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux128~0_combout\ & (\Unit1|unit2|memory[5][3][15]~2_combout\)) # (!\Unit1|unit2|Mux128~0_combout\ & ((\Unit1|unit2|memory[5][1][15]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux128~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[5][3][15]~2_combout\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[5][1][15]~2_combout\,
	datad => \Unit1|unit2|Mux128~0_combout\,
	combout => \Unit1|unit2|Mux128~1_combout\);

-- Location: LCCOMB_X94_Y33_N26
\Unit1|unit2|memory~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~495_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(63))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][3][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|data_block\(63),
	datad => \Unit1|unit2|memory[7][3][15]~2_combout\,
	combout => \Unit1|unit2|memory~495_combout\);

-- Location: LCCOMB_X94_Y33_N0
\Unit1|unit2|memory[7][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~495_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][3][15]~1_combout\,
	datac => \Unit1|unit2|memory~495_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][3][15]~1_combout\);

-- Location: LCCOMB_X94_Y33_N24
\Unit1|unit2|memory[7][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[7][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[7][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][15]~4_combout\);

-- Location: FF_X94_Y33_N29
\Unit1|unit2|memory[7][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][3][15]~_emulated_q\);

-- Location: LCCOMB_X94_Y33_N28
\Unit1|unit2|memory[7][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][15]~3_combout\ = \Unit1|unit2|memory[7][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[7][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[7][3][15]~3_combout\);

-- Location: LCCOMB_X94_Y33_N18
\Unit1|unit2|memory[7][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~495_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][3][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~495_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[7][3][15]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][3][15]~2_combout\);

-- Location: LCCOMB_X97_Y33_N8
\Unit1|unit2|memory~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~492_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(31))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][1][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(31),
	datab => \Unit1|unit2|memory[7][1][15]~2_combout\,
	datac => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~492_combout\);

-- Location: LCCOMB_X97_Y33_N10
\Unit1|unit2|memory[7][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~492_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[7][1][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~492_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][1][15]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][1][15]~1_combout\);

-- Location: LCCOMB_X96_Y33_N8
\Unit1|unit2|memory[7][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[7][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(15),
	datac => \Unit1|unit2|memory[7][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][15]~4_combout\);

-- Location: FF_X96_Y33_N9
\Unit1|unit2|memory[7][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[7][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[7][1][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][1][15]~_emulated_q\);

-- Location: LCCOMB_X97_Y33_N22
\Unit1|unit2|memory[7][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][15]~3_combout\ = \Unit1|unit2|memory[7][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[7][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[7][1][15]~3_combout\);

-- Location: LCCOMB_X97_Y33_N16
\Unit1|unit2|memory[7][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~492_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][1][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~492_combout\,
	datab => \Unit1|unit2|memory[7][1][15]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[7][1][15]~2_combout\);

-- Location: LCCOMB_X98_Y37_N6
\Unit1|unit2|memory~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~494_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(15))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][0][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(15),
	datac => \Unit1|unit2|memory[7][0][15]~2_combout\,
	datad => \Unit1|unit1|Decoder0~7_combout\,
	combout => \Unit1|unit2|memory~494_combout\);

-- Location: LCCOMB_X98_Y37_N2
\Unit1|unit2|memory[7][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~494_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][0][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[7][0][15]~1_combout\,
	datac => \Unit1|unit2|memory~494_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][0][15]~1_combout\);

-- Location: LCCOMB_X98_Y37_N8
\Unit1|unit2|memory[7][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[7][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[7][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][15]~4_combout\);

-- Location: FF_X98_Y37_N29
\Unit1|unit2|memory[7][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][0][15]~_emulated_q\);

-- Location: LCCOMB_X98_Y37_N28
\Unit1|unit2|memory[7][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][15]~3_combout\ = \Unit1|unit2|memory[7][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[7][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[7][0][15]~3_combout\);

-- Location: LCCOMB_X98_Y37_N22
\Unit1|unit2|memory[7][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~494_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][0][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~494_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[7][0][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][0][15]~2_combout\);

-- Location: LCCOMB_X94_Y33_N2
\Unit1|unit2|memory~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~493_combout\ = (\Unit1|unit1|Decoder0~7_combout\ & (\Unit1|data_block\(47))) # (!\Unit1|unit1|Decoder0~7_combout\ & ((\Unit1|unit2|memory[7][2][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~7_combout\,
	datac => \Unit1|data_block\(47),
	datad => \Unit1|unit2|memory[7][2][15]~2_combout\,
	combout => \Unit1|unit2|memory~493_combout\);

-- Location: LCCOMB_X94_Y33_N10
\Unit1|unit2|memory[7][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~493_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[7][2][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[7][2][15]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~493_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[7][2][15]~1_combout\);

-- Location: LCCOMB_X94_Y33_N12
\Unit1|unit2|memory[7][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][15]~4_combout\ = \Unit1|unit2|memory[7][2][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[7][2][15]~4_combout\);

-- Location: FF_X94_Y33_N9
\Unit1|unit2|memory[7][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[7][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[7][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[7][2][15]~_emulated_q\);

-- Location: LCCOMB_X94_Y33_N8
\Unit1|unit2|memory[7][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][15]~3_combout\ = \Unit1|unit2|memory[7][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[7][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[7][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[7][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[7][2][15]~3_combout\);

-- Location: LCCOMB_X94_Y33_N6
\Unit1|unit2|memory[7][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[7][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~493_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[7][2][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~493_combout\,
	datac => \Unit1|unit2|memory[7][2][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[7][2][15]~2_combout\);

-- Location: LCCOMB_X98_Y37_N16
\Unit1|unit2|Mux128~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~7_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|memory[7][2][15]~2_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|memory[7][0][15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[7][0][15]~2_combout\,
	datad => \Unit1|unit2|memory[7][2][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~7_combout\);

-- Location: LCCOMB_X98_Y37_N18
\Unit1|unit2|Mux128~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~8_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux128~7_combout\ & (\Unit1|unit2|memory[7][3][15]~2_combout\)) # (!\Unit1|unit2|Mux128~7_combout\ & ((\Unit1|unit2|memory[7][1][15]~2_combout\))))) # (!\address[0]~input_o\ & 
-- (((\Unit1|unit2|Mux128~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|memory[7][3][15]~2_combout\,
	datac => \Unit1|unit2|memory[7][1][15]~2_combout\,
	datad => \Unit1|unit2|Mux128~7_combout\,
	combout => \Unit1|unit2|Mux128~8_combout\);

-- Location: LCCOMB_X101_Y34_N20
\Unit1|unit2|memory~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~487_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|data_block\(63))) # (!\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|unit2|memory[6][3][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(63),
	datac => \Unit1|unit2|memory[6][3][15]~2_combout\,
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~487_combout\);

-- Location: LCCOMB_X101_Y34_N18
\Unit1|unit2|memory[6][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~487_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][3][15]~1_combout\,
	datac => \Unit1|unit2|memory~487_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][3][15]~1_combout\);

-- Location: LCCOMB_X101_Y34_N10
\Unit1|unit2|memory[6][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][15]~4_combout\ = \Unit1|unit2|memory[6][3][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[6][3][15]~4_combout\);

-- Location: FF_X101_Y34_N9
\Unit1|unit2|memory[6][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][3][15]~_emulated_q\);

-- Location: LCCOMB_X101_Y34_N8
\Unit1|unit2|memory[6][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][15]~3_combout\ = \Unit1|unit2|memory[6][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[6][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[6][3][15]~3_combout\);

-- Location: LCCOMB_X101_Y34_N26
\Unit1|unit2|memory[6][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~487_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][3][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~487_combout\,
	datac => \Unit1|unit2|memory[6][3][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][3][15]~2_combout\);

-- Location: LCCOMB_X99_Y32_N24
\Unit1|unit2|memory~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~486_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(15)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][0][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][0][15]~2_combout\,
	datab => \Unit1|data_block\(15),
	datad => \Unit1|unit1|Decoder0~5_combout\,
	combout => \Unit1|unit2|memory~486_combout\);

-- Location: LCCOMB_X99_Y32_N28
\Unit1|unit2|memory[6][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~486_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[6][0][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~486_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[6][0][15]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][0][15]~1_combout\);

-- Location: LCCOMB_X99_Y32_N26
\Unit1|unit2|memory[6][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][15]~4_combout\ = \Unit1|unit2|memory[6][0][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[6][0][15]~4_combout\);

-- Location: FF_X99_Y32_N13
\Unit1|unit2|memory[6][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][0][15]~_emulated_q\);

-- Location: LCCOMB_X99_Y32_N12
\Unit1|unit2|memory[6][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][15]~3_combout\ = \Unit1|unit2|memory[6][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[6][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[6][0][15]~3_combout\);

-- Location: LCCOMB_X99_Y32_N6
\Unit1|unit2|memory[6][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~486_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][0][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~486_combout\,
	datab => \Unit1|unit2|memory[6][0][15]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][0][15]~2_combout\);

-- Location: LCCOMB_X97_Y33_N14
\Unit1|unit2|memory~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~485_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(31)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][1][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|unit2|memory[6][1][15]~2_combout\,
	datac => \Unit1|data_block\(31),
	combout => \Unit1|unit2|memory~485_combout\);

-- Location: LCCOMB_X97_Y33_N24
\Unit1|unit2|memory[6][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~485_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][1][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][1][15]~1_combout\,
	datab => \Unit1|unit2|memory~485_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][1][15]~1_combout\);

-- Location: LCCOMB_X101_Y33_N30
\Unit1|unit2|memory[6][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[6][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[6][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][15]~4_combout\);

-- Location: FF_X101_Y33_N1
\Unit1|unit2|memory[6][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][1][15]~_emulated_q\);

-- Location: LCCOMB_X101_Y33_N0
\Unit1|unit2|memory[6][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][15]~3_combout\ = \Unit1|unit2|memory[6][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[6][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[6][1][15]~3_combout\);

-- Location: LCCOMB_X101_Y33_N2
\Unit1|unit2|memory[6][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~485_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[6][1][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~485_combout\,
	datab => \Unit1|unit2|memory[6][1][15]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[6][1][15]~2_combout\);

-- Location: LCCOMB_X98_Y34_N14
\Unit1|unit2|Mux128~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~2_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\Unit1|unit2|memory[6][1][15]~2_combout\))) # (!\address[0]~input_o\ & (\Unit1|unit2|memory[6][0][15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \Unit1|unit2|memory[6][0][15]~2_combout\,
	datad => \Unit1|unit2|memory[6][1][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~2_combout\);

-- Location: LCCOMB_X95_Y33_N18
\Unit1|unit2|memory~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~484_combout\ = (\Unit1|unit1|Decoder0~5_combout\ & ((\Unit1|data_block\(47)))) # (!\Unit1|unit1|Decoder0~5_combout\ & (\Unit1|unit2|memory[6][2][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~5_combout\,
	datab => \Unit1|unit2|memory[6][2][15]~2_combout\,
	datad => \Unit1|data_block\(47),
	combout => \Unit1|unit2|memory~484_combout\);

-- Location: LCCOMB_X95_Y33_N28
\Unit1|unit2|memory[6][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~484_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[6][2][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][2][15]~1_combout\,
	datac => \Unit1|unit2|memory~484_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[6][2][15]~1_combout\);

-- Location: LCCOMB_X95_Y33_N12
\Unit1|unit2|memory[6][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][15]~4_combout\ = \Unit1|unit2|memory[6][2][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[6][2][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[6][2][15]~4_combout\);

-- Location: FF_X95_Y33_N5
\Unit1|unit2|memory[6][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[6][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[6][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[6][2][15]~_emulated_q\);

-- Location: LCCOMB_X95_Y33_N4
\Unit1|unit2|memory[6][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][15]~3_combout\ = \Unit1|unit2|memory[6][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[6][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[6][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[6][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[6][2][15]~3_combout\);

-- Location: LCCOMB_X95_Y33_N22
\Unit1|unit2|memory[6][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[6][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~484_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[6][2][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[6][2][15]~3_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~484_combout\,
	combout => \Unit1|unit2|memory[6][2][15]~2_combout\);

-- Location: LCCOMB_X98_Y34_N8
\Unit1|unit2|Mux128~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~3_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux128~2_combout\ & (\Unit1|unit2|memory[6][3][15]~2_combout\)) # (!\Unit1|unit2|Mux128~2_combout\ & ((\Unit1|unit2|memory[6][2][15]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux128~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[6][3][15]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux128~2_combout\,
	datad => \Unit1|unit2|memory[6][2][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~3_combout\);

-- Location: LCCOMB_X100_Y34_N0
\Unit1|unit2|memory~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~491_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(63)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][3][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][3][15]~2_combout\,
	datac => \Unit1|unit1|Decoder0~6_combout\,
	datad => \Unit1|data_block\(63),
	combout => \Unit1|unit2|memory~491_combout\);

-- Location: LCCOMB_X100_Y34_N16
\Unit1|unit2|memory[4][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~491_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[4][3][15]~1_combout\,
	datac => \Unit1|unit2|memory~491_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][3][15]~1_combout\);

-- Location: LCCOMB_X101_Y34_N24
\Unit1|unit2|memory[4][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[4][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[4][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][15]~4_combout\);

-- Location: FF_X101_Y34_N25
\Unit1|unit2|memory[4][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[4][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[4][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][3][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y34_N18
\Unit1|unit2|memory[4][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][15]~3_combout\ = \Unit1|unit2|memory[4][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[4][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[4][3][15]~3_combout\);

-- Location: LCCOMB_X100_Y34_N8
\Unit1|unit2|memory[4][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~491_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][3][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~491_combout\,
	datac => \Unit1|unit2|memory[4][3][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][3][15]~2_combout\);

-- Location: LCCOMB_X110_Y34_N10
\Unit1|unit2|memory~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~488_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(47)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][2][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][2][15]~2_combout\,
	datab => \Unit1|unit1|Decoder0~6_combout\,
	datac => \Unit1|data_block\(47),
	combout => \Unit1|unit2|memory~488_combout\);

-- Location: LCCOMB_X110_Y34_N12
\Unit1|unit2|memory[4][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~488_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][2][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~488_combout\,
	datab => \Unit1|unit2|memory[4][2][15]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][2][15]~1_combout\);

-- Location: LCCOMB_X110_Y34_N4
\Unit1|unit2|memory[4][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[4][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|tempDataIn\(15),
	datac => \Unit1|unit2|memory[4][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][15]~4_combout\);

-- Location: FF_X110_Y34_N29
\Unit1|unit2|memory[4][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][2][15]~_emulated_q\);

-- Location: LCCOMB_X110_Y34_N28
\Unit1|unit2|memory[4][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][15]~3_combout\ = \Unit1|unit2|memory[4][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[4][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[4][2][15]~3_combout\);

-- Location: LCCOMB_X110_Y34_N6
\Unit1|unit2|memory[4][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~488_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][2][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~488_combout\,
	datad => \Unit1|unit2|memory[4][2][15]~3_combout\,
	combout => \Unit1|unit2|memory[4][2][15]~2_combout\);

-- Location: LCCOMB_X103_Y35_N2
\Unit1|unit2|memory~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~489_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(31)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][1][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~6_combout\,
	datab => \Unit1|unit2|memory[4][1][15]~2_combout\,
	datad => \Unit1|data_block\(31),
	combout => \Unit1|unit2|memory~489_combout\);

-- Location: LCCOMB_X103_Y35_N6
\Unit1|unit2|memory[4][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~489_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[4][1][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][15]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~489_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][1][15]~1_combout\);

-- Location: LCCOMB_X103_Y35_N12
\Unit1|unit2|memory[4][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][15]~4_combout\ = \Unit1|unit2|memory[4][1][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][1][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[4][1][15]~4_combout\);

-- Location: FF_X103_Y35_N31
\Unit1|unit2|memory[4][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][1][15]~_emulated_q\);

-- Location: LCCOMB_X103_Y35_N30
\Unit1|unit2|memory[4][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][15]~3_combout\ = \Unit1|unit2|memory[4][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[4][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[4][1][15]~3_combout\);

-- Location: LCCOMB_X103_Y35_N20
\Unit1|unit2|memory[4][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~489_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[4][1][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~489_combout\,
	datac => \Unit1|unit2|memory[4][1][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[4][1][15]~2_combout\);

-- Location: LCCOMB_X99_Y32_N0
\Unit1|unit2|memory~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~490_combout\ = (\Unit1|unit1|Decoder0~6_combout\ & ((\Unit1|data_block\(15)))) # (!\Unit1|unit1|Decoder0~6_combout\ & (\Unit1|unit2|memory[4][0][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][0][15]~2_combout\,
	datac => \Unit1|data_block\(15),
	datad => \Unit1|unit1|Decoder0~6_combout\,
	combout => \Unit1|unit2|memory~490_combout\);

-- Location: LCCOMB_X99_Y32_N18
\Unit1|unit2|memory[4][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~490_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[4][0][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~490_combout\,
	datac => \Unit1|unit2|memory[4][0][15]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[4][0][15]~1_combout\);

-- Location: LCCOMB_X99_Y32_N22
\Unit1|unit2|memory[4][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][15]~4_combout\ = \Unit1|unit2|memory[4][0][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[4][0][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[4][0][15]~4_combout\);

-- Location: FF_X99_Y32_N17
\Unit1|unit2|memory[4][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[4][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[4][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[4][0][15]~_emulated_q\);

-- Location: LCCOMB_X99_Y32_N16
\Unit1|unit2|memory[4][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][15]~3_combout\ = \Unit1|unit2|memory[4][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[4][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[4][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[4][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[4][0][15]~3_combout\);

-- Location: LCCOMB_X99_Y32_N14
\Unit1|unit2|memory[4][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[4][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~490_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[4][0][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][0][15]~3_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \Unit1|unit2|memory~490_combout\,
	combout => \Unit1|unit2|memory[4][0][15]~2_combout\);

-- Location: LCCOMB_X103_Y35_N4
\Unit1|unit2|Mux128~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~4_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\Unit1|unit2|memory[4][1][15]~2_combout\)) # (!\address[0]~input_o\ & ((\Unit1|unit2|memory[4][0][15]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \Unit1|unit2|memory[4][1][15]~2_combout\,
	datac => \address[0]~input_o\,
	datad => \Unit1|unit2|memory[4][0][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~4_combout\);

-- Location: LCCOMB_X98_Y34_N18
\Unit1|unit2|Mux128~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~5_combout\ = (\address[1]~input_o\ & ((\Unit1|unit2|Mux128~4_combout\ & (\Unit1|unit2|memory[4][3][15]~2_combout\)) # (!\Unit1|unit2|Mux128~4_combout\ & ((\Unit1|unit2|memory[4][2][15]~2_combout\))))) # (!\address[1]~input_o\ & 
-- (((\Unit1|unit2|Mux128~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[4][3][15]~2_combout\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|memory[4][2][15]~2_combout\,
	datad => \Unit1|unit2|Mux128~4_combout\,
	combout => \Unit1|unit2|Mux128~5_combout\);

-- Location: LCCOMB_X98_Y34_N16
\Unit1|unit2|Mux128~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~6_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\Unit1|unit2|Mux128~3_combout\)) # (!\address[3]~input_o\ & ((\Unit1|unit2|Mux128~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|Mux128~3_combout\,
	datad => \Unit1|unit2|Mux128~5_combout\,
	combout => \Unit1|unit2|Mux128~6_combout\);

-- Location: LCCOMB_X98_Y34_N22
\Unit1|unit2|Mux128~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~9_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux128~6_combout\ & ((\Unit1|unit2|Mux128~8_combout\))) # (!\Unit1|unit2|Mux128~6_combout\ & (\Unit1|unit2|Mux128~1_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux128~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \Unit1|unit2|Mux128~1_combout\,
	datac => \Unit1|unit2|Mux128~8_combout\,
	datad => \Unit1|unit2|Mux128~6_combout\,
	combout => \Unit1|unit2|Mux128~9_combout\);

-- Location: LCCOMB_X100_Y33_N24
\Unit1|unit2|memory~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~504_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(15)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][0][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][15]~2_combout\,
	datac => \Unit1|data_block\(15),
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~504_combout\);

-- Location: LCCOMB_X100_Y33_N6
\Unit1|unit2|memory[1][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~504_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][0][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][15]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~504_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][0][15]~1_combout\);

-- Location: LCCOMB_X100_Y33_N26
\Unit1|unit2|memory[1][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[1][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[1][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][15]~4_combout\);

-- Location: FF_X100_Y33_N5
\Unit1|unit2|memory[1][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][0][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y33_N4
\Unit1|unit2|memory[1][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][15]~3_combout\ = \Unit1|unit2|memory[1][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[1][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[1][0][15]~3_combout\);

-- Location: LCCOMB_X100_Y33_N30
\Unit1|unit2|memory[1][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~504_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][0][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][0][15]~3_combout\,
	datac => \Unit1|unit2|memory~504_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][0][15]~2_combout\);

-- Location: LCCOMB_X100_Y35_N12
\Unit1|unit2|memory~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~507_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(15))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][0][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|data_block\(15),
	datac => \Unit1|unit1|Decoder0~3_combout\,
	datad => \Unit1|unit2|memory[3][0][15]~2_combout\,
	combout => \Unit1|unit2|memory~507_combout\);

-- Location: LCCOMB_X100_Y35_N2
\Unit1|unit2|memory[3][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~507_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][0][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][0][15]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~507_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][0][15]~1_combout\);

-- Location: LCCOMB_X100_Y35_N30
\Unit1|unit2|memory[3][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[3][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datac => \Unit1|unit2|memory[3][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][15]~4_combout\);

-- Location: FF_X100_Y35_N27
\Unit1|unit2|memory[3][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][0][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y35_N26
\Unit1|unit2|memory[3][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][15]~3_combout\ = \Unit1|unit2|memory[3][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[3][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[3][0][15]~3_combout\);

-- Location: LCCOMB_X100_Y35_N0
\Unit1|unit2|memory[3][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~507_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][0][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~507_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[3][0][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][0][15]~2_combout\);

-- Location: LCCOMB_X100_Y33_N8
\Unit1|unit2|memory~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~505_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(15)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][0][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][0][15]~2_combout\,
	datac => \Unit1|data_block\(15),
	datad => \Unit1|unit1|Decoder0~0_combout\,
	combout => \Unit1|unit2|memory~505_combout\);

-- Location: LCCOMB_X100_Y33_N0
\Unit1|unit2|memory[2][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~505_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][0][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][0][15]~1_combout\,
	datac => \Unit1|unit2|memory~505_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][0][15]~1_combout\);

-- Location: LCCOMB_X100_Y33_N2
\Unit1|unit2|memory[2][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][15]~4_combout\ = \Unit1|unit2|memory[2][0][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][0][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[2][0][15]~4_combout\);

-- Location: FF_X100_Y33_N29
\Unit1|unit2|memory[2][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][0][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y33_N28
\Unit1|unit2|memory[2][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][15]~3_combout\ = \Unit1|unit2|memory[2][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[2][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[2][0][15]~3_combout\);

-- Location: LCCOMB_X100_Y33_N14
\Unit1|unit2|memory[2][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~505_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][0][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datab => \Unit1|unit2|memory~505_combout\,
	datac => \Unit1|unit2|memory[2][0][15]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][0][15]~2_combout\);

-- Location: LCCOMB_X103_Y37_N12
\Unit1|unit2|memory~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~506_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(15)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][0][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[0][0][15]~2_combout\,
	datab => \Unit1|unit1|Decoder0~2_combout\,
	datad => \Unit1|data_block\(15),
	combout => \Unit1|unit2|memory~506_combout\);

-- Location: LCCOMB_X103_Y37_N2
\Unit1|unit2|memory[0][0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~506_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[0][0][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~506_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~1_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][0][15]~1_combout\);

-- Location: LCCOMB_X103_Y37_N4
\Unit1|unit2|memory[0][0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][15]~4_combout\ = \Unit1|unit2|memory[0][0][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][0][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[0][0][15]~4_combout\);

-- Location: FF_X103_Y37_N1
\Unit1|unit2|memory[0][0][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][0][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][0][15]~_emulated_q\);

-- Location: LCCOMB_X103_Y37_N0
\Unit1|unit2|memory[0][0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][15]~3_combout\ = \Unit1|unit2|memory[0][0][15]~_emulated_q\ $ (\Unit1|unit2|memory[0][0][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][0][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][0][15]~1_combout\,
	combout => \Unit1|unit2|memory[0][0][15]~3_combout\);

-- Location: LCCOMB_X103_Y37_N10
\Unit1|unit2|memory[0][0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][0][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~506_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[0][0][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~3_combout\,
	datad => \Unit1|unit2|memory~506_combout\,
	combout => \Unit1|unit2|memory[0][0][15]~2_combout\);

-- Location: LCCOMB_X99_Y33_N16
\Unit1|unit2|Mux128~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~14_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\Unit1|unit2|memory[2][0][15]~2_combout\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & ((\Unit1|unit2|memory[0][0][15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|memory[2][0][15]~2_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~14_combout\);

-- Location: LCCOMB_X99_Y33_N26
\Unit1|unit2|Mux128~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~15_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux128~14_combout\ & ((\Unit1|unit2|memory[3][0][15]~2_combout\))) # (!\Unit1|unit2|Mux128~14_combout\ & (\Unit1|unit2|memory[1][0][15]~2_combout\)))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux128~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][0][15]~2_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|memory[3][0][15]~2_combout\,
	datad => \Unit1|unit2|Mux128~14_combout\,
	combout => \Unit1|unit2|Mux128~15_combout\);

-- Location: LCCOMB_X102_Y35_N28
\Unit1|unit2|memory~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~503_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(47))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][2][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit1|Decoder0~3_combout\,
	datac => \Unit1|data_block\(47),
	datad => \Unit1|unit2|memory[3][2][15]~2_combout\,
	combout => \Unit1|unit2|memory~503_combout\);

-- Location: LCCOMB_X102_Y35_N8
\Unit1|unit2|memory[3][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~503_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[3][2][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~503_combout\,
	datac => \Unit1|unit2|memory[3][2][15]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][2][15]~1_combout\);

-- Location: LCCOMB_X98_Y34_N28
\Unit1|unit2|memory[3][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[3][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[3][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][15]~4_combout\);

-- Location: FF_X98_Y34_N29
\Unit1|unit2|memory[3][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[3][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[3][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][2][15]~_emulated_q\);

-- Location: LCCOMB_X99_Y34_N8
\Unit1|unit2|memory[3][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][15]~3_combout\ = \Unit1|unit2|memory[3][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[3][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[3][2][15]~3_combout\);

-- Location: LCCOMB_X99_Y34_N30
\Unit1|unit2|memory[3][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~503_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][2][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~503_combout\,
	datac => \Unit1|unit2|memory[3][2][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][2][15]~2_combout\);

-- Location: LCCOMB_X101_Y33_N10
\Unit1|unit2|memory~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~500_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(47)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][2][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[1][2][15]~2_combout\,
	datac => \Unit1|data_block\(47),
	datad => \Unit1|unit1|Decoder0~1_combout\,
	combout => \Unit1|unit2|memory~500_combout\);

-- Location: LCCOMB_X101_Y33_N6
\Unit1|unit2|memory[1][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~500_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][2][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][15]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~500_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][2][15]~1_combout\);

-- Location: LCCOMB_X101_Y33_N8
\Unit1|unit2|memory[1][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][15]~4_combout\ = \Unit1|unit2|memory[1][2][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][2][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[1][2][15]~4_combout\);

-- Location: FF_X101_Y33_N5
\Unit1|unit2|memory[1][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][2][15]~_emulated_q\);

-- Location: LCCOMB_X101_Y33_N4
\Unit1|unit2|memory[1][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][15]~3_combout\ = \Unit1|unit2|memory[1][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[1][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[1][2][15]~3_combout\);

-- Location: LCCOMB_X101_Y33_N18
\Unit1|unit2|memory[1][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~500_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][2][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~500_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[1][2][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][2][15]~2_combout\);

-- Location: LCCOMB_X98_Y33_N10
\Unit1|unit2|memory~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~502_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(47)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][2][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][2][15]~2_combout\,
	datad => \Unit1|data_block\(47),
	combout => \Unit1|unit2|memory~502_combout\);

-- Location: LCCOMB_X98_Y33_N14
\Unit1|unit2|memory[0][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~502_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][2][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][2][15]~1_combout\,
	datac => \Unit1|unit2|memory~502_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][2][15]~1_combout\);

-- Location: LCCOMB_X99_Y33_N14
\Unit1|unit2|memory[0][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[0][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[0][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][15]~4_combout\);

-- Location: FF_X99_Y33_N13
\Unit1|unit2|memory[0][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][2][15]~_emulated_q\);

-- Location: LCCOMB_X99_Y33_N12
\Unit1|unit2|memory[0][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][15]~3_combout\ = \Unit1|unit2|memory[0][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[0][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[0][2][15]~3_combout\);

-- Location: LCCOMB_X99_Y33_N30
\Unit1|unit2|memory[0][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~502_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][2][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~502_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][2][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][2][15]~2_combout\);

-- Location: LCCOMB_X107_Y35_N14
\Unit1|unit2|memory~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~501_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(47)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][2][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datab => \Unit1|unit2|memory[2][2][15]~2_combout\,
	datad => \Unit1|data_block\(47),
	combout => \Unit1|unit2|memory~501_combout\);

-- Location: LCCOMB_X107_Y35_N20
\Unit1|unit2|memory[2][2][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~501_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][2][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~501_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][2][15]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][2][15]~1_combout\);

-- Location: LCCOMB_X107_Y35_N0
\Unit1|unit2|memory[2][2][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][15]~4_combout\ = \Unit1|unit2|memory[2][2][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[2][2][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[2][2][15]~4_combout\);

-- Location: FF_X107_Y35_N9
\Unit1|unit2|memory[2][2][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][2][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][2][15]~_emulated_q\);

-- Location: LCCOMB_X107_Y35_N8
\Unit1|unit2|memory[2][2][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][15]~3_combout\ = \Unit1|unit2|memory[2][2][15]~_emulated_q\ $ (\Unit1|unit2|memory[2][2][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][2][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][2][15]~1_combout\,
	combout => \Unit1|unit2|memory[2][2][15]~3_combout\);

-- Location: LCCOMB_X107_Y35_N26
\Unit1|unit2|memory[2][2][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][2][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~501_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][2][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~501_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[2][2][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][2][15]~2_combout\);

-- Location: LCCOMB_X99_Y33_N28
\Unit1|unit2|Mux128~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~12_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\Unit1|unit2|memory[2][2][15]~2_combout\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & (\Unit1|unit2|memory[0][2][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|memory[0][2][15]~2_combout\,
	datad => \Unit1|unit2|memory[2][2][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~12_combout\);

-- Location: LCCOMB_X99_Y33_N10
\Unit1|unit2|Mux128~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~13_combout\ = (\address[2]~input_o\ & ((\Unit1|unit2|Mux128~12_combout\ & (\Unit1|unit2|memory[3][2][15]~2_combout\)) # (!\Unit1|unit2|Mux128~12_combout\ & ((\Unit1|unit2|memory[1][2][15]~2_combout\))))) # (!\address[2]~input_o\ & 
-- (((\Unit1|unit2|Mux128~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][2][15]~2_combout\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|memory[1][2][15]~2_combout\,
	datad => \Unit1|unit2|Mux128~12_combout\,
	combout => \Unit1|unit2|Mux128~13_combout\);

-- Location: LCCOMB_X99_Y33_N0
\Unit1|unit2|Mux128~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~16_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\Unit1|unit2|Mux128~13_combout\))) # (!\address[1]~input_o\ & (\Unit1|unit2|Mux128~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \Unit1|unit2|Mux128~15_combout\,
	datad => \Unit1|unit2|Mux128~13_combout\,
	combout => \Unit1|unit2|Mux128~16_combout\);

-- Location: LCCOMB_X102_Y34_N10
\Unit1|unit2|memory~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~508_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(63)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][3][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~0_combout\,
	datab => \Unit1|unit2|memory[2][3][15]~2_combout\,
	datac => \Unit1|data_block\(63),
	combout => \Unit1|unit2|memory~508_combout\);

-- Location: LCCOMB_X102_Y34_N20
\Unit1|unit2|memory[2][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~508_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[2][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[2][3][15]~1_combout\,
	datac => \Unit1|unit2|memory~508_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][3][15]~1_combout\);

-- Location: LCCOMB_X103_Y34_N24
\Unit1|unit2|memory[2][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[2][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[2][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][15]~4_combout\);

-- Location: FF_X103_Y34_N25
\Unit1|unit2|memory[2][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[2][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[2][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][3][15]~_emulated_q\);

-- Location: LCCOMB_X102_Y34_N22
\Unit1|unit2|memory[2][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][15]~3_combout\ = \Unit1|unit2|memory[2][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[2][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[2][3][15]~3_combout\);

-- Location: LCCOMB_X102_Y34_N28
\Unit1|unit2|memory[2][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~508_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][3][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~508_combout\,
	datab => \Unit1|unit2|memory[2][3][15]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[2][3][15]~2_combout\);

-- Location: LCCOMB_X99_Y33_N24
\Unit1|unit2|memory~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~511_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|data_block\(63)))) # (!\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|unit2|memory[3][3][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][15]~2_combout\,
	datab => \Unit1|data_block\(63),
	datad => \Unit1|unit1|Decoder0~3_combout\,
	combout => \Unit1|unit2|memory~511_combout\);

-- Location: LCCOMB_X99_Y33_N6
\Unit1|unit2|memory[3][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~511_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[3][3][15]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~511_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][3][15]~1_combout\);

-- Location: LCCOMB_X100_Y33_N10
\Unit1|unit2|memory[3][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][15]~4_combout\ = \Unit1|unit2|memory[3][3][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[3][3][15]~4_combout\);

-- Location: FF_X99_Y33_N21
\Unit1|unit2|memory[3][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[3][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[3][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][3][15]~_emulated_q\);

-- Location: LCCOMB_X99_Y33_N20
\Unit1|unit2|memory[3][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][15]~3_combout\ = \Unit1|unit2|memory[3][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[3][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[3][3][15]~3_combout\);

-- Location: LCCOMB_X99_Y33_N22
\Unit1|unit2|memory[3][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~511_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[3][3][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][3][15]~3_combout\,
	datac => \Unit1|unit2|memory~511_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][3][15]~2_combout\);

-- Location: LCCOMB_X100_Y34_N10
\Unit1|unit2|memory~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~509_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|data_block\(63))) # (!\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|unit2|memory[1][3][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~1_combout\,
	datac => \Unit1|data_block\(63),
	datad => \Unit1|unit2|memory[1][3][15]~2_combout\,
	combout => \Unit1|unit2|memory~509_combout\);

-- Location: LCCOMB_X100_Y34_N30
\Unit1|unit2|memory[1][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~509_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][15]~1_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory~509_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][3][15]~1_combout\);

-- Location: LCCOMB_X96_Y33_N14
\Unit1|unit2|memory[1][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[1][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[1][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][15]~4_combout\);

-- Location: FF_X96_Y33_N23
\Unit1|unit2|memory[1][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][3][15]~_emulated_q\);

-- Location: LCCOMB_X96_Y33_N22
\Unit1|unit2|memory[1][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][15]~3_combout\ = \Unit1|unit2|memory[1][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[1][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[1][3][15]~3_combout\);

-- Location: LCCOMB_X96_Y33_N28
\Unit1|unit2|memory[1][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory~509_combout\))) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory[1][3][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][3][15]~3_combout\,
	datab => \Unit1|unit2|memory~509_combout\,
	datac => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[1][3][15]~2_combout\);

-- Location: LCCOMB_X100_Y34_N22
\Unit1|unit2|memory~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~510_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|data_block\(63)))) # (!\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|unit2|memory[0][3][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~2_combout\,
	datab => \Unit1|unit2|memory[0][3][15]~2_combout\,
	datad => \Unit1|data_block\(63),
	combout => \Unit1|unit2|memory~510_combout\);

-- Location: LCCOMB_X100_Y34_N20
\Unit1|unit2|memory[0][3][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~510_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][3][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][3][15]~1_combout\,
	datac => \Unit1|unit2|memory~510_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][3][15]~1_combout\);

-- Location: LCCOMB_X100_Y34_N12
\Unit1|unit2|memory[0][3][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][15]~4_combout\ = \Unit1|unit2|memory[0][3][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][3][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[0][3][15]~4_combout\);

-- Location: FF_X100_Y34_N15
\Unit1|unit2|memory[0][3][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][3][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][3][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y34_N14
\Unit1|unit2|memory[0][3][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][15]~3_combout\ = \Unit1|unit2|memory[0][3][15]~_emulated_q\ $ (\Unit1|unit2|memory[0][3][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][3][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][3][15]~1_combout\,
	combout => \Unit1|unit2|memory[0][3][15]~3_combout\);

-- Location: LCCOMB_X100_Y34_N24
\Unit1|unit2|memory[0][3][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][3][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~510_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][3][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~510_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][3][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][3][15]~2_combout\);

-- Location: LCCOMB_X99_Y33_N18
\Unit1|unit2|Mux128~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~17_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\)) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & (\Unit1|unit2|memory[1][3][15]~2_combout\)) # (!\address[2]~input_o\ & ((\Unit1|unit2|memory[0][3][15]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \Unit1|unit2|memory[1][3][15]~2_combout\,
	datad => \Unit1|unit2|memory[0][3][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~17_combout\);

-- Location: LCCOMB_X99_Y33_N4
\Unit1|unit2|Mux128~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~18_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux128~17_combout\ & ((\Unit1|unit2|memory[3][3][15]~2_combout\))) # (!\Unit1|unit2|Mux128~17_combout\ & (\Unit1|unit2|memory[2][3][15]~2_combout\)))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux128~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|memory[2][3][15]~2_combout\,
	datac => \Unit1|unit2|memory[3][3][15]~2_combout\,
	datad => \Unit1|unit2|Mux128~17_combout\,
	combout => \Unit1|unit2|Mux128~18_combout\);

-- Location: LCCOMB_X100_Y36_N22
\Unit1|unit2|memory~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~499_combout\ = (\Unit1|unit1|Decoder0~3_combout\ & (\Unit1|data_block\(31))) # (!\Unit1|unit1|Decoder0~3_combout\ & ((\Unit1|unit2|memory[3][1][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit1|Decoder0~3_combout\,
	datab => \Unit1|data_block\(31),
	datad => \Unit1|unit2|memory[3][1][15]~2_combout\,
	combout => \Unit1|unit2|memory~499_combout\);

-- Location: LCCOMB_X100_Y36_N20
\Unit1|unit2|memory[3][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~499_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[3][1][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[3][1][15]~1_combout\,
	datac => \Unit1|unit2|memory~499_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[3][1][15]~1_combout\);

-- Location: LCCOMB_X100_Y36_N12
\Unit1|unit2|memory[3][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][15]~4_combout\ = \Unit1|unit2|memory[3][1][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[3][1][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[3][1][15]~4_combout\);

-- Location: FF_X100_Y36_N13
\Unit1|unit2|memory[3][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|memory[3][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	ena => \Unit1|unit2|memory[3][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[3][1][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y36_N26
\Unit1|unit2|memory[3][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][15]~3_combout\ = \Unit1|unit2|memory[3][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[3][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[3][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[3][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[3][1][15]~3_combout\);

-- Location: LCCOMB_X100_Y36_N4
\Unit1|unit2|memory[3][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[3][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~499_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[3][1][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~499_combout\,
	datac => \Unit1|unit2|memory[3][1][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[3][1][15]~2_combout\);

-- Location: LCCOMB_X110_Y36_N14
\Unit1|unit2|memory~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~496_combout\ = (\Unit1|unit1|Decoder0~0_combout\ & ((\Unit1|data_block\(31)))) # (!\Unit1|unit1|Decoder0~0_combout\ & (\Unit1|unit2|memory[2][1][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[2][1][15]~2_combout\,
	datab => \Unit1|unit1|Decoder0~0_combout\,
	datad => \Unit1|data_block\(31),
	combout => \Unit1|unit2|memory~496_combout\);

-- Location: LCCOMB_X110_Y36_N16
\Unit1|unit2|memory[2][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & (\Unit1|unit2|memory~496_combout\)) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- ((\Unit1|unit2|memory[2][1][15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory~496_combout\,
	datac => \Unit1|unit2|memory[2][1][15]~1_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[2][1][15]~1_combout\);

-- Location: LCCOMB_X110_Y36_N28
\Unit1|unit2|memory[2][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][15]~4_combout\ = \Unit1|unit2|memory[2][1][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[2][1][15]~4_combout\);

-- Location: FF_X110_Y36_N13
\Unit1|unit2|memory[2][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[2][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[2][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[2][1][15]~_emulated_q\);

-- Location: LCCOMB_X110_Y36_N12
\Unit1|unit2|memory[2][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][15]~3_combout\ = \Unit1|unit2|memory[2][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[2][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[2][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[2][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[2][1][15]~3_combout\);

-- Location: LCCOMB_X110_Y36_N22
\Unit1|unit2|memory[2][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[2][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~496_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[2][1][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~496_combout\,
	datab => \Unit1|unit2|memory[0][0][15]~7_combout\,
	datac => \Unit1|unit2|memory[2][1][15]~3_combout\,
	datad => \reset~input_o\,
	combout => \Unit1|unit2|memory[2][1][15]~2_combout\);

-- Location: LCCOMB_X100_Y36_N16
\Unit1|unit2|memory~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~498_combout\ = (\Unit1|unit1|Decoder0~2_combout\ & (\Unit1|data_block\(31))) # (!\Unit1|unit1|Decoder0~2_combout\ & ((\Unit1|unit2|memory[0][1][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|data_block\(31),
	datac => \Unit1|unit2|memory[0][1][15]~2_combout\,
	datad => \Unit1|unit1|Decoder0~2_combout\,
	combout => \Unit1|unit2|memory~498_combout\);

-- Location: LCCOMB_X100_Y36_N10
\Unit1|unit2|memory[0][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~498_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[0][1][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[0][1][15]~1_combout\,
	datac => \Unit1|unit2|memory~498_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[0][1][15]~1_combout\);

-- Location: LCCOMB_X100_Y36_N6
\Unit1|unit2|memory[0][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][15]~4_combout\ = \Unit1|unit2|memory[0][1][15]~1_combout\ $ (\Unit1|tempDataIn\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|unit2|memory[0][1][15]~1_combout\,
	datad => \Unit1|tempDataIn\(15),
	combout => \Unit1|unit2|memory[0][1][15]~4_combout\);

-- Location: FF_X100_Y36_N9
\Unit1|unit2|memory[0][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[0][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[0][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[0][1][15]~_emulated_q\);

-- Location: LCCOMB_X100_Y36_N8
\Unit1|unit2|memory[0][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][15]~3_combout\ = \Unit1|unit2|memory[0][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[0][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[0][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[0][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[0][1][15]~3_combout\);

-- Location: LCCOMB_X100_Y36_N14
\Unit1|unit2|memory[0][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[0][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~498_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[0][1][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~498_combout\,
	datab => \reset~input_o\,
	datac => \Unit1|unit2|memory[0][1][15]~3_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[0][1][15]~2_combout\);

-- Location: LCCOMB_X100_Y36_N24
\Unit1|unit2|memory~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory~497_combout\ = (\Unit1|unit1|Decoder0~1_combout\ & ((\Unit1|data_block\(31)))) # (!\Unit1|unit1|Decoder0~1_combout\ & (\Unit1|unit2|memory[1][1][15]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory[1][1][15]~2_combout\,
	datac => \Unit1|unit1|Decoder0~1_combout\,
	datad => \Unit1|data_block\(31),
	combout => \Unit1|unit2|memory~497_combout\);

-- Location: LCCOMB_X100_Y36_N28
\Unit1|unit2|memory[1][1][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][15]~1_combout\ = (!\reset~input_o\ & ((GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & ((\Unit1|unit2|memory~497_combout\))) # (!GLOBAL(\Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\) & 
-- (\Unit1|unit2|memory[1][1][15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \Unit1|unit2|memory[1][1][15]~1_combout\,
	datac => \Unit1|unit2|memory~497_combout\,
	datad => \Unit1|unit2|memory[0][0][15]~7clkctrl_outclk\,
	combout => \Unit1|unit2|memory[1][1][15]~1_combout\);

-- Location: LCCOMB_X100_Y36_N30
\Unit1|unit2|memory[1][1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][15]~4_combout\ = \Unit1|tempDataIn\(15) $ (\Unit1|unit2|memory[1][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|tempDataIn\(15),
	datad => \Unit1|unit2|memory[1][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][15]~4_combout\);

-- Location: FF_X99_Y36_N31
\Unit1|unit2|memory[1][1][15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|unit2|memory[1][1][15]~4_combout\,
	clrn => \Unit1|unit2|ALT_INV_memory[5][1][0]~0clkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|unit2|memory[1][1][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|memory[1][1][15]~_emulated_q\);

-- Location: LCCOMB_X99_Y36_N30
\Unit1|unit2|memory[1][1][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][15]~3_combout\ = \Unit1|unit2|memory[1][1][15]~_emulated_q\ $ (\Unit1|unit2|memory[1][1][15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|unit2|memory[1][1][15]~_emulated_q\,
	datad => \Unit1|unit2|memory[1][1][15]~1_combout\,
	combout => \Unit1|unit2|memory[1][1][15]~3_combout\);

-- Location: LCCOMB_X99_Y36_N8
\Unit1|unit2|memory[1][1][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|memory[1][1][15]~2_combout\ = (!\reset~input_o\ & ((\Unit1|unit2|memory[0][0][15]~7_combout\ & (\Unit1|unit2|memory~497_combout\)) # (!\Unit1|unit2|memory[0][0][15]~7_combout\ & ((\Unit1|unit2|memory[1][1][15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|unit2|memory~497_combout\,
	datab => \Unit1|unit2|memory[1][1][15]~3_combout\,
	datac => \reset~input_o\,
	datad => \Unit1|unit2|memory[0][0][15]~7_combout\,
	combout => \Unit1|unit2|memory[1][1][15]~2_combout\);

-- Location: LCCOMB_X100_Y36_N0
\Unit1|unit2|Mux128~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~10_combout\ = (\address[2]~input_o\ & ((\address[3]~input_o\) # ((\Unit1|unit2|memory[1][1][15]~2_combout\)))) # (!\address[2]~input_o\ & (!\address[3]~input_o\ & (\Unit1|unit2|memory[0][1][15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \Unit1|unit2|memory[0][1][15]~2_combout\,
	datad => \Unit1|unit2|memory[1][1][15]~2_combout\,
	combout => \Unit1|unit2|Mux128~10_combout\);

-- Location: LCCOMB_X100_Y36_N18
\Unit1|unit2|Mux128~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~11_combout\ = (\address[3]~input_o\ & ((\Unit1|unit2|Mux128~10_combout\ & (\Unit1|unit2|memory[3][1][15]~2_combout\)) # (!\Unit1|unit2|Mux128~10_combout\ & ((\Unit1|unit2|memory[2][1][15]~2_combout\))))) # (!\address[3]~input_o\ & 
-- (((\Unit1|unit2|Mux128~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \Unit1|unit2|memory[3][1][15]~2_combout\,
	datac => \Unit1|unit2|memory[2][1][15]~2_combout\,
	datad => \Unit1|unit2|Mux128~10_combout\,
	combout => \Unit1|unit2|Mux128~11_combout\);

-- Location: LCCOMB_X99_Y33_N2
\Unit1|unit2|Mux128~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~19_combout\ = (\address[0]~input_o\ & ((\Unit1|unit2|Mux128~16_combout\ & (\Unit1|unit2|Mux128~18_combout\)) # (!\Unit1|unit2|Mux128~16_combout\ & ((\Unit1|unit2|Mux128~11_combout\))))) # (!\address[0]~input_o\ & 
-- (\Unit1|unit2|Mux128~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \Unit1|unit2|Mux128~16_combout\,
	datac => \Unit1|unit2|Mux128~18_combout\,
	datad => \Unit1|unit2|Mux128~11_combout\,
	combout => \Unit1|unit2|Mux128~19_combout\);

-- Location: LCCOMB_X98_Y34_N12
\Unit1|unit2|Mux128~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|unit2|Mux128~20_combout\ = (\address[4]~input_o\ & (\Unit1|unit2|Mux128~9_combout\)) # (!\address[4]~input_o\ & ((\Unit1|unit2|Mux128~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[4]~input_o\,
	datac => \Unit1|unit2|Mux128~9_combout\,
	datad => \Unit1|unit2|Mux128~19_combout\,
	combout => \Unit1|unit2|Mux128~20_combout\);

-- Location: FF_X98_Y34_N13
\Unit1|unit2|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|unit2|Mux128~20_combout\,
	ena => \Unit1|unit2|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|unit2|data_out\(15));

-- Location: LCCOMB_X99_Y28_N22
\Unit1|data_out_cpu[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|data_out_cpu[15]~feeder_combout\ = \Unit1|unit2|data_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|unit2|data_out\(15),
	combout => \Unit1|data_out_cpu[15]~feeder_combout\);

-- Location: FF_X99_Y28_N23
\Unit1|data_out_cpu[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|data_out_cpu[15]~feeder_combout\,
	ena => \Unit1|data_out_cpu[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|data_out_cpu\(15));

-- Location: LCCOMB_X107_Y28_N28
\data_out[15]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_out[15]~reg0feeder_combout\ = \Unit1|data_out_cpu\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|data_out_cpu\(15),
	combout => \data_out[15]~reg0feeder_combout\);

-- Location: FF_X107_Y28_N29
\data_out[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \data_out[15]~reg0feeder_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_out[15]~reg0_q\);

-- Location: LCCOMB_X111_Y28_N24
\Unit1|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector21~0_combout\ = (\Unit1|state.s1~q\ & (((!\Unit1|unit1|hit~reg0_q\)))) # (!\Unit1|state.s1~q\ & (\Unit1|state.sReset~q\ & (!\Unit1|state.s0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.s1~q\,
	datab => \Unit1|state.sReset~q\,
	datac => \Unit1|state.s0~q\,
	datad => \Unit1|unit1|hit~reg0_q\,
	combout => \Unit1|Selector21~0_combout\);

-- Location: LCCOMB_X111_Y28_N6
\Unit1|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector21~1_combout\ = (\Unit1|state.s1c~q\) # ((\Unit1|delayReq~q\ & \Unit1|Selector21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|state.s1c~q\,
	datac => \Unit1|delayReq~q\,
	datad => \Unit1|Selector21~0_combout\,
	combout => \Unit1|Selector21~1_combout\);

-- Location: FF_X111_Y28_N7
\Unit1|delayReq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector21~1_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \controller_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|delayReq~q\);

-- Location: LCCOMB_X111_Y28_N10
\Unit1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector3~0_combout\ = (\Unit1|state.s1~q\) # (((\Unit1|state.s1c~q\) # (\Unit1|state.s5~q\)) # (!\Unit1|state.sReset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.s1~q\,
	datab => \Unit1|state.sReset~q\,
	datac => \Unit1|state.s1c~q\,
	datad => \Unit1|state.s5~q\,
	combout => \Unit1|Selector3~0_combout\);

-- Location: LCCOMB_X112_Y28_N26
\Unit1|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector3~1_combout\ = (\Unit1|Selector3~0_combout\) # ((\Unit1|state.s3~q\) # ((\Unit1|state.s8~q\) # (\Unit1|state.s6b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|Selector3~0_combout\,
	datab => \Unit1|state.s3~q\,
	datac => \Unit1|state.s8~q\,
	datad => \Unit1|state.s6b~q\,
	combout => \Unit1|Selector3~1_combout\);

-- Location: FF_X112_Y28_N27
\Unit1|state_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector3~1_combout\,
	ena => \Unit1|state_d[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state_d\(0));

-- Location: LCCOMB_X112_Y28_N12
\Unit1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector2~0_combout\ = (\Unit1|state.s1c~q\) # (((\Unit1|state.s8~q\) # (\Unit1|state.s7~q\)) # (!\Unit1|state.sReset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.s1c~q\,
	datab => \Unit1|state.sReset~q\,
	datac => \Unit1|state.s8~q\,
	datad => \Unit1|state.s7~q\,
	combout => \Unit1|Selector2~0_combout\);

-- Location: LCCOMB_X112_Y28_N16
\Unit1|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector2~1_combout\ = (\Unit1|Selector2~0_combout\) # ((\Unit1|state.s4~q\) # ((\Unit1|state.s5~q\) # (\Unit1|state.s1b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|Selector2~0_combout\,
	datab => \Unit1|state.s4~q\,
	datac => \Unit1|state.s5~q\,
	datad => \Unit1|state.s1b~q\,
	combout => \Unit1|Selector2~1_combout\);

-- Location: FF_X112_Y28_N17
\Unit1|state_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector2~1_combout\,
	ena => \Unit1|state_d[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state_d\(1));

-- Location: LCCOMB_X111_Y28_N16
\Unit1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector1~0_combout\ = (\Unit1|state.s2~q\) # ((\Unit1|state.s3~q\) # ((\Unit1|state.s5~q\) # (!\Unit1|state.sReset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.s2~q\,
	datab => \Unit1|state.s3~q\,
	datac => \Unit1|state.sReset~q\,
	datad => \Unit1|state.s5~q\,
	combout => \Unit1|Selector1~0_combout\);

-- Location: LCCOMB_X112_Y28_N30
\Unit1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector1~1_combout\ = (\Unit1|Selector1~0_combout\) # (\Unit1|state.s4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|Selector1~0_combout\,
	datad => \Unit1|state.s4~q\,
	combout => \Unit1|Selector1~1_combout\);

-- Location: FF_X112_Y28_N31
\Unit1|state_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector1~1_combout\,
	ena => \Unit1|state_d[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state_d\(2));

-- Location: LCCOMB_X112_Y28_N18
\Unit1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector0~0_combout\ = ((\Unit1|state.s6~q\) # ((\Unit1|state.s8~q\) # (\Unit1|state.s7~q\))) # (!\Unit1|state.sReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|state.sReset~q\,
	datab => \Unit1|state.s6~q\,
	datac => \Unit1|state.s8~q\,
	datad => \Unit1|state.s7~q\,
	combout => \Unit1|Selector0~0_combout\);

-- Location: LCCOMB_X112_Y28_N8
\Unit1|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|Selector0~1_combout\ = (\Unit1|state.s6b~q\) # (\Unit1|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|state.s6b~q\,
	datad => \Unit1|Selector0~0_combout\,
	combout => \Unit1|Selector0~1_combout\);

-- Location: FF_X112_Y28_N9
\Unit1|state_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Unit1|Selector0~1_combout\,
	ena => \Unit1|state_d[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|state_d\(3));

-- Location: LCCOMB_X103_Y28_N8
\Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = ((\state.s1~q\) # ((!\WideNor0~combout\ & \state_d[0]~reg0_q\))) # (!\state.sReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.sReset~q\,
	datab => \WideNor0~combout\,
	datac => \state_d[0]~reg0_q\,
	datad => \state.s1~q\,
	combout => \Selector18~0_combout\);

-- Location: FF_X103_Y28_N9
\state_d[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector18~0_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_d[0]~reg0_q\);

-- Location: LCCOMB_X103_Y28_N10
\Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector17~0_combout\ = (\state.s2~q\) # (((!\WideNor0~combout\ & \state_d[1]~reg0_q\)) # (!\Selector7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.s2~q\,
	datab => \WideNor0~combout\,
	datac => \state_d[1]~reg0_q\,
	datad => \Selector7~0_combout\,
	combout => \Selector17~0_combout\);

-- Location: FF_X103_Y28_N11
\state_d[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector17~0_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_d[1]~reg0_q\);

-- Location: LCCOMB_X103_Y28_N16
\Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector16~2_combout\ = ((\state.Sdelay~q\) # ((!\WideNor0~combout\ & \state_d[2]~reg0_q\))) # (!\state.sReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.sReset~q\,
	datab => \WideNor0~combout\,
	datac => \state_d[2]~reg0_q\,
	datad => \state.Sdelay~q\,
	combout => \Selector16~2_combout\);

-- Location: FF_X103_Y28_N17
\state_d[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector16~2_combout\,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_d[2]~reg0_q\);

-- Location: FF_X107_Y28_N7
\done_cache~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \Unit1|done~q\,
	sload => VCC,
	ena => \NumDelayCycles[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \done_cache~reg0_q\);

ww_data_out(0) <= \data_out[0]~output_o\;

ww_data_out(1) <= \data_out[1]~output_o\;

ww_data_out(2) <= \data_out[2]~output_o\;

ww_data_out(3) <= \data_out[3]~output_o\;

ww_data_out(4) <= \data_out[4]~output_o\;

ww_data_out(5) <= \data_out[5]~output_o\;

ww_data_out(6) <= \data_out[6]~output_o\;

ww_data_out(7) <= \data_out[7]~output_o\;

ww_data_out(8) <= \data_out[8]~output_o\;

ww_data_out(9) <= \data_out[9]~output_o\;

ww_data_out(10) <= \data_out[10]~output_o\;

ww_data_out(11) <= \data_out[11]~output_o\;

ww_data_out(12) <= \data_out[12]~output_o\;

ww_data_out(13) <= \data_out[13]~output_o\;

ww_data_out(14) <= \data_out[14]~output_o\;

ww_data_out(15) <= \data_out[15]~output_o\;

ww_delayReq <= \delayReq~output_o\;

ww_state_con_d(0) <= \state_con_d[0]~output_o\;

ww_state_con_d(1) <= \state_con_d[1]~output_o\;

ww_state_con_d(2) <= \state_con_d[2]~output_o\;

ww_state_con_d(3) <= \state_con_d[3]~output_o\;

ww_state_d(0) <= \state_d[0]~output_o\;

ww_state_d(1) <= \state_d[1]~output_o\;

ww_state_d(2) <= \state_d[2]~output_o\;

ww_state_d(3) <= \state_d[3]~output_o\;

ww_done_cache <= \done_cache~output_o\;
END structure;


