 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">exemploISP_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#compilerReport9" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#mapperReport20" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#mapperReport21" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#mapperReport32" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#timingReport33" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#performanceSummary34" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#clockRelationships35" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#interfaceInfo36" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#clockReport37" target="srrFrame" title="">Clock: OSC_C1_OSC_C1_0_OSC|N_RCOSC_1MHZ_CLKOUT_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#startingSlack42" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#endingSlack43" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#worstPaths44" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#clockReport41" target="srrFrame" title="">Clock: led_blink|reg_counter_inferred_clock[20]</a>  </li></ul></li></ul></li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_dsp_rpt_txt.htm" target="srrFrame" title="">DSP Report (15:26 31-Mar)</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_ram_rpt_txt.htm" target="srrFrame" title="">RAM Report (15:26 31-Mar)</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_fanout_rpt_txt.htm" target="srrFrame" title="">Fanout Report (15:26 31-Mar)</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_srr.htm#resourceUsage45" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_cck_rpt.tgl" target="srrFrame" title="">Constraint Checker Report (15:26 31-Mar)</a>  
<ul  >
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_cck_rpt.htm#UnconstrainedStartEndPointsCCK46" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_cck_rpt.htm#InapplicableconstraintsCCK47" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK48" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK49" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\exemploISP_cck_rpt.htm#LibraryReportCCK50" target="srrFrame" title="">Library Report</a>  </li></ul></li>
<li><a href="file:///C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\synthesis\syntmp\rpt_exemploISP_areasrr.htm" target="srrFrame" title="">Hierarchical Area Report(exemploISP) (15:26 31-Mar)</a>  </li></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>