{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599486104326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599486104332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 21:41:44 2020 " "Processing started: Mon Sep 07 21:41:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599486104332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599486104332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Nios -c UART_Nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Nios -c UART_Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599486104332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1599486105116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/uart_kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/uart_kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel " "Found entity 1: uart_kernel" {  } { { "uart_kernel/synthesis/uart_kernel.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/uart_kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/uart_kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel " "Found entity 1: uart_kernel" {  } { { "uart_kernel/synthesis/uart_kernel.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_irq_mapper " "Found entity 1: uart_kernel_irq_mapper" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0 " "Found entity 1: uart_kernel_mm_interconnect_0" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_kernel_mm_interconnect_0_avalon_st_adapter" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113806 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_mux_001" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_mux " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_mux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_demux_002 " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_demux_002" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_demux " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_demux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_mux_002 " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_mux_002" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_mux " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_mux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_demux_001" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_demux " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_demux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113821 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_004_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_004_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113826 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router_004 " "Found entity 2: uart_kernel_mm_interconnect_0_router_004" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_002_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113828 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router_002 " "Found entity 2: uart_kernel_mm_interconnect_0_router_002" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_001_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113829 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router_001 " "Found entity 2: uart_kernel_mm_interconnect_0_router_001" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599486113830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113831 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router " "Found entity 2: uart_kernel_mm_interconnect_0_router" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_uart_tx " "Found entity 1: uart_kernel_uart_tx" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113844 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_uart_rx_stimulus_source " "Found entity 2: uart_kernel_uart_rx_stimulus_source" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113844 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_kernel_uart_rx " "Found entity 3: uart_kernel_uart_rx" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113844 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_kernel_uart_regs " "Found entity 4: uart_kernel_uart_regs" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113844 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_kernel_uart " "Found entity 5: uart_kernel_uart" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_sysid_qsys " "Found entity 1: uart_kernel_sysid_qsys" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_sdram_controller_input_efifo_module " "Found entity 1: uart_kernel_sdram_controller_input_efifo_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113847 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_sdram_controller " "Found entity 2: uart_kernel_sdram_controller" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2 " "Found entity 1: uart_kernel_nios2" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486113849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486113849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_ic_data_module " "Found entity 1: uart_kernel_nios2_cpu_ic_data_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_nios2_cpu_ic_tag_module " "Found entity 2: uart_kernel_nios2_cpu_ic_tag_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_kernel_nios2_cpu_bht_module " "Found entity 3: uart_kernel_nios2_cpu_bht_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_kernel_nios2_cpu_register_bank_a_module " "Found entity 4: uart_kernel_nios2_cpu_register_bank_a_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_kernel_nios2_cpu_register_bank_b_module " "Found entity 5: uart_kernel_nios2_cpu_register_bank_b_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_kernel_nios2_cpu_nios2_oci_debug " "Found entity 6: uart_kernel_nios2_cpu_nios2_oci_debug" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_kernel_nios2_cpu_nios2_oci_break " "Found entity 7: uart_kernel_nios2_cpu_nios2_oci_break" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_kernel_nios2_cpu_nios2_oci_xbrk " "Found entity 8: uart_kernel_nios2_cpu_nios2_oci_xbrk" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_kernel_nios2_cpu_nios2_oci_match_single " "Found entity 9: uart_kernel_nios2_cpu_nios2_oci_match_single" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_kernel_nios2_cpu_nios2_oci_match_paired " "Found entity 10: uart_kernel_nios2_cpu_nios2_oci_match_paired" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_kernel_nios2_cpu_nios2_oci_dbrk " "Found entity 11: uart_kernel_nios2_cpu_nios2_oci_dbrk" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_kernel_nios2_cpu_nios2_oci_itrace " "Found entity 12: uart_kernel_nios2_cpu_nios2_oci_itrace" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_kernel_nios2_cpu_nios2_oci_td_mode " "Found entity 13: uart_kernel_nios2_cpu_nios2_oci_td_mode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1880 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_kernel_nios2_cpu_nios2_oci_dtrace " "Found entity 14: uart_kernel_nios2_cpu_nios2_oci_dtrace" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_kernel_nios2_cpu_nios2_oci_fifo " "Found entity 18: uart_kernel_nios2_cpu_nios2_oci_fifo" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_kernel_nios2_cpu_nios2_oci_pib " "Found entity 19: uart_kernel_nios2_cpu_nios2_oci_pib" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_kernel_nios2_cpu_nios2_oci_im " "Found entity 21: uart_kernel_nios2_cpu_nios2_oci_im" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "22 uart_kernel_nios2_cpu_nios2_performance_monitors " "Found entity 22: uart_kernel_nios2_cpu_nios2_performance_monitors" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "23 uart_kernel_nios2_cpu_nios2_avalon_reg " "Found entity 23: uart_kernel_nios2_cpu_nios2_avalon_reg" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "24 uart_kernel_nios2_cpu_ociram_sp_ram_module " "Found entity 24: uart_kernel_nios2_cpu_ociram_sp_ram_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "25 uart_kernel_nios2_cpu_nios2_ocimem " "Found entity 25: uart_kernel_nios2_cpu_nios2_ocimem" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "26 uart_kernel_nios2_cpu_nios2_oci " "Found entity 26: uart_kernel_nios2_cpu_nios2_oci" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""} { "Info" "ISGN_ENTITY_NAME" "27 uart_kernel_nios2_cpu " "Found entity 27: uart_kernel_nios2_cpu" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_debug_slave_sysclk " "Found entity 1: uart_kernel_nios2_cpu_debug_slave_sysclk" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_debug_slave_tck " "Found entity 1: uart_kernel_nios2_cpu_debug_slave_tck" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_debug_slave_wrapper " "Found entity 1: uart_kernel_nios2_cpu_debug_slave_wrapper" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_mult_cell " "Found entity 1: uart_kernel_nios2_cpu_mult_cell" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_test_bench " "Found entity 1: uart_kernel_nios2_cpu_test_bench" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_jtag_uart_sim_scfifo_w " "Found entity 1: uart_kernel_jtag_uart_sim_scfifo_w" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114491 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_jtag_uart_scfifo_w " "Found entity 2: uart_kernel_jtag_uart_scfifo_w" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114491 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_kernel_jtag_uart_sim_scfifo_r " "Found entity 3: uart_kernel_jtag_uart_sim_scfifo_r" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114491 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_kernel_jtag_uart_scfifo_r " "Found entity 4: uart_kernel_jtag_uart_scfifo_r" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114491 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_kernel_jtag_uart " "Found entity 5: uart_kernel_jtag_uart" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(316) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599486114518 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(326) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599486114518 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(336) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599486114518 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(680) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599486114520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_nios.v 1 1 " "Using design file uart_nios.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Nios " "Found entity 1: UART_Nios" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599486114596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Nios " "Elaborating entity \"UART_Nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599486114598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 uart_nios.v(85) " "Verilog HDL assignment warning at uart_nios.v(85): truncated value with size 32 to match size of target (20)" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599486114598 "|UART_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS uart_nios.v(48) " "Output port \"UART_RTS\" at uart_nios.v(48) has no driver" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1599486114599 "|UART_Nios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "uart_nios.v" "PLL_inst" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486114713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114720 ""}  } { { "PLL.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486114720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel uart_kernel:u0 " "Elaborating entity \"uart_kernel\" for hierarchy \"uart_kernel:u0\"" {  } { { "uart_nios.v" "u0" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_jtag_uart uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart " "Elaborating entity \"uart_kernel_jtag_uart\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "jtag_uart" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_jtag_uart_scfifo_w uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w " "Elaborating entity \"uart_kernel_jtag_uart_scfifo_w\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "the_uart_kernel_jtag_uart_scfifo_w" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "wfifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114873 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486114873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486114994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486114994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486114994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486115041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486115041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486115086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486115086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486115135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486115135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_jtag_uart_scfifo_r uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r " "Elaborating entity \"uart_kernel_jtag_uart_scfifo_r\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "the_uart_kernel_jtag_uart_scfifo_r" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "uart_kernel_jtag_uart_alt_jtag_atlantic" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486115272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115273 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486115273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2 uart_kernel:u0\|uart_kernel_nios2:nios2 " "Elaborating entity \"uart_kernel_nios2\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "nios2" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu " "Elaborating entity \"uart_kernel_nios2_cpu\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2.v" "cpu" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486115744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_test_bench uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_test_bench:the_uart_kernel_nios2_cpu_test_bench " "Elaborating entity \"uart_kernel_nios2_cpu_test_bench\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_test_bench:the_uart_kernel_nios2_cpu_test_bench\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_test_bench" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 6063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_ic_data_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data " "Elaborating entity \"uart_kernel_nios2_cpu_ic_data_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_ic_data" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486116166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116168 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486116168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486116206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486116206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_ic_tag_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag " "Elaborating entity \"uart_kernel_nios2_cpu_ic_tag_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_ic_tag" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486116292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 25 " "Parameter \"width_b\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116294 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486116294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486116331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486116331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_bht_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht " "Elaborating entity \"uart_kernel_nios2_cpu_bht_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_bht" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486116390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116392 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486116392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486116427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486116427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_register_bank_a_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a " "Elaborating entity \"uart_kernel_nios2_cpu_register_bank_a_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_register_bank_a" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 8267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486116480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116482 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486116482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486116521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486116521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_register_bank_b_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b " "Elaborating entity \"uart_kernel_nios2_cpu_register_bank_b_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_register_bank_b" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 8285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_mult_cell uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell " "Elaborating entity \"uart_kernel_nios2_cpu_mult_cell\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_mult_cell" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 8870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486116822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116826 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486116826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486116862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486116862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486116963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116993 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486116993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486116999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117097 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117361 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117393 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 9226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_debug uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_debug\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_debug" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486117856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117856 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486117856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_break uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_break\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_break" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_xbrk uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_xbrk" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_dbrk uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_dbrk" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_match_single uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_match_single\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_match_paired uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_match_paired\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_itrace uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_itrace\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_itrace" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486117990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_dtrace uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_dtrace" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_td_mode uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace\|uart_kernel_nios2_cpu_nios2_oci_td_mode:uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace\|uart_kernel_nios2_cpu_nios2_oci_td_mode:uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_fifo uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_fifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_fifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_pib uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_pib:the_uart_kernel_nios2_cpu_nios2_oci_pib " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_pib\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_pib:the_uart_kernel_nios2_cpu_nios2_oci_pib\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_pib" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_im uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_im\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_im" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486118351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118352 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486118352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_7mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486118391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486118391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_avalon_reg uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_avalon_reg\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_avalon_reg" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_ocimem uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_ocimem\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_ocimem" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_ociram_sp_ram_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram " "Elaborating entity \"uart_kernel_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_ociram_sp_ram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3036 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486118531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118532 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3036 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486118532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486118568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486118568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_debug_slave_wrapper uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"uart_kernel_nios2_cpu_debug_slave_wrapper\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_debug_slave_wrapper" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_debug_slave_tck uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck " "Elaborating entity \"uart_kernel_nios2_cpu_debug_slave_tck\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "the_uart_kernel_nios2_cpu_debug_slave_tck" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_debug_slave_sysclk uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"uart_kernel_nios2_cpu_debug_slave_sysclk\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "the_uart_kernel_nios2_cpu_debug_slave_sysclk" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "uart_kernel_nios2_cpu_debug_slave_phy" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486118685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118686 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486118686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_sdram_controller uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller " "Elaborating entity \"uart_kernel_sdram_controller\" for hierarchy \"uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "sdram_controller" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_sdram_controller_input_efifo_module uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module " "Elaborating entity \"uart_kernel_sdram_controller_input_efifo_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "the_uart_kernel_sdram_controller_input_efifo_module" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_sysid_qsys uart_kernel:u0\|uart_kernel_sysid_qsys:sysid_qsys " "Elaborating entity \"uart_kernel_sysid_qsys\" for hierarchy \"uart_kernel:u0\|uart_kernel_sysid_qsys:sysid_qsys\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "sysid_qsys" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart uart_kernel:u0\|uart_kernel_uart:uart " "Elaborating entity \"uart_kernel_uart\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "uart" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_tx uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_tx:the_uart_kernel_uart_tx " "Elaborating entity \"uart_kernel_uart_tx\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_tx:the_uart_kernel_uart_tx\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_tx" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486118999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_rx uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx " "Elaborating entity \"uart_kernel_uart_rx\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_rx" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_rx_stimulus_source uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx\|uart_kernel_uart_rx_stimulus_source:the_uart_kernel_uart_rx_stimulus_source " "Elaborating entity \"uart_kernel_uart_rx_stimulus_source\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx\|uart_kernel_uart_rx_stimulus_source:the_uart_kernel_uart_rx_stimulus_source\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_rx_stimulus_source" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_regs uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_regs:the_uart_kernel_uart_regs " "Elaborating entity \"uart_kernel_uart_regs\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_regs:the_uart_kernel_uart_regs\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_regs" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"uart_kernel_mm_interconnect_0\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "mm_interconnect_0" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router " "Elaborating entity \"uart_kernel_mm_interconnect_0_router\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router\|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router\|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_001 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_001\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router_001" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_001_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001\|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_001_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001\|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_002 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_002\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router_002" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_002_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002\|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_002_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002\|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_004 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_004\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router_004" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_004_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004\|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_004_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004\|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_instruction_master_limiter" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_demux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_demux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_demux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_demux_001 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_demux_001\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_mux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_mux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_mux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_mux_002 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_mux_002\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486119995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_demux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_demux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_demux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_demux_002 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_demux_002\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_mux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_mux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_mux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_mux_001 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_mux_001\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_avalon_st_adapter uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"uart_kernel_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_irq_mapper uart_kernel:u0\|uart_kernel_irq_mapper:irq_mapper " "Elaborating entity \"uart_kernel_irq_mapper\" for hierarchy \"uart_kernel:u0\|uart_kernel_irq_mapper:irq_mapper\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "irq_mapper" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_kernel:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_kernel:u0\|altera_reset_controller:rst_controller\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "rst_controller" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486120329 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2875 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1599486121675 "|UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_uart_kernel_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_uart_kernel_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_itrace" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3598 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1599486121677 "|UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1599486122110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.07.21:42:05 Progress: Loading sldff58c141/alt_sld_fab_wrapper_hw.tcl " "2020.09.07.21:42:05 Progress: Loading sldff58c141/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486125861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486128505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486128681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486132619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486132659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486132678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486132722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486132726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599486132726 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1599486133423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldff58c141/alt_sld_fab.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486133515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486133515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486133547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486133547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486133558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486133558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486133565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486133565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486133594 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486133594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486133594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486133606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486133606 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486139680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486139680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486139680 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1599486139680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486139739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139740 ""}  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486139740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486139774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486139774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486139825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599486139826 ""}  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599486139826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599486139861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599486139861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1599486140410 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 440 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 354 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 348 -1 0 } } { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7725 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2980 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 5988 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7734 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 43 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 42 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 4294 -1 0 } } { "uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599486140585 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599486140585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599486142720 "|UART_Nios|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599486142720 "|UART_Nios|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599486142720 "|UART_Nios|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1599486142720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486143157 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599486147230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.map.smsg " "Generated suppressed messages file D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1599486147719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599486149546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486149546 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486150206 "|UART_Nios|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486150206 "|UART_Nios|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486150206 "|UART_Nios|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599486150206 "|UART_Nios|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1599486150206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6557 " "Implemented 6557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599486150208 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599486150208 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1599486150208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6274 " "Implemented 6274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599486150208 ""} { "Info" "ICUT_CUT_TM_RAMS" "207 " "Implemented 207 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1599486150208 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1599486150208 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1599486150208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599486150208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599486150408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 21:42:30 2020 " "Processing ended: Mon Sep 07 21:42:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599486150408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599486150408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599486150408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599486150408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599486153671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599486153678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 21:42:33 2020 " "Processing started: Mon Sep 07 21:42:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599486153678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599486153678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_Nios -c UART_Nios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_Nios -c UART_Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599486153678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599486155192 ""}
{ "Info" "0" "" "Project  = UART_Nios" {  } {  } 0 0 "Project  = UART_Nios" 0 0 "Fitter" 0 0 1599486155193 ""}
{ "Info" "0" "" "Revision = UART_Nios" {  } {  } 0 0 "Revision = UART_Nios" 0 0 "Fitter" 0 0 1599486155193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1599486155344 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_Nios EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"UART_Nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599486155410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599486155459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599486155459 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 5786 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1599486155520 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -72 -2000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -72 degrees (-2000 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 5787 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1599486155520 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 5786 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599486155520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599486155907 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599486156225 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599486156225 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 15810 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599486156242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 15812 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599486156242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 15814 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599486156242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 15816 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599486156242 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 15818 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599486156242 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599486156242 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599486156246 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599486157115 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1599486159467 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1599486159467 ""}
{ "Info" "ISTA_SDC_FOUND" "uart_kernel/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart_kernel/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599486159536 ""}
{ "Info" "ISTA_SDC_FOUND" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc " "Reading SDC File: 'uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599486159550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_kernel_nios2_cpu.sdc 65 *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at uart_kernel_nios2_cpu.sdc(65): *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599486159605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_kernel_nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at uart_kernel_nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\]" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159606 ""}  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599486159606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_kernel_nios2_cpu.sdc 66 *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at uart_kernel_nios2_cpu.sdc(66): *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599486159609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_kernel_nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at uart_kernel_nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\]" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159609 ""}  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599486159609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_kernel_nios2_cpu.sdc 70 *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at uart_kernel_nios2_cpu.sdc(70): *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599486159623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_kernel_nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at uart_kernel_nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\]" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159624 ""}  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599486159624 ""}
{ "Info" "ISTA_SDC_FOUND" "UART_Nios.SDC " "Reading SDC File: 'UART_Nios.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599486159624 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159632 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -72.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -72.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159632 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1599486159632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1599486159632 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1599486159749 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599486159751 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1599486159753 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599486159753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599486160296 ""}  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 15799 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599486160296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 5786 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599486160297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 5786 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599486160297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } { { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 15298 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599486160297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_kernel:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node uart_kernel:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node uart_kernel:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 8640 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 3263 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 601 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599486160297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 7794 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|active_cs_n~1 " "Destination node uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|active_cs_n~1" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 7808 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 1234 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 1232 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 1233 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_kernel:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node uart_kernel:u0\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 11463 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 389 -1 0 } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 3268 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599486160297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_kernel:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node uart_kernel:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599486160297 ""}  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 11463 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599486160297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599486161553 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599486161563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599486161564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599486161575 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599486161614 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1599486161619 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1599486161619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599486161620 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599486161643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599486163038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1599486163050 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1599486163050 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1599486163050 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1599486163050 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1599486163050 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1599486163050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599486163050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599486164018 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1599486164034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599486167217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599486168701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599486168791 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599486178572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599486178573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599486180032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X34_Y37 X45_Y48 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48" {  } { { "loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48"} { { 12 { 0 ""} 34 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1599486187079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599486187079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599486191559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1599486191563 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1599486191563 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599486191563 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.14 " "Total time spent on timing analysis during the Fitter is 6.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599486191761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599486191872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599486192537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599486192596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599486193219 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599486194630 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599486195847 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "37 Cyclone IV E " "37 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 470 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 485 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 486 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 487 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 488 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 489 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 491 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 492 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 493 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 494 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 496 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 497 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 498 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599486195891 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1599486195891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.fit.smsg " "Generated suppressed messages file D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599486196399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5930 " "Peak virtual memory: 5930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599486197932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 21:43:17 2020 " "Processing ended: Mon Sep 07 21:43:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599486197932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599486197932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599486197932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599486197932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599486200152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599486200158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 21:43:20 2020 " "Processing started: Mon Sep 07 21:43:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599486200158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599486200158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_Nios -c UART_Nios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_Nios -c UART_Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599486200158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1599486203333 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599486203443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599486205059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 21:43:25 2020 " "Processing ended: Mon Sep 07 21:43:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599486205059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599486205059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599486205059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599486205059 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599486205707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599486207450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599486207456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 21:43:27 2020 " "Processing started: Mon Sep 07 21:43:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599486207456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599486207456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_Nios -c UART_Nios " "Command: quartus_sta UART_Nios -c UART_Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599486207457 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1599486207548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1599486207829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599486207878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599486207878 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1599486208513 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1599486208513 ""}
{ "Info" "ISTA_SDC_FOUND" "uart_kernel/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart_kernel/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1599486208571 ""}
{ "Info" "ISTA_SDC_FOUND" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc " "Reading SDC File: 'uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1599486208590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_kernel_nios2_cpu.sdc 65 *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at uart_kernel_nios2_cpu.sdc(65): *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1599486208629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_kernel_nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at uart_kernel_nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\]" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208630 ""}  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1599486208630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_kernel_nios2_cpu.sdc 66 *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at uart_kernel_nios2_cpu.sdc(66): *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1599486208633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_kernel_nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at uart_kernel_nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\]" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208633 ""}  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1599486208633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_kernel_nios2_cpu.sdc 70 *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at uart_kernel_nios2_cpu.sdc(70): *uart_kernel_nios2_cpu:*\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1599486208644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_kernel_nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at uart_kernel_nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_kernel_nios2_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$uart_kernel_nios2_cpu_jtag_sr*\]" {  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208644 ""}  } { { "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1599486208644 ""}
{ "Info" "ISTA_SDC_FOUND" "UART_Nios.SDC " "Reading SDC File: 'UART_Nios.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1599486208650 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208653 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -72.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -72.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208653 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1599486208653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599486208991 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1599486208993 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1599486209038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.294 " "Worst-case setup slack is 1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.294               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.047               0.000 CLOCK_50  " "   16.047               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.839               0.000 altera_reserved_tck  " "   46.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486209233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.294               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 CLOCK_50  " "    0.408               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486209267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.203 " "Worst-case recovery slack is 5.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.203               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.203               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.027               0.000 altera_reserved_tck  " "   48.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486209283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.025 " "Worst-case removal slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 altera_reserved_tck  " "    1.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.450               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.450               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486209299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.619 " "Worst-case minimum pulse width slack is 4.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.619               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.619               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.682               0.000 CLOCK_50  " "    9.682               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486209310 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.420 ns " "Worst Case Available Settling Time: 17.420 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486209699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1599486209710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1599486209744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1599486210655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599486210951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.986 " "Worst-case setup slack is 1.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.986               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.986               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.434               0.000 CLOCK_50  " "   16.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.106               0.000 altera_reserved_tck  " "   47.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486211054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.309               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 CLOCK_50  " "    0.365               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486211094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.636 " "Worst-case recovery slack is 5.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.636               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.636               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.326               0.000 altera_reserved_tck  " "   48.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486211110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 altera_reserved_tck  " "    0.927               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.179               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.179               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486211127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.650 " "Worst-case minimum pulse width slack is 4.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.691               0.000 CLOCK_50  " "    9.691               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475               0.000 altera_reserved_tck  " "   49.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486211140 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.666 ns " "Worst Case Available Settling Time: 17.666 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211597 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1599486211612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.545 " "Worst-case setup slack is 5.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.545               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.545               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.014               0.000 CLOCK_50  " "   18.014               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.739               0.000 altera_reserved_tck  " "   48.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486211991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486211991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.115               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLOCK_50  " "    0.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486212048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.449 " "Worst-case recovery slack is 7.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.449               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.449               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.344               0.000 altera_reserved_tck  " "   49.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486212076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.502 " "Worst-case removal slack is 0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 altera_reserved_tck  " "    0.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.326               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.326               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486212100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.751 " "Worst-case minimum pulse width slack is 4.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.751               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 CLOCK_50  " "    9.265               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.299               0.000 altera_reserved_tck  " "   49.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599486212116 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.769 ns " "Worst Case Available Settling Time: 18.769 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1599486212642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599486213061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599486213062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5035 " "Peak virtual memory: 5035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599486213425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 21:43:33 2020 " "Processing ended: Mon Sep 07 21:43:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599486213425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599486213425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599486213425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599486213425 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599486214225 ""}
