# pipelined-datapath
Verilog 4-stage, 32 bit pipelined datapath
