mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592595.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3027.590 CPU sec, 60.789 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3679.353 CPU sec, 59.167 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3805.349 CPU sec, 60.648 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1551.504 CPU sec, 24.617 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 236.576 sec; CPU: 12103.817 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592595.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.902 CPU sec, 22.771 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.555 CPU sec, 22.647 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.507 CPU sec, 22.661 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.282 CPU sec, 22.601 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.517 CPU sec, 22.955 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.250 CPU sec, 22.954 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.286 CPU sec, 23.184 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.815 CPU sec, 22.389 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.292 CPU sec, 22.565 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.255 CPU sec, 22.461 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.247 CPU sec, 22.796 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.926 CPU sec, 22.781 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 188.710 CPU sec, 23.350 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.871 CPU sec, 22.294 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.790 CPU sec, 22.349 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.295 CPU sec, 22.371 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.927 CPU sec, 22.371 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.649 CPU sec, 22.534 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.996 CPU sec, 22.631 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.408 CPU sec, 23.001 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.820 CPU sec, 22.483 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.327 CPU sec, 22.237 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.687 CPU sec, 22.479 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.237 CPU sec, 22.724 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.826 CPU sec, 22.887 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.380 CPU sec, 22.705 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.523 CPU sec, 22.914 real sec
[M::mem_process_seqs] Processed 148902 reads in 38.176 CPU sec, 4.584 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 621.620 sec; CPU: 4997.380 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,890,110,914 cache-misses                                                  (21.37%)
S0       16  3,264,924,668,278 cycles                    #    0.000 GHz                      (22.14%)
S0       16  2,885,783,589,635 instructions              #   14.04  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.79%)
S0       16          2,059,712 cs                                                            (100.00%)
S0       16              2,545 migrations                                                    (100.00%)
S0       16            119,227 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,455,471,403,275 idle-cycles-frontend      #  1681.73% frontend cycles idle     (17.52%)
S0       16  2,019,156,263,660 idle-cycles-backend       #  982.69% backend  cycles idle     (16.65%)
S0       16    949,515,752,246 L1-dcache-loads                                               (22.33%)
S0       16     12,675,463,936 L1-dcache-load-misses     #   20.92% of all L1-dcache hits    (27.69%)
S0       16     13,293,826,223 L1-dcache-stores                                              (27.68%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.58%)
S0       16      2,865,551,442 L1-icache-load-misses                                         (27.36%)
S0       16     16,584,818,071 LLC-loads                                                     (10.86%)
S0       16      9,044,299,505 LLC-stores                                                    (11.43%)
S0       16    <not supported> LLC-prefetches          
S0       16    926,468,952,773 dTLB-loads                                                    (17.16%)
S0       16        885,394,627 dTLB-load-misses          #    1.45% of all dTLB cache hits   (17.07%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    646,210,000,938 iTLB-loads                                                    (16.78%)
S0       16          8,800,216 iTLB-load-misses          #    0.02% of all iTLB cache hits   (11.24%)
S0       16    251,752,618,991 branch-loads                                                  (16.68%)
S0       16     16,541,984,601 branch-load-misses                                            (22.03%)
S1       16      2,743,820,079 cache-misses                                                  (21.63%)
S1       16  3,389,080,859,745 cycles                    #    0.000 GHz                      (22.27%)
S1       16  2,985,593,180,023 instructions              #    0.00  insns per cycle          (27.72%)
S1       16          1,711,480 cs                                                            (100.00%)
S1       16              1,047 migrations                                                    (100.00%)
S1       16            124,866 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,632,919,262,207 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.13%)
S1       16  2,023,669,532,525 idle-cycles-backend       #    0.00% backend  cycles idle     (16.44%)
S1       16    936,930,038,806 L1-dcache-loads                                               (22.16%)
S1       16     12,243,614,225 L1-dcache-load-misses                                         (27.71%)
S1       16     12,607,451,009 L1-dcache-stores                                              (27.87%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.11%)
S1       16      2,596,343,082 L1-icache-load-misses                                         (28.33%)
S1       16     15,757,356,464 LLC-loads                                                     (11.02%)
S1       16      9,001,214,234 LLC-stores                                                    (11.00%)
S1       16    <not supported> LLC-prefetches          
S1       16    964,784,723,103 dTLB-loads                                                    (16.52%)
S1       16        923,626,421 dTLB-load-misses                                              (16.68%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    686,276,693,721 iTLB-loads                                                    (16.45%)
S1       16          8,821,120 iTLB-load-misses                                              (10.93%)
S1       16    257,996,768,759 branch-loads                                                  (16.46%)
S1       16     17,423,574,320 branch-load-misses                                            (21.88%)
S2       16      2,567,096,612 cache-misses                                                  (22.42%)
S2       16  3,175,904,790,900 cycles                    #    0.000 GHz                      (19.71%)
S2       16  2,879,100,994,025 instructions              #    0.00  insns per cycle          (27.50%)
S2       16          1,632,200 cs                                                            (100.00%)
S2       16              1,573 migrations                                                    (100.00%)
S2       16            103,646 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,784,623,488,784 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.77%)
S2       16  1,896,992,838,648 idle-cycles-backend       #    0.00% backend  cycles idle     (17.49%)
S2       16    928,607,370,002 L1-dcache-loads                                               (23.12%)
S2       16     12,434,286,795 L1-dcache-load-misses                                         (25.18%)
S2       16     12,292,422,956 L1-dcache-stores                                              (27.71%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.95%)
S2       16      2,521,900,958 L1-icache-load-misses                                         (23.49%)
S2       16     15,169,942,062 LLC-loads                                                     (14.79%)
S2       16      9,318,660,332 LLC-stores                                                    (11.53%)
S2       16    <not supported> LLC-prefetches          
S2       16    976,086,679,220 dTLB-loads                                                    (18.38%)
S2       16        934,004,036 dTLB-load-misses                                              (17.85%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    651,310,721,562 iTLB-loads                                                    (16.31%)
S2       16          8,487,805 iTLB-load-misses                                              (11.33%)
S2       16    236,558,391,628 branch-loads                                                  (16.96%)
S2       16     16,079,030,235 branch-load-misses                                            (22.78%)
S3       16      2,673,726,564 cache-misses                                                  (22.06%)
S3       16  3,320,255,486,960 cycles                    #    0.000 GHz                      (21.83%)
S3       16  3,336,142,507,681 instructions              #    0.00  insns per cycle          (27.38%)
S3       16          1,903,385 cs                                                            (100.00%)
S3       16              1,781 migrations                                                    (100.00%)
S3       16            202,109 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,445,492,185,968 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.59%)
S3       16  1,876,144,426,078 idle-cycles-backend       #    0.00% backend  cycles idle     (16.34%)
S3       16  1,062,571,524,814 L1-dcache-loads                                               (21.90%)
S3       16     13,632,804,177 L1-dcache-load-misses                                         (27.58%)
S3       16     14,341,336,151 L1-dcache-stores                                              (27.61%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.60%)
S3       16      2,662,301,513 L1-icache-load-misses                                         (26.61%)
S3       16     17,453,142,141 LLC-loads                                                     (11.04%)
S3       16     10,194,250,610 LLC-stores                                                    (11.31%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,039,263,613,123 dTLB-loads                                                    (17.02%)
S3       16        992,342,919 dTLB-load-misses                                              (17.15%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    727,342,815,576 iTLB-loads                                                    (17.11%)
S3       16         10,009,243 iTLB-load-misses                                              (11.37%)
S3       16    269,197,324,371 branch-loads                                                  (16.78%)
S3       16     18,342,455,901 branch-load-misses                                            (22.29%)

     621.627172268 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592595.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.955 CPU sec, 24.389 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.669 CPU sec, 23.605 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.109 CPU sec, 24.117 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.711 CPU sec, 23.916 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.252 CPU sec, 23.693 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.256 CPU sec, 23.863 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.868 CPU sec, 24.026 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.334 CPU sec, 23.438 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.712 CPU sec, 23.701 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.605 CPU sec, 23.934 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.147 CPU sec, 23.652 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.508 CPU sec, 23.842 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.049 CPU sec, 24.045 real sec
[M::mem_process_seqs] Processed 940982 reads in 234.924 CPU sec, 14.582 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 332.709 sec; CPU: 5251.975 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,463,774,958 cache-misses                                                  (21.69%)
S0       16  3,475,435,019,014 cycles                    #    0.000 GHz                      (21.86%)
S0       16  2,836,480,786,965 instructions              #   13.43  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.50%)
S0       16          1,943,628 cs                                                            (100.00%)
S0       16              1,086 migrations                                                    (100.00%)
S0       16             94,946 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,454,972,616,304 idle-cycles-frontend      #  1636.13% frontend cycles idle     (17.05%)
S0       16  2,171,078,995,543 idle-cycles-backend       #  1028.13% backend  cycles idle     (17.23%)
S0       16    888,361,016,676 L1-dcache-loads                                               (22.91%)
S0       16     11,490,248,849 L1-dcache-load-misses     #   19.45% of all L1-dcache hits    (28.50%)
S0       16     12,047,851,742 L1-dcache-stores                                              (28.44%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.46%)
S0       16      2,548,479,464 L1-icache-load-misses                                         (28.16%)
S0       16     15,224,631,099 LLC-loads                                                     (10.99%)
S0       16      8,845,554,042 LLC-stores                                                    (10.94%)
S0       16    <not supported> LLC-prefetches          
S0       16    951,095,985,094 dTLB-loads                                                    (16.44%)
S0       16      1,112,522,275 dTLB-load-misses          #    1.81% of all dTLB cache hits   (16.46%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    668,210,639,035 iTLB-loads                                                    (16.26%)
S0       16         25,048,552 iTLB-load-misses          #    0.06% of all iTLB cache hits   (10.91%)
S0       16    237,396,644,968 branch-loads                                                  (16.31%)
S0       16     16,395,924,850 branch-load-misses                                            (21.59%)
S1       16      3,083,554,247 cache-misses                                                  (21.33%)
S1       16  3,357,298,368,446 cycles                    #    0.000 GHz                      (21.62%)
S1       16  2,983,642,637,224 instructions              #    0.00  insns per cycle          (27.19%)
S1       16          2,026,483 cs                                                            (100.00%)
S1       16                928 migrations                                                    (100.00%)
S1       16            118,946 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,518,409,633,825 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.91%)
S1       16  1,950,104,550,136 idle-cycles-backend       #    0.00% backend  cycles idle     (17.11%)
S1       16    950,153,813,248 L1-dcache-loads                                               (22.83%)
S1       16     12,790,813,085 L1-dcache-load-misses                                         (28.58%)
S1       16     13,608,926,788 L1-dcache-stores                                              (28.47%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.22%)
S1       16      2,971,119,020 L1-icache-load-misses                                         (27.86%)
S1       16     17,095,318,309 LLC-loads                                                     (11.28%)
S1       16      9,866,443,546 LLC-stores                                                    (11.18%)
S1       16    <not supported> LLC-prefetches          
S1       16    988,084,978,879 dTLB-loads                                                    (16.65%)
S1       16      1,140,994,823 dTLB-load-misses                                              (16.68%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    693,857,270,964 iTLB-loads                                                    (16.82%)
S1       16         26,331,507 iTLB-load-misses                                              (11.00%)
S1       16    263,845,107,889 branch-loads                                                  (16.57%)
S1       16     17,258,342,431 branch-load-misses                                            (21.92%)
S2       16      2,734,902,203 cache-misses                                                  (21.42%)
S2       16  3,338,023,419,152 cycles                    #    0.000 GHz                      (20.86%)
S2       16  3,214,964,319,879 instructions              #    0.00  insns per cycle          (27.66%)
S2       16          2,017,871 cs                                                            (100.00%)
S2       16              2,830 migrations                                                    (100.00%)
S2       16            249,979 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,542,784,841,213 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.37%)
S2       16  1,997,868,534,236 idle-cycles-backend       #    0.00% backend  cycles idle     (16.88%)
S2       16  1,043,068,266,145 L1-dcache-loads                                               (22.82%)
S2       16     13,705,145,628 L1-dcache-load-misses                                         (27.17%)
S2       16     14,351,487,850 L1-dcache-stores                                              (27.39%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.49%)
S2       16      2,866,589,920 L1-icache-load-misses                                         (25.81%)
S2       16     17,197,095,608 LLC-loads                                                     (12.95%)
S2       16     10,321,483,258 LLC-stores                                                    (13.65%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,060,715,713,601 dTLB-loads                                                    (18.66%)
S2       16      1,239,395,738 dTLB-load-misses                                              (16.58%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    725,827,707,272 iTLB-loads                                                    (16.46%)
S2       16         25,174,453 iTLB-load-misses                                              (11.53%)
S2       16    270,382,888,780 branch-loads                                                  (16.64%)
S2       16     18,251,008,696 branch-load-misses                                            (22.25%)
S3       16      2,641,248,465 cache-misses                                                  (20.95%)
S3       16  3,343,922,833,889 cycles                    #    0.000 GHz                      (21.14%)
S3       16  2,829,555,601,137 instructions              #    0.00  insns per cycle          (26.86%)
S3       16          2,053,993 cs                                                            (100.00%)
S3       16              1,459 migrations                                                    (100.00%)
S3       16            240,343 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,706,619,951,752 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.90%)
S3       16  2,084,637,560,345 idle-cycles-backend       #    0.00% backend  cycles idle     (17.02%)
S3       16    899,087,069,670 L1-dcache-loads                                               (21.43%)
S3       16     12,068,202,668 L1-dcache-load-misses                                         (27.33%)
S3       16     12,544,158,010 L1-dcache-stores                                              (27.81%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.31%)
S3       16      2,547,527,821 L1-icache-load-misses                                         (26.65%)
S3       16     15,157,258,469 LLC-loads                                                     (11.18%)
S3       16      8,742,562,407 LLC-stores                                                    (11.14%)
S3       16    <not supported> LLC-prefetches          
S3       16    929,953,429,282 dTLB-loads                                                    (16.48%)
S3       16      1,097,709,992 dTLB-load-misses                                              (16.32%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    659,106,829,898 iTLB-loads                                                    (15.89%)
S3       16         27,334,392 iTLB-load-misses                                              (10.87%)
S3       16    245,570,343,826 branch-loads                                                  (16.29%)
S3       16     16,380,864,392 branch-load-misses                                            (21.90%)

     332.812194777 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592595.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1023.237 CPU sec, 32.450 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1061.705 CPU sec, 32.979 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1045.411 CPU sec, 32.496 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1036.868 CPU sec, 32.270 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1047.152 CPU sec, 32.603 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1041.727 CPU sec, 32.404 real sec
[M::mem_process_seqs] Processed 2525154 reads in 845.207 CPU sec, 26.405 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 234.570 sec; CPU: 7114.229 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,087,652,436 cache-misses                                                  (21.08%)
S0       16  4,596,594,888,802 cycles                    #    0.000 GHz                      (22.41%)
S0       16  2,701,641,386,966 instructions              #    9.37  insns per cycle        
                                             #    0.11  stalled cycles per insn  (28.35%)
S0       16          2,405,804 cs                                                            (100.00%)
S0       16              2,061 migrations                                                    (100.00%)
S0       16            139,096 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,577,555,338,367 idle-cycles-frontend      #  1586.98% frontend cycles idle     (19.12%)
S0       16  3,058,775,616,179 idle-cycles-backend       #  1060.44% backend  cycles idle     (17.81%)
S0       16    839,666,685,040 L1-dcache-loads                                               (23.56%)
S0       16     11,621,692,577 L1-dcache-load-misses     #   20.11% of all L1-dcache hits    (29.36%)
S0       16     12,433,268,694 L1-dcache-stores                                              (28.93%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.27%)
S0       16      3,067,383,319 L1-icache-load-misses                                         (28.03%)
S0       16     16,644,509,562 LLC-loads                                                     (10.79%)
S0       16      9,244,201,289 LLC-stores                                                    (10.63%)
S0       16    <not supported> LLC-prefetches          
S0       16    937,500,511,144 dTLB-loads                                                    (15.96%)
S0       16      1,520,950,458 dTLB-load-misses          #    2.44% of all dTLB cache hits   (15.77%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    667,807,632,486 iTLB-loads                                                    (15.39%)
S0       16         78,172,794 iTLB-load-misses          #    0.18% of all iTLB cache hits   (10.73%)
S0       16    244,788,446,530 branch-loads                                                  (16.22%)
S0       16     15,841,658,649 branch-load-misses                                            (21.87%)
S1       16      2,916,287,856 cache-misses                                                  (22.03%)
S1       16  4,546,313,242,841 cycles                    #    0.000 GHz                      (22.44%)
S1       16  3,160,894,820,271 instructions              #    0.00  insns per cycle          (28.01%)
S1       16          2,036,313 cs                                                            (100.00%)
S1       16                491 migrations                                                    (100.00%)
S1       16            165,325 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,624,860,174,636 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.22%)
S1       16  2,982,732,686,237 idle-cycles-backend       #    0.00% backend  cycles idle     (17.15%)
S1       16    982,517,324,229 L1-dcache-loads                                               (22.98%)
S1       16     12,798,628,766 L1-dcache-load-misses                                         (28.64%)
S1       16     13,303,599,007 L1-dcache-stores                                              (28.70%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.38%)
S1       16      2,908,422,918 L1-icache-load-misses                                         (28.19%)
S1       16     16,904,698,769 LLC-loads                                                     (11.00%)
S1       16      9,746,519,856 LLC-stores                                                    (10.84%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,043,790,297,501 dTLB-loads                                                    (16.10%)
S1       16      1,602,762,722 dTLB-load-misses                                              (16.05%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    739,114,125,656 iTLB-loads                                                    (15.93%)
S1       16         79,438,216 iTLB-load-misses                                              (10.77%)
S1       16    272,213,747,687 branch-loads                                                  (16.21%)
S1       16     18,819,398,977 branch-load-misses                                            (21.63%)
S2       16      2,927,031,103 cache-misses                                                  (20.64%)
S2       16  4,561,948,682,441 cycles                    #    0.000 GHz                      (21.04%)
S2       16  3,271,598,884,826 instructions              #    0.00  insns per cycle          (27.04%)
S2       16          2,194,387 cs                                                            (100.00%)
S2       16              2,207 migrations                                                    (100.00%)
S2       16            187,989 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,679,770,309,582 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.83%)
S2       16  2,930,641,766,709 idle-cycles-backend       #    0.00% backend  cycles idle     (17.79%)
S2       16  1,016,134,952,094 L1-dcache-loads                                               (22.69%)
S2       16     13,261,817,080 L1-dcache-load-misses                                         (27.98%)
S2       16     13,894,584,090 L1-dcache-stores                                              (29.08%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.34%)
S2       16      2,966,630,679 L1-icache-load-misses                                         (27.32%)
S2       16     17,837,675,287 LLC-loads                                                     (11.51%)
S2       16     10,489,144,681 LLC-stores                                                    (11.55%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,090,032,150,460 dTLB-loads                                                    (17.08%)
S2       16      1,660,509,909 dTLB-load-misses                                              (16.48%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    754,865,947,100 iTLB-loads                                                    (16.28%)
S2       16         83,858,836 iTLB-load-misses                                              (10.92%)
S2       16    269,681,457,965 branch-loads                                                  (16.41%)
S2       16     18,537,932,162 branch-load-misses                                            (22.06%)
S3       16      3,247,709,394 cache-misses                                                  (21.62%)
S3       16  4,755,600,716,770 cycles                    #    0.000 GHz                      (22.17%)
S3       16  2,807,774,751,438 instructions              #    0.00  insns per cycle          (28.07%)
S3       16          2,644,456 cs                                                            (100.00%)
S3       16              2,140 migrations                                                    (100.00%)
S3       16            653,882 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,301,925,875,228 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.93%)
S3       16  3,049,305,280,414 idle-cycles-backend       #    0.00% backend  cycles idle     (17.75%)
S3       16    859,742,756,209 L1-dcache-loads                                               (23.40%)
S3       16     11,874,656,020 L1-dcache-load-misses                                         (28.92%)
S3       16     12,677,535,121 L1-dcache-stores                                              (28.58%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.66%)
S3       16      3,147,973,035 L1-icache-load-misses                                         (27.04%)
S3       16     16,727,653,691 LLC-loads                                                     (10.66%)
S3       16      9,111,553,381 LLC-stores                                                    (10.87%)
S3       16    <not supported> LLC-prefetches          
S3       16    926,231,334,696 dTLB-loads                                                    (16.17%)
S3       16      1,480,113,802 dTLB-load-misses                                              (16.57%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    640,276,619,902 iTLB-loads                                                    (16.73%)
S3       16         88,055,346 iTLB-load-misses                                              (11.00%)
S3       16    245,598,189,414 branch-loads                                                  (16.52%)
S3       16     16,323,290,638 branch-load-misses                                            (21.93%)

     234.758915575 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592595.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2197.402 CPU sec, 49.084 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2290.995 CPU sec, 47.964 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2308.367 CPU sec, 47.699 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2348.201 CPU sec, 48.800 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1273.694 CPU sec, 26.327 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 235.633 sec; CPU: 10435.502 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,815,521,455 cache-misses                                                  (22.64%)
S0       16  6,676,982,886,581 cycles                    #    0.000 GHz                      (22.29%)
S0       16  3,509,618,395,098 instructions              #    8.23  insns per cycle        
                                             #    0.05  stalled cycles per insn  (28.14%)
S0       16          3,291,499 cs                                                            (100.00%)
S0       16              3,685 migrations                                                    (100.00%)
S0       16            863,856 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,750,714,521,518 idle-cycles-frontend      #  645.30% frontend cycles idle     (19.04%)
S0       16  2,786,974,626,898 idle-cycles-backend       #  653.81% backend  cycles idle     (17.31%)
S0       16  1,094,540,032,348 L1-dcache-loads                                               (22.97%)
S0       16     15,140,489,284 L1-dcache-load-misses     #   26.07% of all L1-dcache hits    (28.78%)
S0       16     16,495,201,065 L1-dcache-stores                                              (28.53%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.83%)
S0       16      3,707,542,682 L1-icache-load-misses                                         (25.90%)
S0       16     20,767,193,647 LLC-loads                                                     (11.10%)
S0       16     11,748,158,469 LLC-stores                                                    (11.11%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,149,863,702,185 dTLB-loads                                                    (16.42%)
S0       16      2,658,246,213 dTLB-load-misses          #    4.27% of all dTLB cache hits   (16.31%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    833,157,803,612 iTLB-loads                                                    (15.90%)
S0       16        178,604,958 iTLB-load-misses          #    0.40% of all iTLB cache hits   (10.58%)
S0       16    318,694,588,094 branch-loads                                                  (15.92%)
S0       16     20,954,028,092 branch-load-misses                                            (21.48%)
S1       16      3,146,261,040 cache-misses                                                  (22.14%)
S1       16  6,790,081,858,765 cycles                    #    0.000 GHz                      (22.19%)
S1       16  2,901,571,458,306 instructions              #    0.00  insns per cycle          (28.31%)
S1       16          2,507,074 cs                                                            (100.00%)
S1       16              1,980 migrations                                                    (100.00%)
S1       16            281,582 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,388,725,961,744 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.45%)
S1       16  2,916,361,044,008 idle-cycles-backend       #    0.00% backend  cycles idle     (17.50%)
S1       16    899,589,508,793 L1-dcache-loads                                               (23.34%)
S1       16     12,269,327,224 L1-dcache-load-misses                                         (29.10%)
S1       16     13,053,317,456 L1-dcache-stores                                              (28.61%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.31%)
S1       16      3,089,413,340 L1-icache-load-misses                                         (28.14%)
S1       16     16,947,256,660 LLC-loads                                                     (11.07%)
S1       16      9,576,495,761 LLC-stores                                                    (10.87%)
S1       16    <not supported> LLC-prefetches          
S1       16    984,926,074,718 dTLB-loads                                                    (16.09%)
S1       16      2,442,722,461 dTLB-load-misses                                              (15.84%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    702,463,659,946 iTLB-loads                                                    (15.74%)
S1       16        165,285,275 iTLB-load-misses                                              (10.74%)
S1       16    256,039,852,949 branch-loads                                                  (16.16%)
S1       16     17,751,962,167 branch-load-misses                                            (21.70%)
S2       16      3,070,537,304 cache-misses                                                  (21.45%)
S2       16  6,958,137,552,884 cycles                    #    0.000 GHz                      (21.32%)
S2       16  2,681,507,381,910 instructions              #    0.00  insns per cycle          (26.95%)
S2       16          2,586,366 cs                                                            (100.00%)
S2       16              3,519 migrations                                                    (100.00%)
S2       16            264,921 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,543,080,463,666 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.07%)
S2       16  3,060,307,897,019 idle-cycles-backend       #    0.00% backend  cycles idle     (17.09%)
S2       16    801,657,196,206 L1-dcache-loads                                               (23.60%)
S2       16     10,855,643,529 L1-dcache-load-misses                                         (28.25%)
S2       16     11,226,737,261 L1-dcache-stores                                              (29.18%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.98%)
S2       16      2,884,768,724 L1-icache-load-misses                                         (28.60%)
S2       16     15,036,790,456 LLC-loads                                                     (12.03%)
S2       16      8,322,176,003 LLC-stores                                                    (10.86%)
S2       16    <not supported> LLC-prefetches          
S2       16    863,345,907,822 dTLB-loads                                                    (16.66%)
S2       16      2,165,804,532 dTLB-load-misses                                              (16.37%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    614,416,346,479 iTLB-loads                                                    (16.12%)
S2       16        160,285,225 iTLB-load-misses                                              (10.76%)
S2       16    228,193,532,411 branch-loads                                                  (16.04%)
S2       16     15,978,584,251 branch-load-misses                                            (21.61%)
S3       16      3,072,327,135 cache-misses                                                  (21.01%)
S3       16  6,856,041,994,447 cycles                    #    0.000 GHz                      (20.96%)
S3       16  2,947,099,939,797 instructions              #    0.00  insns per cycle          (27.80%)
S3       16          2,697,985 cs                                                            (100.00%)
S3       16              1,946 migrations                                                    (100.00%)
S3       16            321,078 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,439,108,612,718 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.51%)
S3       16  3,046,156,380,350 idle-cycles-backend       #    0.00% backend  cycles idle     (16.24%)
S3       16    920,423,082,512 L1-dcache-loads                                               (23.86%)
S3       16     12,344,975,544 L1-dcache-load-misses                                         (28.59%)
S3       16     12,999,369,140 L1-dcache-stores                                              (27.73%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.11%)
S3       16      2,940,538,704 L1-icache-load-misses                                         (27.40%)
S3       16     16,363,493,032 LLC-loads                                                     (13.16%)
S3       16      9,538,575,843 LLC-stores                                                    (12.79%)
S3       16    <not supported> LLC-prefetches          
S3       16    984,472,935,458 dTLB-loads                                                    (18.32%)
S3       16      2,396,915,792 dTLB-load-misses                                              (17.38%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    696,202,491,932 iTLB-loads                                                    (15.64%)
S3       16        168,832,625 iTLB-load-misses                                              (10.79%)
S3       16    252,709,469,106 branch-loads                                                  (16.44%)
S3       16     17,711,466,161 branch-load-misses                                            (21.73%)

     235.893558331 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3191.972 CPU sec, 65.126 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3835.124 CPU sec, 61.095 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3746.179 CPU sec, 61.495 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1536.896 CPU sec, 24.346 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 249.564 sec; CPU: 12364.402 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,087,833,856 cache-misses                                                  (20.51%)
S0       16  7,991,689,245,110 cycles                    #    0.000 GHz                      (22.21%)
S0       16  2,742,191,895,191 instructions              #    5.43  insns per cycle        
                                             #    0.06  stalled cycles per insn  (28.11%)
S0       16          2,811,034 cs                                                            (100.00%)
S0       16             29,816 migrations                                                    (100.00%)
S0       16            526,261 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    948,845,029,175 idle-cycles-frontend      #  188.01% frontend cycles idle     (18.90%)
S0       16  2,817,821,145,050 idle-cycles-backend       #  558.35% backend  cycles idle     (17.43%)
S0       16    867,909,370,509 L1-dcache-loads                                               (22.99%)
S0       16     11,756,141,281 L1-dcache-load-misses     #   19.99% of all L1-dcache hits    (28.65%)
S0       16     12,464,418,697 L1-dcache-stores                                              (28.28%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.96%)
S0       16      3,069,453,056 L1-icache-load-misses                                         (27.81%)
S0       16     16,279,463,204 LLC-loads                                                     (10.90%)
S0       16      8,917,331,908 LLC-stores                                                    (10.77%)
S0       16    <not supported> LLC-prefetches          
S0       16    927,091,405,777 dTLB-loads                                                    (16.21%)
S0       16      2,433,831,204 dTLB-load-misses          #    3.93% of all dTLB cache hits   (16.27%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    641,708,538,085 iTLB-loads                                                    (16.42%)
S0       16        190,727,850 iTLB-load-misses          #    0.44% of all iTLB cache hits   (10.83%)
S0       16    236,238,173,965 branch-loads                                                  (16.26%)
S0       16     16,710,408,770 branch-load-misses                                            (21.73%)
S1       16      3,376,679,909 cache-misses                                                  (20.75%)
S1       16  8,409,513,200,393 cycles                    #    0.000 GHz                      (21.29%)
S1       16  2,581,094,261,657 instructions              #    0.00  insns per cycle          (27.09%)
S1       16          2,623,233 cs                                                            (100.00%)
S1       16             26,363 migrations                                                    (100.00%)
S1       16            634,434 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    883,139,702,951 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.28%)
S1       16  2,974,252,919,688 idle-cycles-backend       #    0.00% backend  cycles idle     (17.39%)
S1       16    779,723,585,361 L1-dcache-loads                                               (23.17%)
S1       16     10,911,838,772 L1-dcache-load-misses                                         (28.92%)
S1       16     11,561,372,872 L1-dcache-stores                                              (28.80%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.53%)
S1       16      3,091,487,709 L1-icache-load-misses                                         (28.55%)
S1       16     15,103,516,845 LLC-loads                                                     (11.32%)
S1       16      8,037,744,278 LLC-stores                                                    (11.12%)
S1       16    <not supported> LLC-prefetches          
S1       16    816,081,060,457 dTLB-loads                                                    (16.71%)
S1       16      2,230,804,722 dTLB-load-misses                                              (16.68%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    580,243,169,950 iTLB-loads                                                    (16.53%)
S1       16        192,443,808 iTLB-load-misses                                              (10.57%)
S1       16    223,858,601,733 branch-loads                                                  (15.80%)
S1       16     15,574,481,871 branch-load-misses                                            (21.00%)
S2       16      3,236,825,237 cache-misses                                                  (21.44%)
S2       16  8,058,772,034,616 cycles                    #    0.000 GHz                      (19.94%)
S2       16  2,834,553,970,932 instructions              #    0.00  insns per cycle          (27.70%)
S2       16          2,890,603 cs                                                            (100.00%)
S2       16             33,660 migrations                                                    (100.00%)
S2       16            517,837 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    993,889,769,457 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.35%)
S2       16  2,839,592,000,296 idle-cycles-backend       #    0.00% backend  cycles idle     (17.20%)
S2       16    878,855,500,198 L1-dcache-loads                                               (24.09%)
S2       16     12,001,251,123 L1-dcache-load-misses                                         (27.32%)
S2       16     12,596,484,362 L1-dcache-stores                                              (28.58%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.22%)
S2       16      3,152,049,312 L1-icache-load-misses                                         (25.39%)
S2       16     16,332,482,962 LLC-loads                                                     (14.23%)
S2       16      8,886,950,770 LLC-stores                                                    (11.73%)
S2       16    <not supported> LLC-prefetches          
S2       16    919,958,438,463 dTLB-loads                                                    (18.31%)
S2       16      2,451,828,087 dTLB-load-misses                                              (17.45%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    665,275,638,998 iTLB-loads                                                    (16.08%)
S2       16        196,058,027 iTLB-load-misses                                              (10.63%)
S2       16    241,695,171,908 branch-loads                                                  (16.17%)
S2       16     16,940,513,629 branch-load-misses                                            (21.69%)
S3       16      4,008,201,753 cache-misses                                                  (19.41%)
S3       16  7,838,830,036,793 cycles                    #    0.000 GHz                      (21.61%)
S3       16  3,885,857,736,404 instructions              #    0.00  insns per cycle          (28.13%)
S3       16          3,219,522 cs                                                            (100.00%)
S3       16             35,929 migrations                                                    (100.00%)
S3       16          1,567,439 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  1,217,790,472,207 idle-cycles-frontend      #    0.00% frontend cycles idle     (21.21%)
S3       16  2,432,482,689,151 idle-cycles-backend       #    0.00% backend  cycles idle     (17.14%)
S3       16  1,237,742,048,396 L1-dcache-loads                                               (22.72%)
S3       16     17,401,245,264 L1-dcache-load-misses                                         (26.74%)
S3       16     18,989,691,001 L1-dcache-stores                                              (27.99%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.73%)
S3       16      4,068,176,049 L1-icache-load-misses                                         (26.51%)
S3       16     23,590,346,248 LLC-loads                                                     (11.90%)
S3       16     13,245,517,864 LLC-stores                                                    (10.76%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,296,853,663,756 dTLB-loads                                                    (16.52%)
S3       16      3,163,094,453 dTLB-load-misses                                              (16.79%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    884,109,497,412 iTLB-loads                                                    (16.35%)
S3       16        216,381,213 iTLB-load-misses                                              (11.23%)
S3       16    333,994,754,828 branch-loads                                                  (16.83%)
S3       16     22,705,371,115 branch-load-misses                                            (22.17%)

     249.812042234 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
