`timescale 1ns / 1ps

module random_control_logic(
    input [129:0] pla,
    input RDY,
    input SV, 
    output RW,
    output [61:0]control_sigs
    );

    //assign control_sigs[0] = ; // DL/DB

endmodule
