

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 20:50:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       block_best_unroll_best (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  20|      -|      -|    -|
|Expression       |        -|   -|      0|    124|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    574|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    291|    -|
|Register         |        -|   -|    301|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  20|    301|    989|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  25|     ~0|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_8s_8_1_1_U1   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U2   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U3   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U4   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U5   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U6   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U7   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U8   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U9   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U10  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U11  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U12  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U13  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U14  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0| 574|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U15  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U16  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U17  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U18  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U19  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U20  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U21  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U22  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U23  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U24  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U25  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U26  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U27  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U28  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U29  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U30  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U31  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U32  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U33  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U34  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |acc_10_fu_485_p2       |         +|   0|  0|   8|           8|           8|
    |acc_11_fu_494_p2       |         +|   0|  0|   8|           8|           8|
    |acc_8_fu_459_p2        |         +|   0|  0|   8|           8|           8|
    |acc_9_fu_468_p2        |         +|   0|  0|   8|           8|           8|
    |add_ln31_10_fu_464_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln31_14_fu_433_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_18_fu_481_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln31_22_fu_473_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_26_fu_490_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln31_2_fu_455_p2   |         +|   0|  0|   8|           8|           8|
    |add_ln31_30_fu_477_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_6_fu_418_p2   |         +|   0|  0|  15|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 124|          96|          96|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |img_in_address0   |  48|          9|    4|         36|
    |img_in_address1   |  48|          9|    4|         36|
    |img_out_address0  |  14|          3|    2|          6|
    |img_out_address1  |  14|          3|    2|          6|
    |img_out_d0        |  14|          3|    8|         24|
    |img_out_d1        |  14|          3|    8|         24|
    |reg_350           |   9|          2|    8|         16|
    |reg_355           |   9|          2|    8|         16|
    |weights_address0  |  31|          6|    4|         24|
    |weights_address1  |  25|          5|    4|         20|
    +------------------+----+-----------+-----+-----------+
    |Total             | 291|         59|   53|        222|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |acc_10_reg_1003      |   8|   0|    8|          0|
    |acc_11_reg_1008      |   8|   0|    8|          0|
    |acc_8_reg_963        |   8|   0|    8|          0|
    |acc_9_reg_968        |   8|   0|    8|          0|
    |add_ln31_14_reg_923  |   8|   0|    8|          0|
    |add_ln31_16_reg_973  |   8|   0|    8|          0|
    |add_ln31_17_reg_978  |   8|   0|    8|          0|
    |add_ln31_19_reg_938  |   8|   0|    8|          0|
    |add_ln31_22_reg_983  |   8|   0|    8|          0|
    |add_ln31_24_reg_988  |   8|   0|    8|          0|
    |add_ln31_25_reg_993  |   8|   0|    8|          0|
    |add_ln31_27_reg_958  |   8|   0|    8|          0|
    |add_ln31_28_reg_898  |   8|   0|    8|          0|
    |add_ln31_30_reg_998  |   8|   0|    8|          0|
    |add_ln31_6_reg_908   |   8|   0|    8|          0|
    |add_ln31_reg_878     |   8|   0|    8|          0|
    |ap_CS_fsm            |  13|   0|   13|          0|
    |img_inT_14_reg_670   |   8|   0|    8|          0|
    |img_inT_1_reg_681    |   8|   0|    8|          0|
    |img_inT_4_reg_707    |   8|   0|    8|          0|
    |img_inT_5_reg_713    |   8|   0|    8|          0|
    |img_inT_6_reg_757    |   8|   0|    8|          0|
    |img_inT_7_reg_765    |   8|   0|    8|          0|
    |img_inT_8_reg_807    |   8|   0|    8|          0|
    |img_inT_9_reg_813    |   8|   0|    8|          0|
    |mul_ln31_24_reg_863  |   8|   0|    8|          0|
    |reg_342              |   8|   0|    8|          0|
    |reg_346              |   8|   0|    8|          0|
    |reg_350              |   8|   0|    8|          0|
    |reg_355              |   8|   0|    8|          0|
    |reg_360              |   8|   0|    8|          0|
    |reg_364              |   8|   0|    8|          0|
    |weightsT_1_reg_830   |   8|   0|    8|          0|
    |weightsT_3_reg_739   |   8|   0|    8|          0|
    |weightsT_5_reg_786   |   8|   0|    8|          0|
    |weightsT_6_reg_794   |   8|   0|    8|          0|
    |weightsT_reg_731     |   8|   0|    8|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 301|   0|  301|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|img_in_address0   |  out|    4|   ap_memory|        img_in|         array|
|img_in_ce0        |  out|    1|   ap_memory|        img_in|         array|
|img_in_q0         |   in|    8|   ap_memory|        img_in|         array|
|img_in_address1   |  out|    4|   ap_memory|        img_in|         array|
|img_in_ce1        |  out|    1|   ap_memory|        img_in|         array|
|img_in_q1         |   in|    8|   ap_memory|        img_in|         array|
|img_out_address0  |  out|    2|   ap_memory|       img_out|         array|
|img_out_ce0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_we0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_d0        |  out|    8|   ap_memory|       img_out|         array|
|img_out_address1  |  out|    2|   ap_memory|       img_out|         array|
|img_out_ce1       |  out|    1|   ap_memory|       img_out|         array|
|img_out_we1       |  out|    1|   ap_memory|       img_out|         array|
|img_out_d1        |  out|    8|   ap_memory|       img_out|         array|
|weights_address0  |  out|    4|   ap_memory|       weights|         array|
|weights_ce0       |  out|    1|   ap_memory|       weights|         array|
|weights_q0        |   in|    8|   ap_memory|       weights|         array|
|weights_address1  |  out|    4|   ap_memory|       weights|         array|
|weights_ce1       |  out|    1|   ap_memory|       weights|         array|
|weights_q1        |   in|    8|   ap_memory|       weights|         array|
+------------------+-----+-----+------------+--------------+--------------+

