#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 23 17:33:58 2022
# Process ID: 9704
# Current directory: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6556 C:\Users\husain\Documents\GitHub\CIFAR10_CNN\week_03\week_03.xpr
# Log file: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/vivado.log
# Journal file: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1174.367 ; gain = 499.293
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 23 17:37:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.531 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1660.270 ; gain = 457.512
file mkdir C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v w ]
add_files -fileset sim_1 C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 23 17:50:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 23 17:51:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2140.379 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2140.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2157.668 ; gain = 17.289
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xelab -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_behav xil_defaultlib.conv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_behav xil_defaultlib.conv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim/xsim.dir/conv_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim/xsim.dir/conv_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 23 18:00:12 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 23 18:00:12 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2164.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_behav -key {Behavioral:sim_1:Functional:conv} -tclbatch {conv.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source conv.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2180.383 ; gain = 0.277
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.383 ; gain = 15.574
update_compile_order -fileset sim_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2182.176 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xelab -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_TB_behav xil_defaultlib.conv_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_TB_behav xil_defaultlib.conv_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'clk_in' [C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim/xsim.dir/conv_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim/xsim.dir/conv_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 23 18:01:55 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 92.312 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 23 18:01:55 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2182.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2182.176 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2182.176 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.176 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xelab -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_TB_behav xil_defaultlib.conv_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_TB_behav xil_defaultlib.conv_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'clk_in' [C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2182.176 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2182.176 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2182.754 ; gain = 0.055
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.sim/sim_1/behav/xsim'
"xelab -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_TB_behav xil_defaultlib.conv_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_TB_behav xil_defaultlib.conv_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.754 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2183.062 ; gain = 0.363
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 23 18:05:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.406 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 23 19:20:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.648 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2300.648 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.648 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 20:15:47 2022...
