

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

====================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                             Drive Element Type     Fanout     Sample Instance                       Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       inst_lcd_sender.lcd_rs_0_sqmuxa             ORCALUT4               1          inst_lcd_sender.busy.res_lat          No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       inst_clk                                    OSCH                   15         count[2]                              Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       inst_lcd_sender.PS_vivaz_state_0[6]         FD1S3BX                1          inst_lcd_sender.busy.res_reg_0        No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       inst_lcd_sender.PS_vivaz_state_ret          FD1S3BX                1          inst_lcd_sender.lcd_write.res_reg     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       inst_lcd_sender.NS_vivaz_state_2_sqmuxa     ORCALUT4               1          inst_lcd_sender.lcd_write.res_lat     No clocks found on inputs                                                                                                     
====================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

