

================================================================
== Vivado HLS Report for 'first_counter'
================================================================
* Date:           Tue Jan 28 15:33:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CustomClocks2
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.797|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    3|    0|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                   |                         |  Latency  |  Interval | Pipeline|
        |              Instance             |          Module         | min | max | min | max |   Type  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_first_counter_increment_fu_50  |first_counter_increment  |    2|    2|    2|    2|   none  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       2|      21|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       8|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      10|      21|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------+---------+-------+---+----+
    |              Instance             |          Module         | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+-------------------------+---------+-------+---+----+
    |grp_first_counter_increment_fu_50  |first_counter_increment  |        0|      0|  2|  21|
    +-----------------------------------+-------------------------+---------+-------+---+----+
    |Total                              |                         |        0|      0|  2|  21|
    +-----------------------------------+-------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |first_counter_count_V  |  4|   0|    4|          0|
    |out_counter            |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------+-----+-----+------------+--------------------------------+--------------+
|clock        |  in |    1| ap_ctrl_hs | first_counter::first_counter.1 | return value |
|reset        |  in |    1| ap_ctrl_hs | first_counter::first_counter.1 | return value |
|enable       |  in |    1|   ap_none  |             enable             |    pointer   |
|out_counter  | out |    4|   ap_vld   |           out_counter          |    pointer   |
+-------------+-----+-----+------------+--------------------------------+--------------+

