m255
K3
13
cModel Technology
d/home/raxt/VHDL_Workspace/CLP_workspace/EJ03/Simulacion
Emux1b
Z0 w1742061323
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 d/home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Simulacion
Z4 8/home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b.vhd
Z5 F/home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b.vhd
l0
L6
VgKJ8;;SjTZfV1_3lf8gX20
Z6 OV;C;10.1d;51
32
Z7 !s108 1742062304.939710
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b.vhd|
Z9 !s107 /home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 6f2D7NiGComRcFeU^;JO:2
!i10b 1
Amux1b_arq
R1
R2
DEx4 work 5 mux1b 0 22 gKJ8;;SjTZfV1_3lf8gX20
l17
L15
VY3e_njYH[K1LGf;92AlhV1
!s100 [PgoH:<eBNUYb]e?[4H2L2
R6
32
R7
R8
R9
R10
R11
!i10b 1
Emux1b_tb
Z12 w1742062293
R1
R2
R3
Z13 8/home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b_tb.vhd
Z14 F/home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b_tb.vhd
l0
L6
VUKbL5U3ijNcC4RFgMie;O0
!s100 MjPazHNUj6mENS6Uj<];j0
R6
32
!i10b 1
Z15 !s108 1742062304.962648
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b_tb.vhd|
Z17 !s107 /home/raxt/VHDL_Workspace/CLP_workspace/Ej04/Fuente/mux1b_tb.vhd|
R10
R11
Amux1b_arq_tb
R1
R2
Z18 DEx4 work 8 mux1b_tb 0 22 UKbL5U3ijNcC4RFgMie;O0
l26
L10
VXOPNJPZM`z5SkJXB@=<Hl1
!s100 k5SD9]Q6zT1FV^1Y[T<TK0
R6
32
!i10b 1
R15
R16
R17
R10
R11
