<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="c" filename="input.vc" language="1800-2023"/>
    <file id="d" filename="t/t_xml_primary_io.v" language="1800-2023"/>
  </files>
  <module_files>
    <file id="d" filename="t/t_xml_primary_io.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="d,7,8,7,11" name="top" submodname="top" hier="top">
      <cell loc="d,15,11,15,19" name="and_cell" submodname="and2_x1" hier="top.and_cell"/>
    </cell>
  </cells>
  <netlist>
    <module loc="d,7,8,7,11" name="top" origName="top" topModule="1">
      <var loc="d,8,9,8,12" name="clk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clk" public="true"/>
      <var loc="d,9,9,9,11" name="a1" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="a1" public="true"/>
      <var loc="d,10,9,10,11" name="a2" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="a2" public="true"/>
      <var loc="d,11,10,11,15" name="ready" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="ready" public="true"/>
      <var loc="d,13,8,13,17" name="ready_reg" dtype_id="1" vartype="logic" origName="ready_reg"/>
      <instance loc="d,15,11,15,19" name="and_cell" defName="and2_x1" origName="and_cell">
        <port loc="d,16,6,16,8" name="a1" direction="in" portIndex="1">
          <varref loc="d,16,9,16,11" name="a1" dtype_id="1"/>
        </port>
        <port loc="d,17,6,17,8" name="a2" direction="in" portIndex="2">
          <varref loc="d,17,9,17,11" name="a2" dtype_id="1"/>
        </port>
        <port loc="d,18,6,18,8" name="zn" direction="out" portIndex="3">
          <varref loc="d,18,9,18,18" name="ready_reg" dtype_id="1"/>
        </port>
      </instance>
      <always loc="d,21,16,21,17">
        <contassign loc="d,21,16,21,17" dtype_id="1">
          <varref loc="d,13,8,13,17" name="ready_reg" dtype_id="1"/>
          <varref loc="d,21,16,21,17" name="ready" dtype_id="1"/>
        </contassign>
      </always>
    </module>
    <module loc="d,24,8,24,15" name="and2_x1" origName="and2_x1">
      <var loc="d,25,14,25,16" name="a1" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="a1"/>
      <var loc="d,26,14,26,16" name="a2" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="a2"/>
      <var loc="d,27,15,27,17" name="zn" dtype_id="1" dir="output" pinIndex="3" vartype="logic" origName="zn"/>
      <always loc="d,29,15,29,16">
        <contassign loc="d,29,15,29,16" dtype_id="1">
          <and loc="d,29,21,29,22" dtype_id="1">
            <varref loc="d,25,14,25,16" name="a1" dtype_id="1"/>
            <varref loc="d,26,14,26,16" name="a2" dtype_id="1"/>
          </and>
          <varref loc="d,29,15,29,16" name="zn" dtype_id="1"/>
        </contassign>
      </always>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,25,14,25,16" id="1" name="logic"/>
      <voiddtype loc="a,0,0,0,0" id="2"/>
    </typetable>
  </netlist>
</verilator_xml>
