xpm_cdc.sv,systemverilog,xpm,C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
axi_ro_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../../../../../ip_repo/ipshared/9f7c/hdl/axi_ro_v1_0_S00_AXI.v,
axi_ro_v1_0.v,verilog,xil_defaultlib,../../../../../../../ip_repo/ipshared/9f7c/hdl/axi_ro_v1_0.v,
ring_oscillators_axi_ro_control_0_0.v,verilog,xil_defaultlib,../../../../../../../ip_repo/src/ring_oscillators_axi_ro_control_0_0/sim/ring_oscillators_axi_ro_control_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
