/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 288 424)
	(text "ONE_WIRE_BLOCK_v3" (rect 5 0 125 12)(font "Arial" ))
	(text "inst" (rect 8 344 25 356)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "i_Clk" (rect 0 0 24 12)(font "Arial" ))
		(text "i_Clk" (rect 21 27 45 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "i_MHz" (rect 0 0 29 12)(font "Arial" ))
		(text "i_MHz" (rect 21 43 50 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "i_kHz" (rect 0 0 27 12)(font "Arial" ))
		(text "i_kHz" (rect 21 59 48 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "i_DataRD[63..0]" (rect 0 0 80 12)(font "Arial" ))
		(text "i_DataRD[63..0]" (rect 21 75 101 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 328)
		(input)
		(text "i_1WIRE" (rect 0 0 43 12)(font "Arial" ))
		(text "i_1WIRE" (rect 21 323 64 335)(font "Arial" ))
		(line (pt 0 328)(pt 16 328)(line_width 1))
	)
	(port
		(pt 224 32)
		(output)
		(text "o_AddrRD[3..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "o_AddrRD[3..0]" (rect 127 27 203 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "o_DataWR[31..0]" (rect 0 0 86 12)(font "Arial" ))
		(text "o_DataWR[31..0]" (rect 117 43 203 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 224 64)
		(output)
		(text "o_AddrWR[3..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "o_AddrWR[3..0]" (rect 124 59 203 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64)(line_width 3))
	)
	(port
		(pt 224 80)
		(output)
		(text "o_WR" (rect 0 0 30 12)(font "Arial" ))
		(text "o_WR" (rect 173 75 203 87)(font "Arial" ))
		(line (pt 224 80)(pt 208 80)(line_width 1))
	)
	(port
		(pt 224 96)
		(output)
		(text "o_Test[7..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "o_Test[7..0]" (rect 144 91 203 103)(font "Arial" ))
		(line (pt 224 96)(pt 208 96)(line_width 3))
	)
	(port
		(pt 224 328)
		(output)
		(text "o_1WIRE" (rect 0 0 47 12)(font "Arial" ))
		(text "o_1WIRE" (rect 156 323 203 335)(font "Arial" ))
		(line (pt 224 328)(pt 208 328)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 208 344)(line_width 1))
	)
)
