Analysis & Synthesis report for I2C_TOP
Tue Dec 04 19:23:19 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state
 10. State Machine - |I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state
 11. State Machine - |I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state
 12. State Machine - |I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for MASTER:U_MASTER|STM_MASTER:U_STM_MASTER
 19. Source assignments for SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE
 20. Source assignments for SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE
 21. Source assignments for SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE
 22. Parameter Settings for User Entity Instance: MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_A
 24. Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE
 25. Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_B
 26. Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE
 27. Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_C
 28. Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE
 29. Parameter Settings for Inferred Entity Instance: BCD7:U_BCD7|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: BCD7:U_BCD7|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: BCD7:U_BCD7|lpm_mult:Mult0
 32. altpll Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C"
 35. Port Connectivity Checks: "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C"
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 04 19:23:19 2018      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; I2C_TOP                                    ;
; Top-level Entity Name              ; I2C_TOP                                    ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 747                                        ;
;     Total combinational functions  ; 670                                        ;
;     Dedicated logic registers      ; 167                                        ;
; Total registers                    ; 167                                        ;
; Total pins                         ; 53                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; I2C_TOP            ; I2C_TOP            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; I2C_TOP.vhd                        ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd                                  ;         ;
; MASTER/MASTER.vhd                  ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd                            ;         ;
; MASTER/STM_MASTER/STM_MASTER.vhd   ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd             ;         ;
; MASTER/START_FRAME/START_FRAME.vhd ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd           ;         ;
; MASTER/P2S/P2S.vhd                 ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd                           ;         ;
; MASTER/STOP_FRAME/STOP_FRAME.vhd   ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MASTER/STOP_FRAME/STOP_FRAME.vhd             ;         ;
; MASTER/REG_EN/REG_EN.vhd           ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MASTER/REG_EN/REG_EN.vhd                     ;         ;
; MASTER/PLL_100K/altpll0.vhd        ; yes             ; User Wizard-Generated File   ; D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/altpll0.vhd                  ;         ;
; MASTER/PLL_100K/PLL_100K.vhd       ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/PLL_100K.vhd                 ;         ;
; SLAVE/SLAVE.vhd                    ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd                              ;         ;
; SLAVE/STM_SLAVE/STM_SLAVE.vhd      ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd                ;         ;
; SLAVE/S2P/S2P.vhd                  ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd                            ;         ;
; SLAVE/DET_FRAME/DET_FRAME.vhd      ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd                ;         ;
; SLAVE/DET_FRAME/DET_BORDA.vhd      ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd                ;         ;
; MUX_3x1_3SEL/MUX_3x1_3SEL.vhd      ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd                ;         ;
; BCD7/BCD7.vhd                      ; yes             ; User VHDL File               ; D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd                                ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal131.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll0_altpll.v                ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/altpll0_altpll.v                          ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_dgm.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/lpm_divide_dgm.tdf                        ;         ;
; db/sign_div_unsign_ekh.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/sign_div_unsign_ekh.tdf                   ;         ;
; db/alt_u_div_73f.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/alt_u_div_73f.tdf                         ;         ;
; db/add_sub_unc.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/add_sub_unc.tdf                           ;         ;
; db/add_sub_vnc.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/add_sub_vnc.tdf                           ;         ;
; db/lpm_divide_jvo.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/lpm_divide_jvo.tdf                        ;         ;
; db/abs_divider_nbg.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/abs_divider_nbg.tdf                       ;         ;
; db/alt_u_div_36f.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/alt_u_div_36f.tdf                         ;         ;
; db/lpm_abs_pt9.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/lpm_abs_pt9.tdf                           ;         ;
; db/lpm_abs_cv9.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/lpm_abs_cv9.tdf                           ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_bfh.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/VHDL/T8/IN WORKING/I2C/db/add_sub_bfh.tdf                           ;         ;
; altshift.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 747         ;
;                                             ;             ;
; Total combinational functions               ; 670         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 252         ;
;     -- 3 input functions                    ; 181         ;
;     -- <=2 input functions                  ; 237         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 471         ;
;     -- arithmetic mode                      ; 199         ;
;                                             ;             ;
; Total registers                             ; 167         ;
;     -- Dedicated logic registers            ; 167         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 53          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_RST~input ;
; Maximum fan-out                             ; 84          ;
; Total fan-out                               ; 2552        ;
; Average fan-out                             ; 2.70        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |I2C_TOP                                       ; 670 (0)           ; 167 (0)      ; 0           ; 0            ; 0       ; 0         ; 53   ; 0            ; |I2C_TOP                                                                                                             ; work         ;
;    |BCD7:U_BCD7|                               ; 389 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7                                                                                                 ; work         ;
;       |lpm_divide:Div0|                        ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_dgm:auto_generated|       ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div0|lpm_divide_dgm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ekh:divider|      ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider                       ; work         ;
;                |alt_u_div_73f:divider|         ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider ; work         ;
;       |lpm_divide:Div1|                        ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_jvo:auto_generated|       ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div1|lpm_divide_jvo:auto_generated                                                   ; work         ;
;             |abs_divider_nbg:divider|          ; 247 (31)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider                           ; work         ;
;                |alt_u_div_36f:divider|         ; 196 (196)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider     ; work         ;
;                |lpm_abs_cv9:my_abs_num|        ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_cv9:my_abs_num    ; work         ;
;       |lpm_mult:Mult0|                         ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_mult:Mult0                                                                                  ; work         ;
;          |multcore:mult_core|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|BCD7:U_BCD7|lpm_mult:Mult0|multcore:mult_core                                                               ; work         ;
;    |MASTER:U_MASTER|                           ; 138 (0)           ; 62 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER                                                                                             ; work         ;
;       |P2S:U_P2S|                              ; 89 (89)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|P2S:U_P2S                                                                                   ; work         ;
;       |PLL_100K:U_PLL_100K|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|PLL_100K:U_PLL_100K                                                                         ; work         ;
;          |altpll0:U_altpll0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0                                                       ; work         ;
;             |altpll:altpll_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component                               ; work         ;
;                |altpll0_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component|altpll0_altpll:auto_generated ; work         ;
;       |REG_EN:U_REG_SCL|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|REG_EN:U_REG_SCL                                                                            ; work         ;
;       |REG_EN:U_REG_SDA|                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|REG_EN:U_REG_SDA                                                                            ; work         ;
;       |START_FRAME:U_START_FRAME|              ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|START_FRAME:U_START_FRAME                                                                   ; work         ;
;       |STM_MASTER:U_STM_MASTER|                ; 38 (38)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER                                                                     ; work         ;
;       |STOP_FRAME:U_STOP_FRAME|                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME                                                                     ; work         ;
;    |MUX_3x1_3SEL:U_MUX_3x1_3SEL|               ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL                                                                                 ; work         ;
;    |SLAVE:U_SLAVE_A|                           ; 40 (0)            ; 46 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_A                                                                                             ; work         ;
;       |DET_FRAME:U_DET_FRAME|                  ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME                                                                       ; work         ;
;          |DET_BORDA:SCL_I2C|                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C                                                     ; work         ;
;       |S2P:U_S2P|                              ; 9 (9)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_A|S2P:U_S2P                                                                                   ; work         ;
;       |STM_SLAVE:U_STM_SLAVE|                  ; 30 (30)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE                                                                       ; work         ;
;    |SLAVE:U_SLAVE_B|                           ; 40 (0)            ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_B                                                                                             ; work         ;
;       |S2P:U_S2P|                              ; 10 (10)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_B|S2P:U_S2P                                                                                   ; work         ;
;       |STM_SLAVE:U_STM_SLAVE|                  ; 30 (30)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE                                                                       ; work         ;
;    |SLAVE:U_SLAVE_C|                           ; 42 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_C                                                                                             ; work         ;
;       |DET_FRAME:U_DET_FRAME|                  ; 3 (3)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME                                                                       ; work         ;
;          |DET_BORDA:SDA_I2C|                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C                                                     ; work         ;
;       |S2P:U_S2P|                              ; 9 (9)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_C|S2P:U_S2P                                                                                   ; work         ;
;       |STM_SLAVE:U_STM_SLAVE|                  ; 30 (30)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE                                                                       ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |I2C_TOP|MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0 ; D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/altpll0.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state                                                 ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+
; Name              ; state.st_NULL ; state.st_SND_DATA ; state.st_RC_DATA ; state.st_ID ; state.st_RW ; state.st_IDLE ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+
; state.st_IDLE     ; 0             ; 0                 ; 0                ; 0           ; 0           ; 0             ;
; state.st_RW       ; 0             ; 0                 ; 0                ; 0           ; 1           ; 1             ;
; state.st_ID       ; 0             ; 0                 ; 0                ; 1           ; 0           ; 1             ;
; state.st_RC_DATA  ; 0             ; 0                 ; 1                ; 0           ; 0           ; 1             ;
; state.st_SND_DATA ; 0             ; 1                 ; 0                ; 0           ; 0           ; 1             ;
; state.st_NULL     ; 1             ; 0                 ; 0                ; 0           ; 0           ; 1             ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state                                                 ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+
; Name              ; state.st_NULL ; state.st_SND_DATA ; state.st_RC_DATA ; state.st_ID ; state.st_RW ; state.st_IDLE ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+
; state.st_IDLE     ; 0             ; 0                 ; 0                ; 0           ; 0           ; 0             ;
; state.st_RW       ; 0             ; 0                 ; 0                ; 0           ; 1           ; 1             ;
; state.st_ID       ; 0             ; 0                 ; 0                ; 1           ; 0           ; 1             ;
; state.st_RC_DATA  ; 0             ; 0                 ; 1                ; 0           ; 0           ; 1             ;
; state.st_SND_DATA ; 0             ; 1                 ; 0                ; 0           ; 0           ; 1             ;
; state.st_NULL     ; 1             ; 0                 ; 0                ; 0           ; 0           ; 1             ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state                                                 ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+
; Name              ; state.st_NULL ; state.st_SND_DATA ; state.st_RC_DATA ; state.st_ID ; state.st_RW ; state.st_IDLE ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+
; state.st_IDLE     ; 0             ; 0                 ; 0                ; 0           ; 0           ; 0             ;
; state.st_RW       ; 0             ; 0                 ; 0                ; 0           ; 1           ; 1             ;
; state.st_ID       ; 0             ; 0                 ; 0                ; 1           ; 0           ; 1             ;
; state.st_RC_DATA  ; 0             ; 0                 ; 1                ; 0           ; 0           ; 1             ;
; state.st_SND_DATA ; 0             ; 1                 ; 0                ; 0           ; 0           ; 1             ;
; state.st_NULL     ; 1             ; 0                 ; 0                ; 0           ; 0           ; 1             ;
+-------------------+---------------+-------------------+------------------+-------------+-------------+---------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state                                              ;
+--------------------+--------------------+-------------------+--------------------+------------------+---------------+
; Name               ; state.st_CLOSE_COM ; state.st_SND_DATA ; state.st_START_COM ; state.st_READ_SW ; state.st_IDLE ;
+--------------------+--------------------+-------------------+--------------------+------------------+---------------+
; state.st_IDLE      ; 0                  ; 0                 ; 0                  ; 0                ; 0             ;
; state.st_READ_SW   ; 0                  ; 0                 ; 0                  ; 1                ; 1             ;
; state.st_START_COM ; 0                  ; 0                 ; 1                  ; 0                ; 1             ;
; state.st_SND_DATA  ; 0                  ; 1                 ; 0                  ; 0                ; 1             ;
; state.st_CLOSE_COM ; 1                  ; 0                 ; 0                  ; 0                ; 1             ;
+--------------------+--------------------+-------------------+--------------------+------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                           ;
+------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA     ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA     ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA     ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA    ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA    ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA    ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; no                                                               ; yes                                        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; no                                                               ; yes                                        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; no                                                               ; yes                                        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; no                                                               ; yes                                        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; no                                                               ; yes                                        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; no                                                               ; yes                                        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; no                                                               ; yes                                        ;
+------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal                                      ; Free of Timing Hazards ;
+----------------------------------------------------------+----------------------------------------------------------+------------------------+
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr5            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr5            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr5            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_ID[3]                      ; GND                                                      ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177      ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|WideOr6            ; yes                    ;
; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE           ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|o_ENABLE           ; yes                    ;
; SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|o_ENABLE           ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|o_ENABLE           ; yes                    ;
; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|o_ENABLE           ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|o_ENABLE           ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|WideOr1          ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|WideOr3          ; yes                    ;
; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|done             ; GND                                                      ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|WideOr0          ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|WideOr2          ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|Selector4        ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|Selector4        ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; yes                    ;
; Number of user-specified and inferred latches = 47       ;                                                          ;                        ;
+----------------------------------------------------------+----------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                            ;
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+
; MASTER:U_MASTER|P2S:U_P2S|w_REG[0]~en                             ; Stuck at GND due to stuck port data_in                                        ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[0]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[1]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[2]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[3]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[4]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[5]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[6]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[7]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[8]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[9]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[10]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[11]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[12]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[13]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[14]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[0]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[1]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[2]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[3]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[4]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[5]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[6]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[7]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[8]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[9]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[10]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[11]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[12]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[13]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[14]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]~en                           ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]~en                           ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]~en                             ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~en                            ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~en                            ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]~en                            ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]~en                            ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]~en                            ; Lost fanout                                                                   ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]~en                            ; Lost fanout                                                                   ;
; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; Merged with SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ;
; SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; Merged with SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ;
; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; Merged with SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ;
; SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; Merged with SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ;
; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; Merged with SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ;
; SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; Merged with SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[14]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]                              ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[14]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]                              ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[13]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]                              ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[13]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]                              ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[12]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]                              ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[12]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]                              ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[11]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]                              ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[11]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]                              ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[10]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]                              ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[10]                              ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]                              ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[9]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[9]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[8]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[8]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[7]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[7]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[6]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[6]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[5]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[5]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[4]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[4]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[3]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[3]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[2]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[2]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[1]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[1]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]                               ;
; SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[0]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]                               ;
; SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[0]                               ; Merged with SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]                               ;
; SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; Merged with SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ;
; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; Merged with SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ;
; SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; Merged with SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ;
; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; Merged with SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ;
; SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; Merged with SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ;
; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; Merged with SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ;
; MASTER:U_MASTER|P2S:U_P2S|w_REG[0]                                ; Stuck at GND due to stuck port data_in                                        ;
; Total Number of Removed Registers = 152                           ;                                                                               ;
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 167   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 99    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 51    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |I2C_TOP|MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[1]                ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|Selector4 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for MASTER:U_MASTER|STM_MASTER:U_STM_MASTER ;
+--------------------+-------+------+----------------------------+
; Assignment         ; Value ; From ; To                         ;
+--------------------+-------+------+----------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                      ;
+--------------------+-------+------+----------------------------+


+--------------------------------------------------------------+
; Source assignments for SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE ;
+--------------------+-------+------+--------------------------+
; Assignment         ; Value ; From ; To                       ;
+--------------------+-------+------+--------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                    ;
+--------------------+-------+------+--------------------------+


+--------------------------------------------------------------+
; Source assignments for SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE ;
+--------------------+-------+------+--------------------------+
; Assignment         ; Value ; From ; To                       ;
+--------------------+-------+------+--------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                    ;
+--------------------+-------+------+--------------------------+


+--------------------------------------------------------------+
; Source assignments for SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE ;
+--------------------+-------+------+--------------------------+
; Assignment         ; Value ; From ; To                       ;
+--------------------+-------+------+--------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                    ;
+--------------------+-------+------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                           ;
+-------------------------------+---------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                        ;
; LOCK_LOW                      ; 1                         ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                        ;
; BANDWIDTH                     ; 0                         ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                                                 ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 500                       ; Signed Integer                                                 ;
; CLK0_DIVIDE_BY                ; 500                       ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 2500000                   ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                                 ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                        ;
; VCO_MIN                       ; 0                         ; Untyped                                                        ;
; VCO_MAX                       ; 0                         ; Untyped                                                        ;
; VCO_CENTER                    ; 0                         ; Untyped                                                        ;
; PFD_MIN                       ; 0                         ; Untyped                                                        ;
; PFD_MAX                       ; 0                         ; Untyped                                                        ;
; M_INITIAL                     ; 0                         ; Untyped                                                        ;
; M                             ; 0                         ; Untyped                                                        ;
; N                             ; 1                         ; Untyped                                                        ;
; M2                            ; 1                         ; Untyped                                                        ;
; N2                            ; 1                         ; Untyped                                                        ;
; SS                            ; 1                         ; Untyped                                                        ;
; C0_HIGH                       ; 0                         ; Untyped                                                        ;
; C1_HIGH                       ; 0                         ; Untyped                                                        ;
; C2_HIGH                       ; 0                         ; Untyped                                                        ;
; C3_HIGH                       ; 0                         ; Untyped                                                        ;
; C4_HIGH                       ; 0                         ; Untyped                                                        ;
; C5_HIGH                       ; 0                         ; Untyped                                                        ;
; C6_HIGH                       ; 0                         ; Untyped                                                        ;
; C7_HIGH                       ; 0                         ; Untyped                                                        ;
; C8_HIGH                       ; 0                         ; Untyped                                                        ;
; C9_HIGH                       ; 0                         ; Untyped                                                        ;
; C0_LOW                        ; 0                         ; Untyped                                                        ;
; C1_LOW                        ; 0                         ; Untyped                                                        ;
; C2_LOW                        ; 0                         ; Untyped                                                        ;
; C3_LOW                        ; 0                         ; Untyped                                                        ;
; C4_LOW                        ; 0                         ; Untyped                                                        ;
; C5_LOW                        ; 0                         ; Untyped                                                        ;
; C6_LOW                        ; 0                         ; Untyped                                                        ;
; C7_LOW                        ; 0                         ; Untyped                                                        ;
; C8_LOW                        ; 0                         ; Untyped                                                        ;
; C9_LOW                        ; 0                         ; Untyped                                                        ;
; C0_INITIAL                    ; 0                         ; Untyped                                                        ;
; C1_INITIAL                    ; 0                         ; Untyped                                                        ;
; C2_INITIAL                    ; 0                         ; Untyped                                                        ;
; C3_INITIAL                    ; 0                         ; Untyped                                                        ;
; C4_INITIAL                    ; 0                         ; Untyped                                                        ;
; C5_INITIAL                    ; 0                         ; Untyped                                                        ;
; C6_INITIAL                    ; 0                         ; Untyped                                                        ;
; C7_INITIAL                    ; 0                         ; Untyped                                                        ;
; C8_INITIAL                    ; 0                         ; Untyped                                                        ;
; C9_INITIAL                    ; 0                         ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                        ;
; C0_PH                         ; 0                         ; Untyped                                                        ;
; C1_PH                         ; 0                         ; Untyped                                                        ;
; C2_PH                         ; 0                         ; Untyped                                                        ;
; C3_PH                         ; 0                         ; Untyped                                                        ;
; C4_PH                         ; 0                         ; Untyped                                                        ;
; C5_PH                         ; 0                         ; Untyped                                                        ;
; C6_PH                         ; 0                         ; Untyped                                                        ;
; C7_PH                         ; 0                         ; Untyped                                                        ;
; C8_PH                         ; 0                         ; Untyped                                                        ;
; C9_PH                         ; 0                         ; Untyped                                                        ;
; L0_HIGH                       ; 1                         ; Untyped                                                        ;
; L1_HIGH                       ; 1                         ; Untyped                                                        ;
; G0_HIGH                       ; 1                         ; Untyped                                                        ;
; G1_HIGH                       ; 1                         ; Untyped                                                        ;
; G2_HIGH                       ; 1                         ; Untyped                                                        ;
; G3_HIGH                       ; 1                         ; Untyped                                                        ;
; E0_HIGH                       ; 1                         ; Untyped                                                        ;
; E1_HIGH                       ; 1                         ; Untyped                                                        ;
; E2_HIGH                       ; 1                         ; Untyped                                                        ;
; E3_HIGH                       ; 1                         ; Untyped                                                        ;
; L0_LOW                        ; 1                         ; Untyped                                                        ;
; L1_LOW                        ; 1                         ; Untyped                                                        ;
; G0_LOW                        ; 1                         ; Untyped                                                        ;
; G1_LOW                        ; 1                         ; Untyped                                                        ;
; G2_LOW                        ; 1                         ; Untyped                                                        ;
; G3_LOW                        ; 1                         ; Untyped                                                        ;
; E0_LOW                        ; 1                         ; Untyped                                                        ;
; E1_LOW                        ; 1                         ; Untyped                                                        ;
; E2_LOW                        ; 1                         ; Untyped                                                        ;
; E3_LOW                        ; 1                         ; Untyped                                                        ;
; L0_INITIAL                    ; 1                         ; Untyped                                                        ;
; L1_INITIAL                    ; 1                         ; Untyped                                                        ;
; G0_INITIAL                    ; 1                         ; Untyped                                                        ;
; G1_INITIAL                    ; 1                         ; Untyped                                                        ;
; G2_INITIAL                    ; 1                         ; Untyped                                                        ;
; G3_INITIAL                    ; 1                         ; Untyped                                                        ;
; E0_INITIAL                    ; 1                         ; Untyped                                                        ;
; E1_INITIAL                    ; 1                         ; Untyped                                                        ;
; E2_INITIAL                    ; 1                         ; Untyped                                                        ;
; E3_INITIAL                    ; 1                         ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                        ;
; L0_PH                         ; 0                         ; Untyped                                                        ;
; L1_PH                         ; 0                         ; Untyped                                                        ;
; G0_PH                         ; 0                         ; Untyped                                                        ;
; G1_PH                         ; 0                         ; Untyped                                                        ;
; G2_PH                         ; 0                         ; Untyped                                                        ;
; G3_PH                         ; 0                         ; Untyped                                                        ;
; E0_PH                         ; 0                         ; Untyped                                                        ;
; E1_PH                         ; 0                         ; Untyped                                                        ;
; E2_PH                         ; 0                         ; Untyped                                                        ;
; E3_PH                         ; 0                         ; Untyped                                                        ;
; M_PH                          ; 0                         ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                        ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                 ;
+-------------------------------+---------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_A ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; add            ; 0000000 ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE ;
+----------------+---------+---------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                    ;
+----------------+---------+---------------------------------------------------------+
; add            ; 0000000 ; Unsigned Binary                                         ;
+----------------+---------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_B ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; add            ; 0000001 ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE ;
+----------------+---------+---------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                    ;
+----------------+---------+---------------------------------------------------------+
; add            ; 0000001 ; Unsigned Binary                                         ;
+----------------+---------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_C ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; add            ; 0000010 ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE ;
+----------------+---------+---------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                    ;
+----------------+---------+---------------------------------------------------------+
; add            ; 0000010 ; Unsigned Binary                                         ;
+----------------+---------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD7:U_BCD7|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_dgm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD7:U_BCD7|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jvo ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD7:U_BCD7|lpm_mult:Mult0        ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8           ; Untyped             ;
; LPM_WIDTHB                                     ; 7           ; Untyped             ;
; LPM_WIDTHP                                     ; 15          ; Untyped             ;
; LPM_WIDTHR                                     ; 15          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------+
; Name                          ; Value                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                             ;
; Entity Instance               ; MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                        ;
;     -- PLL_TYPE               ; AUTO                                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                                             ;
+-------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; BCD7:U_BCD7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                          ;
;     -- LPM_WIDTHB                     ; 7                          ;
;     -- LPM_WIDTHP                     ; 15                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C"                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_descida ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_subida ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Dec 04 19:23:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_TOP -c I2C_TOP
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file i2c_top.vhd
    Info (12022): Found design unit 1: I2C_TOP-behavioral
    Info (12023): Found entity 1: I2C_TOP
Info (12021): Found 2 design units, including 1 entities, in source file master/master.vhd
    Info (12022): Found design unit 1: MASTER-behavioral
    Info (12023): Found entity 1: MASTER
Info (12021): Found 2 design units, including 1 entities, in source file master/stm_master/stm_master.vhd
    Info (12022): Found design unit 1: STM_MASTER-behavioral
    Info (12023): Found entity 1: STM_MASTER
Info (12021): Found 2 design units, including 1 entities, in source file master/start_frame/start_frame.vhd
    Info (12022): Found design unit 1: START_FRAME-behavioral
    Info (12023): Found entity 1: START_FRAME
Info (12021): Found 2 design units, including 1 entities, in source file master/p2s/p2s.vhd
    Info (12022): Found design unit 1: P2S-behavioral
    Info (12023): Found entity 1: P2S
Info (12021): Found 2 design units, including 1 entities, in source file master/stop_frame/stop_frame.vhd
    Info (12022): Found design unit 1: STOP_FRAME-behavioral
    Info (12023): Found entity 1: STOP_FRAME
Info (12021): Found 2 design units, including 1 entities, in source file master/reg_en/reg_en.vhd
    Info (12022): Found design unit 1: REG_EN-behavioral
    Info (12023): Found entity 1: REG_EN
Info (12021): Found 2 design units, including 1 entities, in source file master/pll_100k/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 1 entities, in source file master/pll_100k/pll_100k.vhd
    Info (12022): Found design unit 1: PLL_100K-behavioral
    Info (12023): Found entity 1: PLL_100K
Info (12021): Found 2 design units, including 1 entities, in source file slave/slave.vhd
    Info (12022): Found design unit 1: SLAVE-behavioral
    Info (12023): Found entity 1: SLAVE
Info (12021): Found 2 design units, including 1 entities, in source file slave/stm_slave/stm_slave.vhd
    Info (12022): Found design unit 1: STM_SLAVE-behavioral
    Info (12023): Found entity 1: STM_SLAVE
Info (12021): Found 2 design units, including 1 entities, in source file slave/s2p/s2p.vhd
    Info (12022): Found design unit 1: S2P-behavioral
    Info (12023): Found entity 1: S2P
Info (12021): Found 2 design units, including 1 entities, in source file slave/det_frame/det_frame.vhd
    Info (12022): Found design unit 1: DET_FRAME-behavioral
    Info (12023): Found entity 1: DET_FRAME
Info (12021): Found 2 design units, including 1 entities, in source file slave/det_frame/det_borda.vhd
    Info (12022): Found design unit 1: DET_BORDA-behavioral
    Info (12023): Found entity 1: DET_BORDA
Info (12021): Found 2 design units, including 1 entities, in source file mux_3x1_3sel/mux_3x1_3sel.vhd
    Info (12022): Found design unit 1: MUX_3x1_3SEL-behavioral
    Info (12023): Found entity 1: MUX_3x1_3SEL
Info (12021): Found 2 design units, including 1 entities, in source file bcd7/bcd7.vhd
    Info (12022): Found design unit 1: BCD7-behavioral
    Info (12023): Found entity 1: BCD7
Info (12021): Found 2 design units, including 1 entities, in source file tb_i2c_top.vhd
    Info (12022): Found design unit 1: TB_I2C_TOP-behavioral
    Info (12023): Found entity 1: TB_I2C_TOP
Info (12127): Elaborating entity "I2C_TOP" for the top level hierarchy
Info (12128): Elaborating entity "MASTER" for hierarchy "MASTER:U_MASTER"
Info (12128): Elaborating entity "STM_MASTER" for hierarchy "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"
Warning (10492): VHDL Process Statement warning at STM_MASTER.vhd(103): signal "i_DATA_SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable "o_DATA", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable "o_ENABLE", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable "o_ENABLE_START", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable "o_ENABLE_STOP", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable "o_ENABLE_P2S", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "o_ENABLE_P2S" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_ENABLE_STOP" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_ENABLE_START" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_ENABLE" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[0]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[1]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[2]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[3]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[4]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[5]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[6]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[7]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[8]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[9]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[10]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[11]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[12]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[13]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[14]" at STM_MASTER.vhd(81)
Info (10041): Inferred latch for "o_DATA[15]" at STM_MASTER.vhd(81)
Info (12128): Elaborating entity "START_FRAME" for hierarchy "MASTER:U_MASTER|START_FRAME:U_START_FRAME"
Warning (10631): VHDL Process Statement warning at START_FRAME.vhd(24): inferring latch(es) for signal or variable "o_SDA", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "o_SDA" at START_FRAME.vhd(24)
Info (12128): Elaborating entity "P2S" for hierarchy "MASTER:U_MASTER|P2S:U_P2S"
Warning (10492): VHDL Process Statement warning at P2S.vhd(38): signal "i_DATA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at P2S.vhd(39): signal "i_DATA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "STOP_FRAME" for hierarchy "MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME"
Warning (10631): VHDL Process Statement warning at STOP_FRAME.vhd(24): inferring latch(es) for signal or variable "done", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "done" at STOP_FRAME.vhd(27)
Info (12128): Elaborating entity "PLL_100K" for hierarchy "MASTER:U_MASTER|PLL_100K:U_PLL_100K"
Info (12128): Elaborating entity "altpll0" for hierarchy "MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0"
Info (12128): Elaborating entity "altpll" for hierarchy "MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "2500000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component|altpll0_altpll:auto_generated"
Info (12128): Elaborating entity "REG_EN" for hierarchy "MASTER:U_MASTER|REG_EN:U_REG_SCL"
Info (12128): Elaborating entity "SLAVE" for hierarchy "SLAVE:U_SLAVE_A"
Info (12128): Elaborating entity "DET_FRAME" for hierarchy "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME"
Warning (10036): Verilog HDL or VHDL warning at DET_FRAME.vhd(32): object "w0_SUBIDA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DET_FRAME.vhd(35): object "w1_DESCIDA" assigned a value but never read
Warning (10492): VHDL Process Statement warning at DET_FRAME.vhd(64): signal "i_SDA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DET_FRAME.vhd(68): signal "i_SCL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at DET_FRAME.vhd(58): inferring latch(es) for signal or variable "o_ENABLE", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "o_ENABLE" at DET_FRAME.vhd(58)
Info (12128): Elaborating entity "DET_BORDA" for hierarchy "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C"
Info (12128): Elaborating entity "S2P" for hierarchy "SLAVE:U_SLAVE_A|S2P:U_S2P"
Info (12128): Elaborating entity "STM_SLAVE" for hierarchy "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"
Warning (10492): VHDL Process Statement warning at STM_SLAVE.vhd(101): signal "i_DATA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable "o_DATA", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable "w_ENABLE", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "w_ENABLE" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[0]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[1]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[2]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[3]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[4]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[5]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[6]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[7]" at STM_SLAVE.vhd(86)
Info (12128): Elaborating entity "SLAVE" for hierarchy "SLAVE:U_SLAVE_B"
Info (12128): Elaborating entity "STM_SLAVE" for hierarchy "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"
Warning (10492): VHDL Process Statement warning at STM_SLAVE.vhd(101): signal "i_DATA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable "o_DATA", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable "w_ENABLE", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "w_ENABLE" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[0]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[1]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[2]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[3]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[4]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[5]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[6]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[7]" at STM_SLAVE.vhd(86)
Info (12128): Elaborating entity "SLAVE" for hierarchy "SLAVE:U_SLAVE_C"
Info (12128): Elaborating entity "STM_SLAVE" for hierarchy "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"
Warning (10492): VHDL Process Statement warning at STM_SLAVE.vhd(101): signal "i_DATA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable "o_DATA", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable "w_ENABLE", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "w_ENABLE" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[0]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[1]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[2]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[3]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[4]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[5]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[6]" at STM_SLAVE.vhd(86)
Info (10041): Inferred latch for "o_DATA[7]" at STM_SLAVE.vhd(86)
Info (12128): Elaborating entity "MUX_3x1_3SEL" for hierarchy "MUX_3x1_3SEL:U_MUX_3x1_3SEL"
Info (10041): Inferred latch for "o_ID[0]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_ID[1]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_ID[2]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_ID[3]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_ID[4]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_ID[5]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_ID[6]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_ID[7]" at MUX_3x1_3SEL.vhd(36)
Info (10041): Inferred latch for "o_S[0]" at MUX_3x1_3SEL.vhd(31)
Info (10041): Inferred latch for "o_S[1]" at MUX_3x1_3SEL.vhd(31)
Info (10041): Inferred latch for "o_S[2]" at MUX_3x1_3SEL.vhd(31)
Info (10041): Inferred latch for "o_S[3]" at MUX_3x1_3SEL.vhd(31)
Info (10041): Inferred latch for "o_S[4]" at MUX_3x1_3SEL.vhd(31)
Info (10041): Inferred latch for "o_S[5]" at MUX_3x1_3SEL.vhd(31)
Info (10041): Inferred latch for "o_S[6]" at MUX_3x1_3SEL.vhd(31)
Info (10041): Inferred latch for "o_S[7]" at MUX_3x1_3SEL.vhd(31)
Info (12128): Elaborating entity "BCD7" for hierarchy "BCD7:U_BCD7"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[0]~0" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[1]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[2]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[3]~3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[4]~4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[5]~5" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[6]~6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[7]~7" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[8]~8" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[9]~9" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[10]~10" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[11]~11" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[12]~12" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[13]~13" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_C|S2P:U_S2P|w_DATA[14]~14" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[0]~0" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[1]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[2]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[3]~3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[4]~4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[5]~5" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[6]~6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[7]~7" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[8]~8" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[9]~9" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[10]~10" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[11]~11" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[12]~12" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[13]~13" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_B|S2P:U_S2P|w_DATA[14]~14" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]~0" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]~3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]~4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]~5" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]~6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]~7" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]~8" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]~9" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]~10" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]~11" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]~12" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]~13" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]~14" feeding internal logic into a wire
    Warning (13048): Converted tri-state node "MASTER:U_MASTER|w_SDA" into a selector
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[0]~0" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~5" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~7" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~8" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[9]~9" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~10" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~11" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[12]~12" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[13]~13" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[14]~14" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|P2S:U_P2S|w_REG[15]~15" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[15]" feeding internal logic into a wire
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[0]" is permanently enabled
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[7]" is permanently enabled
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[6]" is permanently enabled
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[5]" is permanently enabled
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[4]" is permanently enabled
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[3]" is permanently enabled
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[2]" is permanently enabled
Warning (14026): LATCH primitive "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[1]" is permanently enabled
Info (284007): State machine "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state" will be implemented as a safe state machine.
Info (284007): State machine "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state" will be implemented as a safe state machine.
Info (284007): State machine "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state" will be implemented as a safe state machine.
Info (284007): State machine "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state" will be implemented as a safe state machine.
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD7:U_BCD7|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD7:U_BCD7|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "BCD7:U_BCD7|Mult0"
Info (12130): Elaborated megafunction instantiation "BCD7:U_BCD7|lpm_divide:Div0"
Info (12133): Instantiated megafunction "BCD7:U_BCD7|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dgm.tdf
    Info (12023): Found entity 1: lpm_divide_dgm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf
    Info (12023): Found entity 1: alt_u_div_73f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "BCD7:U_BCD7|lpm_divide:Div1"
Info (12133): Instantiated megafunction "BCD7:U_BCD7|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jvo.tdf
    Info (12023): Found entity 1: lpm_divide_jvo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf
    Info (12023): Found entity 1: alt_u_div_36f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf
    Info (12023): Found entity 1: lpm_abs_pt9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_cv9.tdf
    Info (12023): Found entity 1: lpm_abs_cv9
Info (12130): Elaborated megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "BCD7:U_BCD7|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "BCD7:U_BCD7|lpm_mult:Mult0"
Info (13014): Ignored 15 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]" to the node "MUX_3x1_3SEL:U_MUX_3x1_3SEL|o_S[2]" into an OR gate
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|o_ENABLE" merged with LATCH primitive "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE"
    Info (13026): Duplicate LATCH primitive "SLAVE:U_SLAVE_B|DET_FRAME:U_DET_FRAME|o_ENABLE" merged with LATCH primitive "SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE"
Warning (13012): Latch SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL
Warning (13012): Latch SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL
Warning (13012): Latch SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL
Warning (13012): Latch SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA
Warning (13012): Latch SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q
Warning (13012): Latch MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM
Warning (13012): Latch MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM
Warning (13012): Latch MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM
Warning (13012): Latch MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA
Warning (13012): Latch MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_BT_A
Warning (13012): Latch MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_BT_A
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|cont[0]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|cont[0]~1"
    Warning (13310): Register "MASTER:U_MASTER|START_FRAME:U_START_FRAME|done" is converted into an equivalent circuit using register "MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated" and latch "MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~1"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[11]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[10]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[8]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[7]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[6]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[5]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[4]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[3]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[2]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49"
    Warning (13310): Register "MASTER:U_MASTER|P2S:U_P2S|w_REG[1]" is converted into an equivalent circuit using register "MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated" and latch "MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_BCD2[5]" is stuck at GND
    Warning (13410): Pin "o_BCD2[7]" is stuck at VCC
    Warning (13410): Pin "o_BCD3[1]" is stuck at GND
    Warning (13410): Pin "o_BCD3[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 108 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 833 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 779 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 224 warnings
    Info: Peak virtual memory: 4737 megabytes
    Info: Processing ended: Tue Dec 04 19:23:19 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:07


