Warning (10268): Verilog HDL information at sys_array_fetcher.sv(81): always construct contains both blocking and non-blocking assignments File: D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv Line: 81
