// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aes256_encrypt_ecb_aes_expandEncKey (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        k_idx,
        rc_read,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [767:0] p_read;
input  [9:0] k_idx;
input  [7:0] rc_read;
output  [767:0] ap_return_0;
output  [7:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] add_ln114_fu_283_p2;
reg   [9:0] add_ln114_reg_2510;
wire    ap_CS_fsm_state2;
wire   [7:0] trunc_ln114_fu_303_p1;
reg   [7:0] trunc_ln114_reg_2522;
wire   [767:0] and_ln114_fu_372_p2;
reg   [767:0] and_ln114_reg_2527;
wire    ap_CS_fsm_state3;
wire   [519:0] or_ln114_fu_383_p2;
reg   [519:0] or_ln114_reg_2532;
reg   [247:0] tmp_8_reg_2538;
wire   [9:0] add_ln115_fu_399_p2;
reg   [9:0] add_ln115_reg_2543;
wire   [7:0] xor_ln118_fu_426_p2;
reg   [7:0] xor_ln118_reg_2548;
wire   [767:0] or_ln_fu_432_p3;
reg   [767:0] or_ln_reg_2553;
wire    ap_CS_fsm_state4;
wire   [7:0] trunc_ln115_fu_447_p1;
reg   [7:0] trunc_ln115_reg_2559;
wire   [767:0] and_ln115_fu_530_p2;
reg   [767:0] and_ln115_reg_2564;
wire    ap_CS_fsm_state5;
wire   [527:0] or_ln115_fu_541_p2;
reg   [527:0] or_ln115_reg_2569;
reg   [239:0] tmp_10_reg_2575;
wire   [9:0] add_ln116_fu_557_p2;
reg   [9:0] add_ln116_reg_2580;
wire   [767:0] or_ln1_fu_562_p3;
reg   [767:0] or_ln1_reg_2585;
wire    ap_CS_fsm_state6;
wire   [7:0] trunc_ln116_fu_577_p1;
reg   [7:0] trunc_ln116_reg_2591;
wire   [767:0] and_ln116_fu_660_p2;
reg   [767:0] and_ln116_reg_2596;
wire    ap_CS_fsm_state7;
wire   [535:0] or_ln116_fu_671_p2;
reg   [535:0] or_ln116_reg_2601;
reg   [231:0] tmp_13_reg_2607;
wire   [9:0] add_ln117_fu_687_p2;
reg   [9:0] add_ln117_reg_2612;
wire   [767:0] or_ln2_fu_692_p3;
reg   [767:0] or_ln2_reg_2617;
wire    ap_CS_fsm_state8;
wire   [7:0] trunc_ln117_fu_707_p1;
reg   [7:0] trunc_ln117_reg_2623;
wire   [3:0] trunc_ln120_fu_841_p1;
reg   [3:0] trunc_ln120_reg_2631;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_32_fu_833_p3;
wire   [639:0] or_ln120_3_fu_973_p2;
reg   [639:0] or_ln120_3_reg_2639;
reg   [127:0] tmp_18_reg_2645;
wire   [9:0] add_ln120_4_fu_1007_p2;
reg   [9:0] add_ln120_4_reg_2650;
wire   [9:0] add_ln120_5_fu_1030_p2;
reg   [9:0] add_ln120_5_reg_2655;
wire   [9:0] add_ln122_fu_1046_p2;
reg   [9:0] add_ln122_reg_2675;
wire   [639:0] or_ln121_4_fu_1294_p2;
reg   [639:0] or_ln121_4_reg_2680;
wire    ap_CS_fsm_state11;
reg   [127:0] tmp_20_reg_2686;
reg   [767:0] p_load_reg_2691;
wire    ap_CS_fsm_state13;
wire   [7:0] trunc_ln122_fu_1481_p1;
reg   [7:0] trunc_ln122_reg_2698;
wire   [767:0] and_ln122_fu_1551_p2;
reg   [767:0] and_ln122_reg_2703;
wire    ap_CS_fsm_state14;
wire   [647:0] or_ln122_fu_1562_p2;
reg   [647:0] or_ln122_reg_2708;
reg   [119:0] tmp_22_reg_2714;
wire   [9:0] add_ln123_fu_1578_p2;
reg   [9:0] add_ln123_reg_2719;
wire   [767:0] or_ln5_fu_1583_p3;
reg   [767:0] or_ln5_reg_2724;
wire    ap_CS_fsm_state15;
wire   [7:0] trunc_ln123_fu_1598_p1;
reg   [7:0] trunc_ln123_reg_2730;
wire   [767:0] and_ln123_fu_1681_p2;
reg   [767:0] and_ln123_reg_2735;
wire    ap_CS_fsm_state16;
wire   [655:0] or_ln123_fu_1692_p2;
reg   [655:0] or_ln123_reg_2740;
reg   [111:0] tmp_25_reg_2746;
wire   [9:0] add_ln124_fu_1708_p2;
reg   [9:0] add_ln124_reg_2751;
wire   [767:0] or_ln6_fu_1713_p3;
reg   [767:0] or_ln6_reg_2756;
wire    ap_CS_fsm_state17;
wire   [7:0] trunc_ln124_fu_1728_p1;
reg   [7:0] trunc_ln124_reg_2762;
wire   [767:0] and_ln124_fu_1811_p2;
reg   [767:0] and_ln124_reg_2767;
wire    ap_CS_fsm_state18;
wire   [663:0] or_ln124_fu_1822_p2;
reg   [663:0] or_ln124_reg_2772;
reg   [103:0] tmp_28_reg_2778;
wire   [9:0] add_ln125_fu_1838_p2;
reg   [9:0] add_ln125_reg_2783;
wire   [767:0] or_ln7_fu_1843_p3;
reg   [767:0] or_ln7_reg_2788;
wire    ap_CS_fsm_state19;
wire   [7:0] trunc_ln125_fu_1858_p1;
reg   [7:0] trunc_ln125_reg_2794;
wire   [4:0] trunc_ln127_fu_1992_p1;
reg   [4:0] trunc_ln127_reg_2802;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_33_fu_1984_p3;
wire   [767:0] or_ln127_fu_2098_p2;
reg   [767:0] or_ln127_reg_2810;
wire   [9:0] add_ln127_4_fu_2122_p2;
reg   [9:0] add_ln127_4_reg_2816;
wire   [767:0] zext_ln127_4_fu_2150_p1;
reg   [767:0] zext_ln127_4_reg_2821;
wire   [767:0] and_ln127_1_fu_2166_p2;
reg   [767:0] and_ln127_1_reg_2827;
wire   [767:0] or_ln128_1_fu_2340_p2;
reg   [767:0] or_ln128_1_reg_2832;
wire    ap_CS_fsm_state22;
wire    grp_rj_sbox_fu_272_ap_start;
wire    grp_rj_sbox_fu_272_ap_done;
wire    grp_rj_sbox_fu_272_ap_idle;
wire    grp_rj_sbox_fu_272_ap_ready;
reg   [7:0] grp_rj_sbox_fu_272_x;
wire   [7:0] grp_rj_sbox_fu_272_ap_return;
reg    grp_rj_sbox_fu_272_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state20;
reg   [4:0] i_fu_238;
wire   [4:0] add_ln120_6_fu_1035_p2;
reg   [767:0] empty_fu_242;
wire   [767:0] or_ln121_3_fu_1459_p3;
wire   [767:0] or_ln3_fu_817_p3;
wire    ap_CS_fsm_state12;
reg   [5:0] i_6_fu_246;
wire   [5:0] add_ln127_6_fu_2172_p2;
reg   [767:0] empty_22_fu_250;
wire   [767:0] or_ln128_3_fu_2449_p2;
wire   [767:0] or_ln8_fu_1968_p3;
wire    ap_CS_fsm_state23;
wire   [767:0] zext_ln114_fu_294_p1;
wire   [767:0] lshr_ln114_fu_297_p2;
wire   [767:0] zext_ln114_1_fu_308_p1;
wire   [767:0] lshr_ln114_1_fu_314_p2;
wire   [7:0] trunc_ln114_1_fu_319_p1;
wire   [7:0] xor_ln114_fu_323_p2;
wire   [519:0] zext_ln114_2_fu_311_p1;
wire   [519:0] shl_ln114_fu_335_p2;
wire   [7:0] xor_ln114_1_fu_329_p2;
wire   [519:0] zext_ln114_4_fu_345_p1;
wire   [520:0] zext_ln114_3_fu_341_p1;
wire  signed [520:0] xor_ln114_2_fu_355_p2;
wire  signed [767:0] sext_ln114_fu_361_p1;
wire   [519:0] trunc_ln114_3_fu_368_p1;
wire   [519:0] trunc_ln114_2_fu_365_p1;
wire   [519:0] and_ln114_1_fu_377_p2;
wire   [519:0] shl_ln114_1_fu_349_p2;
wire   [0:0] tmp_17_fu_410_p3;
wire   [7:0] select_ln118_fu_418_p3;
wire   [7:0] shl_ln118_fu_404_p2;
wire   [767:0] zext_ln115_fu_438_p1;
wire   [767:0] lshr_ln115_fu_441_p2;
wire   [9:0] add_ln115_1_fu_461_p2;
wire   [767:0] zext_ln115_1_fu_466_p1;
wire   [767:0] lshr_ln115_1_fu_474_p2;
wire   [7:0] trunc_ln115_1_fu_479_p1;
wire   [527:0] zext_ln115_2_fu_470_p1;
wire   [527:0] shl_ln115_fu_489_p2;
wire   [7:0] xor_ln115_fu_483_p2;
wire   [527:0] zext_ln115_4_fu_499_p1;
wire   [528:0] zext_ln115_3_fu_495_p1;
wire  signed [528:0] xor_ln115_1_fu_509_p2;
wire   [7:0] tmp_9_fu_452_p4;
wire  signed [767:0] sext_ln115_fu_515_p1;
wire   [527:0] tmp_s_fu_523_p3;
wire   [527:0] trunc_ln115_2_fu_519_p1;
wire   [527:0] and_ln115_1_fu_535_p2;
wire   [527:0] shl_ln115_1_fu_503_p2;
wire   [767:0] zext_ln116_fu_568_p1;
wire   [767:0] lshr_ln116_fu_571_p2;
wire   [9:0] add_ln116_1_fu_591_p2;
wire   [767:0] zext_ln116_1_fu_596_p1;
wire   [767:0] lshr_ln116_1_fu_604_p2;
wire   [7:0] trunc_ln116_1_fu_609_p1;
wire   [535:0] zext_ln116_2_fu_600_p1;
wire   [535:0] shl_ln116_fu_619_p2;
wire   [7:0] xor_ln116_fu_613_p2;
wire   [535:0] zext_ln116_4_fu_629_p1;
wire   [536:0] zext_ln116_3_fu_625_p1;
wire  signed [536:0] xor_ln116_1_fu_639_p2;
wire   [7:0] tmp_11_fu_582_p4;
wire  signed [767:0] sext_ln116_fu_645_p1;
wire   [535:0] tmp_12_fu_653_p3;
wire   [535:0] trunc_ln116_2_fu_649_p1;
wire   [535:0] and_ln116_1_fu_665_p2;
wire   [535:0] shl_ln116_1_fu_633_p2;
wire   [767:0] zext_ln117_fu_698_p1;
wire   [767:0] lshr_ln117_fu_701_p2;
wire   [9:0] add_ln117_1_fu_721_p2;
wire   [767:0] zext_ln117_1_fu_726_p1;
wire   [767:0] lshr_ln117_1_fu_734_p2;
wire   [7:0] trunc_ln117_1_fu_739_p1;
wire   [543:0] zext_ln117_2_fu_730_p1;
wire   [543:0] shl_ln117_fu_749_p2;
wire   [7:0] xor_ln117_fu_743_p2;
wire   [543:0] zext_ln117_4_fu_759_p1;
wire   [544:0] zext_ln117_3_fu_755_p1;
wire  signed [544:0] xor_ln117_1_fu_769_p2;
wire   [7:0] tmp_14_fu_712_p4;
wire  signed [767:0] sext_ln117_fu_775_p1;
wire   [543:0] tmp_15_fu_783_p3;
wire   [543:0] trunc_ln117_2_fu_779_p1;
wire   [543:0] and_ln117_1_fu_795_p2;
wire   [543:0] shl_ln117_1_fu_763_p2;
wire   [767:0] and_ln117_fu_790_p2;
wire   [223:0] tmp_16_fu_807_p4;
wire   [543:0] or_ln117_fu_801_p2;
wire   [3:0] add_ln120_fu_845_p2;
wire   [6:0] shl_ln120_4_fu_851_p3;
wire   [9:0] zext_ln120_2_fu_859_p1;
wire   [9:0] add_ln120_1_fu_863_p2;
wire   [767:0] zext_ln120_fu_868_p1;
wire   [767:0] lshr_ln120_fu_872_p2;
wire   [6:0] shl_ln120_5_fu_882_p3;
wire   [9:0] zext_ln120_5_fu_890_p1;
wire   [9:0] add_ln120_2_fu_894_p2;
wire   [767:0] zext_ln120_1_fu_899_p1;
wire   [767:0] lshr_ln120_1_fu_907_p2;
wire   [7:0] trunc_ln120_1_fu_878_p1;
wire   [7:0] trunc_ln120_2_fu_913_p1;
wire   [639:0] zext_ln120_6_fu_903_p1;
wire   [639:0] shl_ln120_fu_923_p2;
wire   [7:0] xor_ln120_fu_917_p2;
wire   [639:0] zext_ln120_8_fu_933_p1;
wire   [640:0] zext_ln120_7_fu_929_p1;
wire  signed [640:0] xor_ln120_1_fu_943_p2;
wire  signed [767:0] sext_ln120_fu_949_p1;
wire   [639:0] trunc_ln120_4_fu_957_p1;
wire   [639:0] trunc_ln120_3_fu_953_p1;
wire   [639:0] and_ln120_2_fu_967_p2;
wire   [639:0] shl_ln120_1_fu_937_p2;
wire   [767:0] and_ln120_fu_961_p2;
wire   [3:0] add_ln120_3_fu_989_p2;
wire   [6:0] shl_ln120_6_fu_995_p3;
wire   [9:0] zext_ln120_9_fu_1003_p1;
wire   [3:0] or_ln120_1_fu_1012_p2;
wire   [6:0] shl_ln120_7_fu_1018_p3;
wire   [9:0] zext_ln120_10_fu_1026_p1;
wire   [767:0] or_ln4_fu_1056_p3;
wire   [767:0] zext_ln120_3_fu_1062_p1;
wire   [767:0] lshr_ln120_2_fu_1065_p2;
wire   [767:0] zext_ln120_4_fu_1075_p1;
wire   [767:0] lshr_ln120_3_fu_1081_p2;
wire   [7:0] trunc_ln120_6_fu_1087_p1;
wire   [7:0] trunc_ln120_5_fu_1071_p1;
wire   [639:0] zext_ln120_11_fu_1078_p1;
wire   [639:0] shl_ln120_2_fu_1097_p2;
wire   [7:0] xor_ln120_2_fu_1091_p2;
wire   [639:0] zext_ln120_13_fu_1107_p1;
wire   [640:0] zext_ln120_12_fu_1103_p1;
wire  signed [640:0] xor_ln120_3_fu_1117_p2;
wire  signed [767:0] sext_ln120_1_fu_1123_p1;
wire   [639:0] trunc_ln120_7_fu_1127_p1;
wire   [639:0] and_ln120_3_fu_1137_p2;
wire   [639:0] shl_ln120_3_fu_1111_p2;
wire   [767:0] and_ln120_1_fu_1131_p2;
wire   [127:0] tmp_19_fu_1148_p4;
wire   [639:0] or_ln120_fu_1142_p2;
wire   [3:0] add_ln121_fu_1166_p2;
wire   [6:0] shl_ln121_4_fu_1171_p3;
wire   [9:0] zext_ln121_2_fu_1179_p1;
wire   [9:0] add_ln121_1_fu_1183_p2;
wire   [767:0] or_ln120_2_fu_1158_p3;
wire   [767:0] zext_ln121_fu_1188_p1;
wire   [767:0] lshr_ln121_fu_1192_p2;
wire   [3:0] or_ln121_fu_1202_p2;
wire   [6:0] shl_ln121_5_fu_1207_p3;
wire   [9:0] zext_ln121_5_fu_1215_p1;
wire   [9:0] add_ln121_2_fu_1219_p2;
wire   [767:0] zext_ln121_1_fu_1224_p1;
wire   [767:0] lshr_ln121_1_fu_1232_p2;
wire   [7:0] trunc_ln121_1_fu_1238_p1;
wire   [7:0] trunc_ln121_fu_1198_p1;
wire   [639:0] zext_ln121_6_fu_1228_p1;
wire   [639:0] shl_ln121_fu_1248_p2;
wire   [7:0] xor_ln121_fu_1242_p2;
wire   [639:0] zext_ln121_8_fu_1258_p1;
wire   [640:0] zext_ln121_7_fu_1254_p1;
wire  signed [640:0] xor_ln121_1_fu_1268_p2;
wire  signed [767:0] sext_ln121_fu_1274_p1;
wire   [639:0] trunc_ln121_2_fu_1278_p1;
wire   [639:0] and_ln121_2_fu_1288_p2;
wire   [639:0] shl_ln121_1_fu_1262_p2;
wire   [767:0] and_ln121_fu_1282_p2;
wire   [3:0] add_ln121_3_fu_1316_p2;
wire   [6:0] shl_ln121_6_fu_1321_p3;
wire   [9:0] zext_ln121_9_fu_1329_p1;
wire   [9:0] add_ln121_4_fu_1333_p2;
wire   [767:0] or_ln121_1_fu_1310_p3;
wire   [767:0] zext_ln121_3_fu_1338_p1;
wire   [767:0] lshr_ln121_2_fu_1342_p2;
wire   [3:0] or_ln121_2_fu_1352_p2;
wire   [6:0] shl_ln121_7_fu_1357_p3;
wire   [9:0] zext_ln121_10_fu_1365_p1;
wire   [9:0] add_ln121_5_fu_1369_p2;
wire   [767:0] zext_ln121_4_fu_1374_p1;
wire   [767:0] lshr_ln121_3_fu_1382_p2;
wire   [7:0] trunc_ln121_4_fu_1388_p1;
wire   [7:0] trunc_ln121_3_fu_1348_p1;
wire   [639:0] zext_ln121_11_fu_1378_p1;
wire   [639:0] shl_ln121_2_fu_1398_p2;
wire   [7:0] xor_ln121_2_fu_1392_p2;
wire   [639:0] zext_ln121_13_fu_1408_p1;
wire   [640:0] zext_ln121_12_fu_1404_p1;
wire  signed [640:0] xor_ln121_3_fu_1418_p2;
wire  signed [767:0] sext_ln121_1_fu_1424_p1;
wire   [639:0] trunc_ln121_5_fu_1428_p1;
wire   [639:0] and_ln121_3_fu_1438_p2;
wire   [639:0] shl_ln121_3_fu_1412_p2;
wire   [767:0] and_ln121_1_fu_1432_p2;
wire   [127:0] tmp_21_fu_1449_p4;
wire   [639:0] or_ln121_5_fu_1443_p2;
wire   [767:0] zext_ln122_fu_1472_p1;
wire   [767:0] lshr_ln122_fu_1475_p2;
wire   [9:0] add_ln122_1_fu_1486_p2;
wire   [767:0] zext_ln122_1_fu_1491_p1;
wire   [767:0] lshr_ln122_1_fu_1499_p2;
wire   [7:0] trunc_ln122_1_fu_1504_p1;
wire   [647:0] zext_ln122_2_fu_1495_p1;
wire   [647:0] shl_ln122_fu_1514_p2;
wire   [7:0] xor_ln122_fu_1508_p2;
wire   [647:0] zext_ln122_4_fu_1524_p1;
wire   [648:0] zext_ln122_3_fu_1520_p1;
wire  signed [648:0] xor_ln122_1_fu_1534_p2;
wire  signed [767:0] sext_ln122_fu_1540_p1;
wire   [647:0] trunc_ln122_3_fu_1548_p1;
wire   [647:0] trunc_ln122_2_fu_1544_p1;
wire   [647:0] and_ln122_1_fu_1556_p2;
wire   [647:0] shl_ln122_1_fu_1528_p2;
wire   [767:0] zext_ln123_fu_1589_p1;
wire   [767:0] lshr_ln123_fu_1592_p2;
wire   [9:0] add_ln123_1_fu_1612_p2;
wire   [767:0] zext_ln123_1_fu_1617_p1;
wire   [767:0] lshr_ln123_1_fu_1625_p2;
wire   [7:0] trunc_ln123_1_fu_1630_p1;
wire   [655:0] zext_ln123_2_fu_1621_p1;
wire   [655:0] shl_ln123_fu_1640_p2;
wire   [7:0] xor_ln123_fu_1634_p2;
wire   [655:0] zext_ln123_4_fu_1650_p1;
wire   [656:0] zext_ln123_3_fu_1646_p1;
wire  signed [656:0] xor_ln123_1_fu_1660_p2;
wire   [7:0] tmp_23_fu_1603_p4;
wire  signed [767:0] sext_ln123_fu_1666_p1;
wire   [655:0] tmp_24_fu_1674_p3;
wire   [655:0] trunc_ln123_2_fu_1670_p1;
wire   [655:0] and_ln123_1_fu_1686_p2;
wire   [655:0] shl_ln123_1_fu_1654_p2;
wire   [767:0] zext_ln124_fu_1719_p1;
wire   [767:0] lshr_ln124_fu_1722_p2;
wire   [9:0] add_ln124_1_fu_1742_p2;
wire   [767:0] zext_ln124_1_fu_1747_p1;
wire   [767:0] lshr_ln124_1_fu_1755_p2;
wire   [7:0] trunc_ln124_1_fu_1760_p1;
wire   [663:0] zext_ln124_2_fu_1751_p1;
wire   [663:0] shl_ln124_fu_1770_p2;
wire   [7:0] xor_ln124_fu_1764_p2;
wire   [663:0] zext_ln124_4_fu_1780_p1;
wire   [664:0] zext_ln124_3_fu_1776_p1;
wire  signed [664:0] xor_ln124_1_fu_1790_p2;
wire   [7:0] tmp_26_fu_1733_p4;
wire  signed [767:0] sext_ln124_fu_1796_p1;
wire   [663:0] tmp_27_fu_1804_p3;
wire   [663:0] trunc_ln124_2_fu_1800_p1;
wire   [663:0] and_ln124_1_fu_1816_p2;
wire   [663:0] shl_ln124_1_fu_1784_p2;
wire   [767:0] zext_ln125_fu_1849_p1;
wire   [767:0] lshr_ln125_fu_1852_p2;
wire   [9:0] add_ln125_1_fu_1872_p2;
wire   [767:0] zext_ln125_1_fu_1877_p1;
wire   [767:0] lshr_ln125_1_fu_1885_p2;
wire   [7:0] trunc_ln125_1_fu_1890_p1;
wire   [671:0] zext_ln125_2_fu_1881_p1;
wire   [671:0] shl_ln125_fu_1900_p2;
wire   [7:0] xor_ln125_fu_1894_p2;
wire   [671:0] zext_ln125_4_fu_1910_p1;
wire   [672:0] zext_ln125_3_fu_1906_p1;
wire  signed [672:0] xor_ln125_1_fu_1920_p2;
wire   [7:0] tmp_29_fu_1863_p4;
wire  signed [767:0] sext_ln125_fu_1926_p1;
wire   [671:0] tmp_30_fu_1934_p3;
wire   [671:0] trunc_ln125_2_fu_1930_p1;
wire   [671:0] and_ln125_1_fu_1946_p2;
wire   [671:0] shl_ln125_1_fu_1914_p2;
wire   [767:0] and_ln125_fu_1941_p2;
wire   [95:0] tmp_31_fu_1958_p4;
wire   [671:0] or_ln125_fu_1952_p2;
wire   [4:0] add_ln127_fu_1996_p2;
wire   [7:0] shl_ln127_4_fu_2002_p3;
wire   [9:0] zext_ln127_6_fu_2010_p1;
wire   [9:0] add_ln127_1_fu_2014_p2;
wire   [767:0] zext_ln127_fu_2019_p1;
wire   [767:0] lshr_ln127_fu_2023_p2;
wire   [7:0] shl_ln127_5_fu_2033_p3;
wire   [9:0] zext_ln127_7_fu_2041_p1;
wire   [9:0] add_ln127_2_fu_2045_p2;
wire   [767:0] zext_ln127_1_fu_2050_p1;
wire   [767:0] lshr_ln127_1_fu_2054_p2;
wire   [7:0] trunc_ln127_1_fu_2029_p1;
wire   [7:0] trunc_ln127_2_fu_2060_p1;
wire   [7:0] xor_ln127_fu_2064_p2;
wire   [767:0] zext_ln127_2_fu_2076_p1;
wire   [767:0] shl_ln127_fu_2070_p2;
wire   [767:0] xor_ln127_1_fu_2086_p2;
wire   [767:0] shl_ln127_1_fu_2080_p2;
wire   [767:0] and_ln127_fu_2092_p2;
wire   [4:0] add_ln127_3_fu_2104_p2;
wire   [7:0] shl_ln127_6_fu_2110_p3;
wire   [9:0] zext_ln127_8_fu_2118_p1;
wire   [4:0] or_ln127_1_fu_2127_p2;
wire   [7:0] shl_ln127_7_fu_2133_p3;
wire   [9:0] zext_ln127_9_fu_2141_p1;
wire   [9:0] add_ln127_5_fu_2145_p2;
wire   [767:0] shl_ln127_2_fu_2154_p2;
wire   [767:0] xor_ln127_3_fu_2160_p2;
wire   [767:0] zext_ln127_3_fu_2194_p1;
wire   [767:0] lshr_ln127_2_fu_2197_p2;
wire   [767:0] lshr_ln127_3_fu_2206_p2;
wire   [7:0] trunc_ln127_4_fu_2210_p1;
wire   [7:0] trunc_ln127_3_fu_2202_p1;
wire   [7:0] xor_ln127_2_fu_2214_p2;
wire   [767:0] zext_ln127_5_fu_2220_p1;
wire   [767:0] shl_ln127_3_fu_2224_p2;
wire   [4:0] add_ln128_fu_2234_p2;
wire   [7:0] shl_ln128_4_fu_2239_p3;
wire   [9:0] zext_ln128_6_fu_2247_p1;
wire   [9:0] add_ln128_1_fu_2251_p2;
wire   [767:0] or_ln127_2_fu_2229_p2;
wire   [767:0] zext_ln128_fu_2256_p1;
wire   [767:0] lshr_ln128_fu_2260_p2;
wire   [4:0] or_ln128_fu_2270_p2;
wire   [7:0] shl_ln128_5_fu_2275_p3;
wire   [9:0] zext_ln128_7_fu_2283_p1;
wire   [9:0] add_ln128_2_fu_2287_p2;
wire   [767:0] zext_ln128_1_fu_2292_p1;
wire   [767:0] lshr_ln128_1_fu_2296_p2;
wire   [7:0] trunc_ln128_1_fu_2302_p1;
wire   [7:0] trunc_ln128_fu_2266_p1;
wire   [7:0] xor_ln128_fu_2306_p2;
wire   [767:0] zext_ln128_2_fu_2318_p1;
wire   [767:0] shl_ln128_fu_2312_p2;
wire   [767:0] xor_ln128_1_fu_2328_p2;
wire   [767:0] shl_ln128_1_fu_2322_p2;
wire   [767:0] and_ln128_fu_2334_p2;
wire   [4:0] add_ln128_3_fu_2346_p2;
wire   [7:0] shl_ln128_6_fu_2351_p3;
wire   [9:0] zext_ln128_8_fu_2359_p1;
wire   [9:0] add_ln128_4_fu_2363_p2;
wire   [767:0] zext_ln128_3_fu_2368_p1;
wire   [767:0] lshr_ln128_2_fu_2372_p2;
wire   [4:0] or_ln128_2_fu_2381_p2;
wire   [7:0] shl_ln128_7_fu_2386_p3;
wire   [9:0] zext_ln128_9_fu_2394_p1;
wire   [9:0] add_ln128_5_fu_2398_p2;
wire   [767:0] zext_ln128_4_fu_2403_p1;
wire   [767:0] lshr_ln128_3_fu_2407_p2;
wire   [7:0] trunc_ln128_3_fu_2412_p1;
wire   [7:0] trunc_ln128_2_fu_2377_p1;
wire   [7:0] xor_ln128_2_fu_2416_p2;
wire   [767:0] zext_ln128_5_fu_2428_p1;
wire   [767:0] shl_ln128_2_fu_2422_p2;
wire   [767:0] xor_ln128_3_fu_2438_p2;
wire   [767:0] shl_ln128_3_fu_2432_p2;
wire   [767:0] and_ln128_1_fu_2444_p2;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_rj_sbox_fu_272_ap_start_reg = 1'b0;
end

aes256_encrypt_ecb_rj_sbox grp_rj_sbox_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rj_sbox_fu_272_ap_start),
    .ap_done(grp_rj_sbox_fu_272_ap_done),
    .ap_idle(grp_rj_sbox_fu_272_ap_idle),
    .ap_ready(grp_rj_sbox_fu_272_ap_ready),
    .x(grp_rj_sbox_fu_272_x),
    .ap_return(grp_rj_sbox_fu_272_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rj_sbox_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
            grp_rj_sbox_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_rj_sbox_fu_272_ap_ready == 1'b1)) begin
            grp_rj_sbox_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        empty_22_fu_250 <= or_ln8_fu_1968_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        empty_22_fu_250 <= or_ln128_3_fu_2449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        empty_fu_242 <= or_ln3_fu_817_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        empty_fu_242 <= or_ln121_3_fu_1459_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (tmp_32_fu_833_p3 == 1'd1))) begin
        i_6_fu_246 <= 6'd20;
    end else if (((tmp_33_fu_1984_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        i_6_fu_246 <= add_ln127_6_fu_2172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_238 <= 5'd4;
    end else if (((1'b1 == ap_CS_fsm_state10) & (tmp_32_fu_833_p3 == 1'd0))) begin
        i_fu_238 <= add_ln120_6_fu_1035_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln114_reg_2510 <= add_ln114_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln115_reg_2543 <= add_ln115_fu_399_p2;
        and_ln114_reg_2527 <= and_ln114_fu_372_p2;
        or_ln114_reg_2532 <= or_ln114_fu_383_p2;
        tmp_8_reg_2538 <= {{and_ln114_fu_372_p2[767:520]}};
        xor_ln118_reg_2548 <= xor_ln118_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln116_reg_2580 <= add_ln116_fu_557_p2;
        and_ln115_reg_2564 <= and_ln115_fu_530_p2;
        or_ln115_reg_2569 <= or_ln115_fu_541_p2;
        tmp_10_reg_2575 <= {{and_ln115_fu_530_p2[767:528]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln117_reg_2612 <= add_ln117_fu_687_p2;
        and_ln116_reg_2596 <= and_ln116_fu_660_p2;
        or_ln116_reg_2601 <= or_ln116_fu_671_p2;
        tmp_13_reg_2607 <= {{and_ln116_fu_660_p2[767:536]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (tmp_32_fu_833_p3 == 1'd0))) begin
        add_ln120_4_reg_2650 <= add_ln120_4_fu_1007_p2;
        add_ln120_5_reg_2655 <= add_ln120_5_fu_1030_p2;
        or_ln120_3_reg_2639 <= or_ln120_3_fu_973_p2;
        tmp_18_reg_2645 <= {{and_ln120_fu_961_p2[767:640]}};
        trunc_ln120_reg_2631 <= trunc_ln120_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (tmp_32_fu_833_p3 == 1'd1))) begin
        add_ln122_reg_2675 <= add_ln122_fu_1046_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln123_reg_2719 <= add_ln123_fu_1578_p2;
        and_ln122_reg_2703 <= and_ln122_fu_1551_p2;
        or_ln122_reg_2708 <= or_ln122_fu_1562_p2;
        tmp_22_reg_2714 <= {{and_ln122_fu_1551_p2[767:648]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln124_reg_2751 <= add_ln124_fu_1708_p2;
        and_ln123_reg_2735 <= and_ln123_fu_1681_p2;
        or_ln123_reg_2740 <= or_ln123_fu_1692_p2;
        tmp_25_reg_2746 <= {{and_ln123_fu_1681_p2[767:656]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln125_reg_2783 <= add_ln125_fu_1838_p2;
        and_ln124_reg_2767 <= and_ln124_fu_1811_p2;
        or_ln124_reg_2772 <= or_ln124_fu_1822_p2;
        tmp_28_reg_2778 <= {{and_ln124_fu_1811_p2[767:664]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_fu_1984_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        add_ln127_4_reg_2816 <= add_ln127_4_fu_2122_p2;
        and_ln127_1_reg_2827 <= and_ln127_1_fu_2166_p2;
        or_ln127_reg_2810 <= or_ln127_fu_2098_p2;
        trunc_ln127_reg_2802 <= trunc_ln127_fu_1992_p1;
        zext_ln127_4_reg_2821[9 : 0] <= zext_ln127_4_fu_2150_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        or_ln121_4_reg_2680 <= or_ln121_4_fu_1294_p2;
        tmp_20_reg_2686 <= {{and_ln121_fu_1282_p2[767:640]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        or_ln128_1_reg_2832 <= or_ln128_1_fu_2340_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        or_ln1_reg_2585 <= or_ln1_fu_562_p3;
        trunc_ln116_reg_2591 <= trunc_ln116_fu_577_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        or_ln2_reg_2617 <= or_ln2_fu_692_p3;
        trunc_ln117_reg_2623 <= trunc_ln117_fu_707_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        or_ln5_reg_2724 <= or_ln5_fu_1583_p3;
        trunc_ln123_reg_2730 <= trunc_ln123_fu_1598_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        or_ln6_reg_2756 <= or_ln6_fu_1713_p3;
        trunc_ln124_reg_2762 <= trunc_ln124_fu_1728_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        or_ln7_reg_2788 <= or_ln7_fu_1843_p3;
        trunc_ln125_reg_2794 <= trunc_ln125_fu_1858_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        or_ln_reg_2553 <= or_ln_fu_432_p3;
        trunc_ln115_reg_2559 <= trunc_ln115_fu_447_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_load_reg_2691 <= empty_fu_242;
        trunc_ln122_reg_2698 <= trunc_ln122_fu_1481_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln114_reg_2522 <= trunc_ln114_fu_303_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_rj_sbox_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_33_fu_1984_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_33_fu_1984_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_rj_sbox_fu_272_x = trunc_ln125_reg_2794;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_rj_sbox_fu_272_x = trunc_ln124_reg_2762;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_rj_sbox_fu_272_x = trunc_ln123_reg_2730;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_rj_sbox_fu_272_x = trunc_ln122_reg_2698;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_rj_sbox_fu_272_x = trunc_ln117_reg_2623;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_rj_sbox_fu_272_x = trunc_ln116_reg_2591;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_rj_sbox_fu_272_x = trunc_ln115_reg_2559;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_rj_sbox_fu_272_x = trunc_ln114_reg_2522;
    end else begin
        grp_rj_sbox_fu_272_x = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (tmp_32_fu_833_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_rj_sbox_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_33_fu_1984_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_283_p2 = (k_idx + 10'd232);

assign add_ln115_1_fu_461_p2 = (k_idx + 10'd8);

assign add_ln115_fu_399_p2 = (k_idx + 10'd240);

assign add_ln116_1_fu_591_p2 = (k_idx + 10'd16);

assign add_ln116_fu_557_p2 = (k_idx + 10'd248);

assign add_ln117_1_fu_721_p2 = (k_idx + 10'd24);

assign add_ln117_fu_687_p2 = (k_idx + 10'd224);

assign add_ln120_1_fu_863_p2 = (zext_ln120_2_fu_859_p1 + k_idx);

assign add_ln120_2_fu_894_p2 = (zext_ln120_5_fu_890_p1 + k_idx);

assign add_ln120_3_fu_989_p2 = ($signed(trunc_ln120_fu_841_p1) + $signed(4'd13));

assign add_ln120_4_fu_1007_p2 = (zext_ln120_9_fu_1003_p1 + k_idx);

assign add_ln120_5_fu_1030_p2 = (zext_ln120_10_fu_1026_p1 + k_idx);

assign add_ln120_6_fu_1035_p2 = (i_fu_238 + 5'd4);

assign add_ln120_fu_845_p2 = ($signed(trunc_ln120_fu_841_p1) + $signed(4'd12));

assign add_ln121_1_fu_1183_p2 = (zext_ln121_2_fu_1179_p1 + k_idx);

assign add_ln121_2_fu_1219_p2 = (zext_ln121_5_fu_1215_p1 + k_idx);

assign add_ln121_3_fu_1316_p2 = ($signed(trunc_ln120_reg_2631) + $signed(4'd15));

assign add_ln121_4_fu_1333_p2 = (zext_ln121_9_fu_1329_p1 + k_idx);

assign add_ln121_5_fu_1369_p2 = (zext_ln121_10_fu_1365_p1 + k_idx);

assign add_ln121_fu_1166_p2 = ($signed(trunc_ln120_reg_2631) + $signed(4'd14));

assign add_ln122_1_fu_1486_p2 = (k_idx + 10'd128);

assign add_ln122_fu_1046_p2 = (k_idx + 10'd96);

assign add_ln123_1_fu_1612_p2 = (k_idx + 10'd136);

assign add_ln123_fu_1578_p2 = (k_idx + 10'd104);

assign add_ln124_1_fu_1742_p2 = (k_idx + 10'd144);

assign add_ln124_fu_1708_p2 = (k_idx + 10'd112);

assign add_ln125_1_fu_1872_p2 = (k_idx + 10'd152);

assign add_ln125_fu_1838_p2 = (k_idx + 10'd120);

assign add_ln127_1_fu_2014_p2 = (zext_ln127_6_fu_2010_p1 + k_idx);

assign add_ln127_2_fu_2045_p2 = (zext_ln127_7_fu_2041_p1 + k_idx);

assign add_ln127_3_fu_2104_p2 = ($signed(trunc_ln127_fu_1992_p1) + $signed(5'd29));

assign add_ln127_4_fu_2122_p2 = (zext_ln127_8_fu_2118_p1 + k_idx);

assign add_ln127_5_fu_2145_p2 = (zext_ln127_9_fu_2141_p1 + k_idx);

assign add_ln127_6_fu_2172_p2 = (i_6_fu_246 + 6'd4);

assign add_ln127_fu_1996_p2 = ($signed(trunc_ln127_fu_1992_p1) + $signed(5'd28));

assign add_ln128_1_fu_2251_p2 = (zext_ln128_6_fu_2247_p1 + k_idx);

assign add_ln128_2_fu_2287_p2 = (zext_ln128_7_fu_2283_p1 + k_idx);

assign add_ln128_3_fu_2346_p2 = ($signed(trunc_ln127_reg_2802) + $signed(5'd31));

assign add_ln128_4_fu_2363_p2 = (zext_ln128_8_fu_2359_p1 + k_idx);

assign add_ln128_5_fu_2398_p2 = (zext_ln128_9_fu_2394_p1 + k_idx);

assign add_ln128_fu_2234_p2 = ($signed(trunc_ln127_reg_2802) + $signed(5'd30));

assign and_ln114_1_fu_377_p2 = (trunc_ln114_3_fu_368_p1 & trunc_ln114_2_fu_365_p1);

assign and_ln114_fu_372_p2 = (sext_ln114_fu_361_p1 & p_read);

assign and_ln115_1_fu_535_p2 = (trunc_ln115_2_fu_519_p1 & tmp_s_fu_523_p3);

assign and_ln115_fu_530_p2 = (sext_ln115_fu_515_p1 & or_ln_reg_2553);

assign and_ln116_1_fu_665_p2 = (trunc_ln116_2_fu_649_p1 & tmp_12_fu_653_p3);

assign and_ln116_fu_660_p2 = (sext_ln116_fu_645_p1 & or_ln1_reg_2585);

assign and_ln117_1_fu_795_p2 = (trunc_ln117_2_fu_779_p1 & tmp_15_fu_783_p3);

assign and_ln117_fu_790_p2 = (sext_ln117_fu_775_p1 & or_ln2_reg_2617);

assign and_ln120_1_fu_1131_p2 = (sext_ln120_1_fu_1123_p1 & or_ln4_fu_1056_p3);

assign and_ln120_2_fu_967_p2 = (trunc_ln120_4_fu_957_p1 & trunc_ln120_3_fu_953_p1);

assign and_ln120_3_fu_1137_p2 = (trunc_ln120_7_fu_1127_p1 & or_ln120_3_reg_2639);

assign and_ln120_fu_961_p2 = (sext_ln120_fu_949_p1 & empty_fu_242);

assign and_ln121_1_fu_1432_p2 = (sext_ln121_1_fu_1424_p1 & or_ln121_1_fu_1310_p3);

assign and_ln121_2_fu_1288_p2 = (trunc_ln121_2_fu_1278_p1 & or_ln120_fu_1142_p2);

assign and_ln121_3_fu_1438_p2 = (trunc_ln121_5_fu_1428_p1 & or_ln121_4_reg_2680);

assign and_ln121_fu_1282_p2 = (sext_ln121_fu_1274_p1 & or_ln120_2_fu_1158_p3);

assign and_ln122_1_fu_1556_p2 = (trunc_ln122_3_fu_1548_p1 & trunc_ln122_2_fu_1544_p1);

assign and_ln122_fu_1551_p2 = (sext_ln122_fu_1540_p1 & p_load_reg_2691);

assign and_ln123_1_fu_1686_p2 = (trunc_ln123_2_fu_1670_p1 & tmp_24_fu_1674_p3);

assign and_ln123_fu_1681_p2 = (sext_ln123_fu_1666_p1 & or_ln5_reg_2724);

assign and_ln124_1_fu_1816_p2 = (trunc_ln124_2_fu_1800_p1 & tmp_27_fu_1804_p3);

assign and_ln124_fu_1811_p2 = (sext_ln124_fu_1796_p1 & or_ln6_reg_2756);

assign and_ln125_1_fu_1946_p2 = (trunc_ln125_2_fu_1930_p1 & tmp_30_fu_1934_p3);

assign and_ln125_fu_1941_p2 = (sext_ln125_fu_1926_p1 & or_ln7_reg_2788);

assign and_ln127_1_fu_2166_p2 = (xor_ln127_3_fu_2160_p2 & or_ln127_fu_2098_p2);

assign and_ln127_fu_2092_p2 = (xor_ln127_1_fu_2086_p2 & empty_22_fu_250);

assign and_ln128_1_fu_2444_p2 = (xor_ln128_3_fu_2438_p2 & or_ln128_1_reg_2832);

assign and_ln128_fu_2334_p2 = (xor_ln128_1_fu_2328_p2 & or_ln127_2_fu_2229_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return_0 = empty_22_fu_250;

assign ap_return_1 = xor_ln118_reg_2548;

assign grp_rj_sbox_fu_272_ap_start = grp_rj_sbox_fu_272_ap_start_reg;

assign lshr_ln114_1_fu_314_p2 = p_read >> zext_ln114_1_fu_308_p1;

assign lshr_ln114_fu_297_p2 = p_read >> zext_ln114_fu_294_p1;

assign lshr_ln115_1_fu_474_p2 = or_ln_reg_2553 >> zext_ln115_1_fu_466_p1;

assign lshr_ln115_fu_441_p2 = or_ln_fu_432_p3 >> zext_ln115_fu_438_p1;

assign lshr_ln116_1_fu_604_p2 = or_ln1_reg_2585 >> zext_ln116_1_fu_596_p1;

assign lshr_ln116_fu_571_p2 = or_ln1_fu_562_p3 >> zext_ln116_fu_568_p1;

assign lshr_ln117_1_fu_734_p2 = or_ln2_reg_2617 >> zext_ln117_1_fu_726_p1;

assign lshr_ln117_fu_701_p2 = or_ln2_fu_692_p3 >> zext_ln117_fu_698_p1;

assign lshr_ln120_1_fu_907_p2 = empty_fu_242 >> zext_ln120_1_fu_899_p1;

assign lshr_ln120_2_fu_1065_p2 = or_ln4_fu_1056_p3 >> zext_ln120_3_fu_1062_p1;

assign lshr_ln120_3_fu_1081_p2 = or_ln4_fu_1056_p3 >> zext_ln120_4_fu_1075_p1;

assign lshr_ln120_fu_872_p2 = empty_fu_242 >> zext_ln120_fu_868_p1;

assign lshr_ln121_1_fu_1232_p2 = or_ln120_2_fu_1158_p3 >> zext_ln121_1_fu_1224_p1;

assign lshr_ln121_2_fu_1342_p2 = or_ln121_1_fu_1310_p3 >> zext_ln121_3_fu_1338_p1;

assign lshr_ln121_3_fu_1382_p2 = or_ln121_1_fu_1310_p3 >> zext_ln121_4_fu_1374_p1;

assign lshr_ln121_fu_1192_p2 = or_ln120_2_fu_1158_p3 >> zext_ln121_fu_1188_p1;

assign lshr_ln122_1_fu_1499_p2 = p_load_reg_2691 >> zext_ln122_1_fu_1491_p1;

assign lshr_ln122_fu_1475_p2 = empty_fu_242 >> zext_ln122_fu_1472_p1;

assign lshr_ln123_1_fu_1625_p2 = or_ln5_reg_2724 >> zext_ln123_1_fu_1617_p1;

assign lshr_ln123_fu_1592_p2 = or_ln5_fu_1583_p3 >> zext_ln123_fu_1589_p1;

assign lshr_ln124_1_fu_1755_p2 = or_ln6_reg_2756 >> zext_ln124_1_fu_1747_p1;

assign lshr_ln124_fu_1722_p2 = or_ln6_fu_1713_p3 >> zext_ln124_fu_1719_p1;

assign lshr_ln125_1_fu_1885_p2 = or_ln7_reg_2788 >> zext_ln125_1_fu_1877_p1;

assign lshr_ln125_fu_1852_p2 = or_ln7_fu_1843_p3 >> zext_ln125_fu_1849_p1;

assign lshr_ln127_1_fu_2054_p2 = empty_22_fu_250 >> zext_ln127_1_fu_2050_p1;

assign lshr_ln127_2_fu_2197_p2 = or_ln127_reg_2810 >> zext_ln127_3_fu_2194_p1;

assign lshr_ln127_3_fu_2206_p2 = or_ln127_reg_2810 >> zext_ln127_4_reg_2821;

assign lshr_ln127_fu_2023_p2 = empty_22_fu_250 >> zext_ln127_fu_2019_p1;

assign lshr_ln128_1_fu_2296_p2 = or_ln127_2_fu_2229_p2 >> zext_ln128_1_fu_2292_p1;

assign lshr_ln128_2_fu_2372_p2 = or_ln128_1_reg_2832 >> zext_ln128_3_fu_2368_p1;

assign lshr_ln128_3_fu_2407_p2 = or_ln128_1_reg_2832 >> zext_ln128_4_fu_2403_p1;

assign lshr_ln128_fu_2260_p2 = or_ln127_2_fu_2229_p2 >> zext_ln128_fu_2256_p1;

assign or_ln114_fu_383_p2 = (shl_ln114_1_fu_349_p2 | and_ln114_1_fu_377_p2);

assign or_ln115_fu_541_p2 = (shl_ln115_1_fu_503_p2 | and_ln115_1_fu_535_p2);

assign or_ln116_fu_671_p2 = (shl_ln116_1_fu_633_p2 | and_ln116_1_fu_665_p2);

assign or_ln117_fu_801_p2 = (shl_ln117_1_fu_763_p2 | and_ln117_1_fu_795_p2);

assign or_ln120_1_fu_1012_p2 = (trunc_ln120_fu_841_p1 | 4'd1);

assign or_ln120_2_fu_1158_p3 = {{tmp_19_fu_1148_p4}, {or_ln120_fu_1142_p2}};

assign or_ln120_3_fu_973_p2 = (shl_ln120_1_fu_937_p2 | and_ln120_2_fu_967_p2);

assign or_ln120_fu_1142_p2 = (shl_ln120_3_fu_1111_p2 | and_ln120_3_fu_1137_p2);

assign or_ln121_1_fu_1310_p3 = {{tmp_20_reg_2686}, {or_ln121_4_reg_2680}};

assign or_ln121_2_fu_1352_p2 = (trunc_ln120_reg_2631 | 4'd3);

assign or_ln121_3_fu_1459_p3 = {{tmp_21_fu_1449_p4}, {or_ln121_5_fu_1443_p2}};

assign or_ln121_4_fu_1294_p2 = (shl_ln121_1_fu_1262_p2 | and_ln121_2_fu_1288_p2);

assign or_ln121_5_fu_1443_p2 = (shl_ln121_3_fu_1412_p2 | and_ln121_3_fu_1438_p2);

assign or_ln121_fu_1202_p2 = (trunc_ln120_reg_2631 | 4'd2);

assign or_ln122_fu_1562_p2 = (shl_ln122_1_fu_1528_p2 | and_ln122_1_fu_1556_p2);

assign or_ln123_fu_1692_p2 = (shl_ln123_1_fu_1654_p2 | and_ln123_1_fu_1686_p2);

assign or_ln124_fu_1822_p2 = (shl_ln124_1_fu_1784_p2 | and_ln124_1_fu_1816_p2);

assign or_ln125_fu_1952_p2 = (shl_ln125_1_fu_1914_p2 | and_ln125_1_fu_1946_p2);

assign or_ln127_1_fu_2127_p2 = (trunc_ln127_fu_1992_p1 | 5'd1);

assign or_ln127_2_fu_2229_p2 = (shl_ln127_3_fu_2224_p2 | and_ln127_1_reg_2827);

assign or_ln127_fu_2098_p2 = (shl_ln127_1_fu_2080_p2 | and_ln127_fu_2092_p2);

assign or_ln128_1_fu_2340_p2 = (shl_ln128_1_fu_2322_p2 | and_ln128_fu_2334_p2);

assign or_ln128_2_fu_2381_p2 = (trunc_ln127_reg_2802 | 5'd3);

assign or_ln128_3_fu_2449_p2 = (shl_ln128_3_fu_2432_p2 | and_ln128_1_fu_2444_p2);

assign or_ln128_fu_2270_p2 = (trunc_ln127_reg_2802 | 5'd2);

assign or_ln1_fu_562_p3 = {{tmp_10_reg_2575}, {or_ln115_reg_2569}};

assign or_ln2_fu_692_p3 = {{tmp_13_reg_2607}, {or_ln116_reg_2601}};

assign or_ln3_fu_817_p3 = {{tmp_16_fu_807_p4}, {or_ln117_fu_801_p2}};

assign or_ln4_fu_1056_p3 = {{tmp_18_reg_2645}, {or_ln120_3_reg_2639}};

assign or_ln5_fu_1583_p3 = {{tmp_22_reg_2714}, {or_ln122_reg_2708}};

assign or_ln6_fu_1713_p3 = {{tmp_25_reg_2746}, {or_ln123_reg_2740}};

assign or_ln7_fu_1843_p3 = {{tmp_28_reg_2778}, {or_ln124_reg_2772}};

assign or_ln8_fu_1968_p3 = {{tmp_31_fu_1958_p4}, {or_ln125_fu_1952_p2}};

assign or_ln_fu_432_p3 = {{tmp_8_reg_2538}, {or_ln114_reg_2532}};

assign select_ln118_fu_418_p3 = ((tmp_17_fu_410_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign sext_ln114_fu_361_p1 = xor_ln114_2_fu_355_p2;

assign sext_ln115_fu_515_p1 = xor_ln115_1_fu_509_p2;

assign sext_ln116_fu_645_p1 = xor_ln116_1_fu_639_p2;

assign sext_ln117_fu_775_p1 = xor_ln117_1_fu_769_p2;

assign sext_ln120_1_fu_1123_p1 = xor_ln120_3_fu_1117_p2;

assign sext_ln120_fu_949_p1 = xor_ln120_1_fu_943_p2;

assign sext_ln121_1_fu_1424_p1 = xor_ln121_3_fu_1418_p2;

assign sext_ln121_fu_1274_p1 = xor_ln121_1_fu_1268_p2;

assign sext_ln122_fu_1540_p1 = xor_ln122_1_fu_1534_p2;

assign sext_ln123_fu_1666_p1 = xor_ln123_1_fu_1660_p2;

assign sext_ln124_fu_1796_p1 = xor_ln124_1_fu_1790_p2;

assign sext_ln125_fu_1926_p1 = xor_ln125_1_fu_1920_p2;

assign shl_ln114_1_fu_349_p2 = zext_ln114_4_fu_345_p1 << zext_ln114_2_fu_311_p1;

assign shl_ln114_fu_335_p2 = 520'd255 << zext_ln114_2_fu_311_p1;

assign shl_ln115_1_fu_503_p2 = zext_ln115_4_fu_499_p1 << zext_ln115_2_fu_470_p1;

assign shl_ln115_fu_489_p2 = 528'd255 << zext_ln115_2_fu_470_p1;

assign shl_ln116_1_fu_633_p2 = zext_ln116_4_fu_629_p1 << zext_ln116_2_fu_600_p1;

assign shl_ln116_fu_619_p2 = 536'd255 << zext_ln116_2_fu_600_p1;

assign shl_ln117_1_fu_763_p2 = zext_ln117_4_fu_759_p1 << zext_ln117_2_fu_730_p1;

assign shl_ln117_fu_749_p2 = 544'd255 << zext_ln117_2_fu_730_p1;

assign shl_ln118_fu_404_p2 = rc_read << 8'd1;

assign shl_ln120_1_fu_937_p2 = zext_ln120_8_fu_933_p1 << zext_ln120_6_fu_903_p1;

assign shl_ln120_2_fu_1097_p2 = 640'd255 << zext_ln120_11_fu_1078_p1;

assign shl_ln120_3_fu_1111_p2 = zext_ln120_13_fu_1107_p1 << zext_ln120_11_fu_1078_p1;

assign shl_ln120_4_fu_851_p3 = {{add_ln120_fu_845_p2}, {3'd0}};

assign shl_ln120_5_fu_882_p3 = {{trunc_ln120_fu_841_p1}, {3'd0}};

assign shl_ln120_6_fu_995_p3 = {{add_ln120_3_fu_989_p2}, {3'd0}};

assign shl_ln120_7_fu_1018_p3 = {{or_ln120_1_fu_1012_p2}, {3'd0}};

assign shl_ln120_fu_923_p2 = 640'd255 << zext_ln120_6_fu_903_p1;

assign shl_ln121_1_fu_1262_p2 = zext_ln121_8_fu_1258_p1 << zext_ln121_6_fu_1228_p1;

assign shl_ln121_2_fu_1398_p2 = 640'd255 << zext_ln121_11_fu_1378_p1;

assign shl_ln121_3_fu_1412_p2 = zext_ln121_13_fu_1408_p1 << zext_ln121_11_fu_1378_p1;

assign shl_ln121_4_fu_1171_p3 = {{add_ln121_fu_1166_p2}, {3'd0}};

assign shl_ln121_5_fu_1207_p3 = {{or_ln121_fu_1202_p2}, {3'd0}};

assign shl_ln121_6_fu_1321_p3 = {{add_ln121_3_fu_1316_p2}, {3'd0}};

assign shl_ln121_7_fu_1357_p3 = {{or_ln121_2_fu_1352_p2}, {3'd0}};

assign shl_ln121_fu_1248_p2 = 640'd255 << zext_ln121_6_fu_1228_p1;

assign shl_ln122_1_fu_1528_p2 = zext_ln122_4_fu_1524_p1 << zext_ln122_2_fu_1495_p1;

assign shl_ln122_fu_1514_p2 = 648'd255 << zext_ln122_2_fu_1495_p1;

assign shl_ln123_1_fu_1654_p2 = zext_ln123_4_fu_1650_p1 << zext_ln123_2_fu_1621_p1;

assign shl_ln123_fu_1640_p2 = 656'd255 << zext_ln123_2_fu_1621_p1;

assign shl_ln124_1_fu_1784_p2 = zext_ln124_4_fu_1780_p1 << zext_ln124_2_fu_1751_p1;

assign shl_ln124_fu_1770_p2 = 664'd255 << zext_ln124_2_fu_1751_p1;

assign shl_ln125_1_fu_1914_p2 = zext_ln125_4_fu_1910_p1 << zext_ln125_2_fu_1881_p1;

assign shl_ln125_fu_1900_p2 = 672'd255 << zext_ln125_2_fu_1881_p1;

assign shl_ln127_1_fu_2080_p2 = zext_ln127_2_fu_2076_p1 << zext_ln127_1_fu_2050_p1;

assign shl_ln127_2_fu_2154_p2 = 768'd255 << zext_ln127_4_fu_2150_p1;

assign shl_ln127_3_fu_2224_p2 = zext_ln127_5_fu_2220_p1 << zext_ln127_4_reg_2821;

assign shl_ln127_4_fu_2002_p3 = {{add_ln127_fu_1996_p2}, {3'd0}};

assign shl_ln127_5_fu_2033_p3 = {{trunc_ln127_fu_1992_p1}, {3'd0}};

assign shl_ln127_6_fu_2110_p3 = {{add_ln127_3_fu_2104_p2}, {3'd0}};

assign shl_ln127_7_fu_2133_p3 = {{or_ln127_1_fu_2127_p2}, {3'd0}};

assign shl_ln127_fu_2070_p2 = 768'd255 << zext_ln127_1_fu_2050_p1;

assign shl_ln128_1_fu_2322_p2 = zext_ln128_2_fu_2318_p1 << zext_ln128_1_fu_2292_p1;

assign shl_ln128_2_fu_2422_p2 = 768'd255 << zext_ln128_4_fu_2403_p1;

assign shl_ln128_3_fu_2432_p2 = zext_ln128_5_fu_2428_p1 << zext_ln128_4_fu_2403_p1;

assign shl_ln128_4_fu_2239_p3 = {{add_ln128_fu_2234_p2}, {3'd0}};

assign shl_ln128_5_fu_2275_p3 = {{or_ln128_fu_2270_p2}, {3'd0}};

assign shl_ln128_6_fu_2351_p3 = {{add_ln128_3_fu_2346_p2}, {3'd0}};

assign shl_ln128_7_fu_2386_p3 = {{or_ln128_2_fu_2381_p2}, {3'd0}};

assign shl_ln128_fu_2312_p2 = 768'd255 << zext_ln128_1_fu_2292_p1;

assign tmp_11_fu_582_p4 = {{and_ln115_reg_2564[535:528]}};

assign tmp_12_fu_653_p3 = {{tmp_11_fu_582_p4}, {or_ln115_reg_2569}};

assign tmp_14_fu_712_p4 = {{and_ln116_reg_2596[543:536]}};

assign tmp_15_fu_783_p3 = {{tmp_14_fu_712_p4}, {or_ln116_reg_2601}};

assign tmp_16_fu_807_p4 = {{and_ln117_fu_790_p2[767:544]}};

assign tmp_17_fu_410_p3 = rc_read[32'd7];

assign tmp_19_fu_1148_p4 = {{and_ln120_1_fu_1131_p2[767:640]}};

assign tmp_21_fu_1449_p4 = {{and_ln121_1_fu_1432_p2[767:640]}};

assign tmp_23_fu_1603_p4 = {{and_ln122_reg_2703[655:648]}};

assign tmp_24_fu_1674_p3 = {{tmp_23_fu_1603_p4}, {or_ln122_reg_2708}};

assign tmp_26_fu_1733_p4 = {{and_ln123_reg_2735[663:656]}};

assign tmp_27_fu_1804_p3 = {{tmp_26_fu_1733_p4}, {or_ln123_reg_2740}};

assign tmp_29_fu_1863_p4 = {{and_ln124_reg_2767[671:664]}};

assign tmp_30_fu_1934_p3 = {{tmp_29_fu_1863_p4}, {or_ln124_reg_2772}};

assign tmp_31_fu_1958_p4 = {{and_ln125_fu_1941_p2[767:672]}};

assign tmp_32_fu_833_p3 = i_fu_238[32'd4];

assign tmp_33_fu_1984_p3 = i_6_fu_246[32'd5];

assign tmp_9_fu_452_p4 = {{and_ln114_reg_2527[527:520]}};

assign tmp_s_fu_523_p3 = {{tmp_9_fu_452_p4}, {or_ln114_reg_2532}};

assign trunc_ln114_1_fu_319_p1 = lshr_ln114_1_fu_314_p2[7:0];

assign trunc_ln114_2_fu_365_p1 = p_read[519:0];

assign trunc_ln114_3_fu_368_p1 = xor_ln114_2_fu_355_p2[519:0];

assign trunc_ln114_fu_303_p1 = lshr_ln114_fu_297_p2[7:0];

assign trunc_ln115_1_fu_479_p1 = lshr_ln115_1_fu_474_p2[7:0];

assign trunc_ln115_2_fu_519_p1 = xor_ln115_1_fu_509_p2[527:0];

assign trunc_ln115_fu_447_p1 = lshr_ln115_fu_441_p2[7:0];

assign trunc_ln116_1_fu_609_p1 = lshr_ln116_1_fu_604_p2[7:0];

assign trunc_ln116_2_fu_649_p1 = xor_ln116_1_fu_639_p2[535:0];

assign trunc_ln116_fu_577_p1 = lshr_ln116_fu_571_p2[7:0];

assign trunc_ln117_1_fu_739_p1 = lshr_ln117_1_fu_734_p2[7:0];

assign trunc_ln117_2_fu_779_p1 = xor_ln117_1_fu_769_p2[543:0];

assign trunc_ln117_fu_707_p1 = lshr_ln117_fu_701_p2[7:0];

assign trunc_ln120_1_fu_878_p1 = lshr_ln120_fu_872_p2[7:0];

assign trunc_ln120_2_fu_913_p1 = lshr_ln120_1_fu_907_p2[7:0];

assign trunc_ln120_3_fu_953_p1 = xor_ln120_1_fu_943_p2[639:0];

assign trunc_ln120_4_fu_957_p1 = empty_fu_242[639:0];

assign trunc_ln120_5_fu_1071_p1 = lshr_ln120_2_fu_1065_p2[7:0];

assign trunc_ln120_6_fu_1087_p1 = lshr_ln120_3_fu_1081_p2[7:0];

assign trunc_ln120_7_fu_1127_p1 = xor_ln120_3_fu_1117_p2[639:0];

assign trunc_ln120_fu_841_p1 = i_fu_238[3:0];

assign trunc_ln121_1_fu_1238_p1 = lshr_ln121_1_fu_1232_p2[7:0];

assign trunc_ln121_2_fu_1278_p1 = xor_ln121_1_fu_1268_p2[639:0];

assign trunc_ln121_3_fu_1348_p1 = lshr_ln121_2_fu_1342_p2[7:0];

assign trunc_ln121_4_fu_1388_p1 = lshr_ln121_3_fu_1382_p2[7:0];

assign trunc_ln121_5_fu_1428_p1 = xor_ln121_3_fu_1418_p2[639:0];

assign trunc_ln121_fu_1198_p1 = lshr_ln121_fu_1192_p2[7:0];

assign trunc_ln122_1_fu_1504_p1 = lshr_ln122_1_fu_1499_p2[7:0];

assign trunc_ln122_2_fu_1544_p1 = xor_ln122_1_fu_1534_p2[647:0];

assign trunc_ln122_3_fu_1548_p1 = p_load_reg_2691[647:0];

assign trunc_ln122_fu_1481_p1 = lshr_ln122_fu_1475_p2[7:0];

assign trunc_ln123_1_fu_1630_p1 = lshr_ln123_1_fu_1625_p2[7:0];

assign trunc_ln123_2_fu_1670_p1 = xor_ln123_1_fu_1660_p2[655:0];

assign trunc_ln123_fu_1598_p1 = lshr_ln123_fu_1592_p2[7:0];

assign trunc_ln124_1_fu_1760_p1 = lshr_ln124_1_fu_1755_p2[7:0];

assign trunc_ln124_2_fu_1800_p1 = xor_ln124_1_fu_1790_p2[663:0];

assign trunc_ln124_fu_1728_p1 = lshr_ln124_fu_1722_p2[7:0];

assign trunc_ln125_1_fu_1890_p1 = lshr_ln125_1_fu_1885_p2[7:0];

assign trunc_ln125_2_fu_1930_p1 = xor_ln125_1_fu_1920_p2[671:0];

assign trunc_ln125_fu_1858_p1 = lshr_ln125_fu_1852_p2[7:0];

assign trunc_ln127_1_fu_2029_p1 = lshr_ln127_fu_2023_p2[7:0];

assign trunc_ln127_2_fu_2060_p1 = lshr_ln127_1_fu_2054_p2[7:0];

assign trunc_ln127_3_fu_2202_p1 = lshr_ln127_2_fu_2197_p2[7:0];

assign trunc_ln127_4_fu_2210_p1 = lshr_ln127_3_fu_2206_p2[7:0];

assign trunc_ln127_fu_1992_p1 = i_6_fu_246[4:0];

assign trunc_ln128_1_fu_2302_p1 = lshr_ln128_1_fu_2296_p2[7:0];

assign trunc_ln128_2_fu_2377_p1 = lshr_ln128_2_fu_2372_p2[7:0];

assign trunc_ln128_3_fu_2412_p1 = lshr_ln128_3_fu_2407_p2[7:0];

assign trunc_ln128_fu_2266_p1 = lshr_ln128_fu_2260_p2[7:0];

assign xor_ln114_1_fu_329_p2 = (xor_ln114_fu_323_p2 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln114_2_fu_355_p2 = (zext_ln114_3_fu_341_p1 ^ 521'd6864797660130609714981900799081393217269435300143305409394463459185543183397656052122559640661454554977296311391480858037121987999716643812574028291115057151);

assign xor_ln114_fu_323_p2 = (trunc_ln114_1_fu_319_p1 ^ rc_read);

assign xor_ln115_1_fu_509_p2 = (zext_ln115_3_fu_495_p1 ^ 529'd1757388200993436087035366604564836663620975436836686184804982645551499054949799949343375268009332366074187855716219099657503228927927460816018951242525454630911);

assign xor_ln115_fu_483_p2 = (trunc_ln115_1_fu_479_p1 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln116_1_fu_639_p2 = (zext_ln116_3_fu_625_p1 ^ 537'd449891379454319638281053850768598185886969711830191663310075557261183758067148787031904068610389085714992091063352089512320826605549429968900851518086516385513471);

assign xor_ln116_fu_613_p2 = (trunc_ln116_1_fu_609_p1 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln117_1_fu_769_p2 = (zext_ln117_3_fu_755_p1 ^ 545'd115172193140305827399949785796761135587064246228529065807379342658863042065190089480167441564259605943037975312218134915154131611020654072038617988630148194691448831);

assign xor_ln117_fu_743_p2 = (trunc_ln117_1_fu_739_p1 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln118_fu_426_p2 = (shl_ln118_fu_404_p2 ^ select_ln118_fu_418_p3);

assign xor_ln120_1_fu_943_p2 = (zext_ln120_7_fu_929_p1 ^ 641'd9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551);

assign xor_ln120_2_fu_1091_p2 = (trunc_ln120_6_fu_1087_p1 ^ trunc_ln120_5_fu_1071_p1);

assign xor_ln120_3_fu_1117_p2 = (zext_ln120_12_fu_1103_p1 ^ 641'd9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551);

assign xor_ln120_fu_917_p2 = (trunc_ln120_2_fu_913_p1 ^ trunc_ln120_1_fu_878_p1);

assign xor_ln121_1_fu_1268_p2 = (zext_ln121_7_fu_1254_p1 ^ 641'd9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551);

assign xor_ln121_2_fu_1392_p2 = (trunc_ln121_4_fu_1388_p1 ^ trunc_ln121_3_fu_1348_p1);

assign xor_ln121_3_fu_1418_p2 = (zext_ln121_12_fu_1404_p1 ^ 641'd9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551);

assign xor_ln121_fu_1242_p2 = (trunc_ln121_fu_1198_p1 ^ trunc_ln121_1_fu_1238_p1);

assign xor_ln122_1_fu_1534_p2 = (zext_ln122_3_fu_1520_p1 ^ 649'd2335969596222563951944279862118549158345332995711262684456546569164428885610842821891027359394494156686664862501680336543072616817344224255105362595697773664385021273272455654442431586430261133311);

assign xor_ln122_fu_1508_p2 = (trunc_ln122_1_fu_1504_p1 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln123_1_fu_1660_p2 = (zext_ln123_3_fu_1646_p1 ^ 657'd598008216632976371697735644702348584536405246902083247220875921706093794716375762404103004004990504111786204800430166155026589905240121409306972824498630058082565445957748647537262486126146850127871);

assign xor_ln123_fu_1634_p2 = (trunc_ln123_1_fu_1630_p1 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln124_1_fu_1790_p2 = (zext_ln124_3_fu_1776_p1 ^ 665'd153090103458041951154620325043801237641319743206933311288544235956760011447392195175450369025277569052617268428910122535686807015741471080782585043071649294869136754165183653769539196448293593632735231);

assign xor_ln124_fu_1764_p2 = (trunc_ln124_1_fu_1760_p1 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln125_1_fu_1920_p2 = (zext_ln125_3_fu_1906_p1 ^ 673'd39191066485258739495582803211213116836177854260974927689867324404930562930532401964915294470471057677470020717800991369135822596029816596680341771026342219486499009066287015365002034290763159969980219391);

assign xor_ln125_fu_1894_p2 = (trunc_ln125_1_fu_1890_p1 ^ grp_rj_sbox_fu_272_ap_return);

assign xor_ln127_1_fu_2086_p2 = (shl_ln127_fu_2070_p2 ^ 768'd1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855);

assign xor_ln127_2_fu_2214_p2 = (trunc_ln127_4_fu_2210_p1 ^ trunc_ln127_3_fu_2202_p1);

assign xor_ln127_3_fu_2160_p2 = (shl_ln127_2_fu_2154_p2 ^ 768'd1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855);

assign xor_ln127_fu_2064_p2 = (trunc_ln127_2_fu_2060_p1 ^ trunc_ln127_1_fu_2029_p1);

assign xor_ln128_1_fu_2328_p2 = (shl_ln128_fu_2312_p2 ^ 768'd1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855);

assign xor_ln128_2_fu_2416_p2 = (trunc_ln128_3_fu_2412_p1 ^ trunc_ln128_2_fu_2377_p1);

assign xor_ln128_3_fu_2438_p2 = (shl_ln128_2_fu_2422_p2 ^ 768'd1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855);

assign xor_ln128_fu_2306_p2 = (trunc_ln128_fu_2266_p1 ^ trunc_ln128_1_fu_2302_p1);

assign zext_ln114_1_fu_308_p1 = k_idx;

assign zext_ln114_2_fu_311_p1 = k_idx;

assign zext_ln114_3_fu_341_p1 = shl_ln114_fu_335_p2;

assign zext_ln114_4_fu_345_p1 = xor_ln114_1_fu_329_p2;

assign zext_ln114_fu_294_p1 = add_ln114_reg_2510;

assign zext_ln115_1_fu_466_p1 = add_ln115_1_fu_461_p2;

assign zext_ln115_2_fu_470_p1 = add_ln115_1_fu_461_p2;

assign zext_ln115_3_fu_495_p1 = shl_ln115_fu_489_p2;

assign zext_ln115_4_fu_499_p1 = xor_ln115_fu_483_p2;

assign zext_ln115_fu_438_p1 = add_ln115_reg_2543;

assign zext_ln116_1_fu_596_p1 = add_ln116_1_fu_591_p2;

assign zext_ln116_2_fu_600_p1 = add_ln116_1_fu_591_p2;

assign zext_ln116_3_fu_625_p1 = shl_ln116_fu_619_p2;

assign zext_ln116_4_fu_629_p1 = xor_ln116_fu_613_p2;

assign zext_ln116_fu_568_p1 = add_ln116_reg_2580;

assign zext_ln117_1_fu_726_p1 = add_ln117_1_fu_721_p2;

assign zext_ln117_2_fu_730_p1 = add_ln117_1_fu_721_p2;

assign zext_ln117_3_fu_755_p1 = shl_ln117_fu_749_p2;

assign zext_ln117_4_fu_759_p1 = xor_ln117_fu_743_p2;

assign zext_ln117_fu_698_p1 = add_ln117_reg_2612;

assign zext_ln120_10_fu_1026_p1 = shl_ln120_7_fu_1018_p3;

assign zext_ln120_11_fu_1078_p1 = add_ln120_5_reg_2655;

assign zext_ln120_12_fu_1103_p1 = shl_ln120_2_fu_1097_p2;

assign zext_ln120_13_fu_1107_p1 = xor_ln120_2_fu_1091_p2;

assign zext_ln120_1_fu_899_p1 = add_ln120_2_fu_894_p2;

assign zext_ln120_2_fu_859_p1 = shl_ln120_4_fu_851_p3;

assign zext_ln120_3_fu_1062_p1 = add_ln120_4_reg_2650;

assign zext_ln120_4_fu_1075_p1 = add_ln120_5_reg_2655;

assign zext_ln120_5_fu_890_p1 = shl_ln120_5_fu_882_p3;

assign zext_ln120_6_fu_903_p1 = add_ln120_2_fu_894_p2;

assign zext_ln120_7_fu_929_p1 = shl_ln120_fu_923_p2;

assign zext_ln120_8_fu_933_p1 = xor_ln120_fu_917_p2;

assign zext_ln120_9_fu_1003_p1 = shl_ln120_6_fu_995_p3;

assign zext_ln120_fu_868_p1 = add_ln120_1_fu_863_p2;

assign zext_ln121_10_fu_1365_p1 = shl_ln121_7_fu_1357_p3;

assign zext_ln121_11_fu_1378_p1 = add_ln121_5_fu_1369_p2;

assign zext_ln121_12_fu_1404_p1 = shl_ln121_2_fu_1398_p2;

assign zext_ln121_13_fu_1408_p1 = xor_ln121_2_fu_1392_p2;

assign zext_ln121_1_fu_1224_p1 = add_ln121_2_fu_1219_p2;

assign zext_ln121_2_fu_1179_p1 = shl_ln121_4_fu_1171_p3;

assign zext_ln121_3_fu_1338_p1 = add_ln121_4_fu_1333_p2;

assign zext_ln121_4_fu_1374_p1 = add_ln121_5_fu_1369_p2;

assign zext_ln121_5_fu_1215_p1 = shl_ln121_5_fu_1207_p3;

assign zext_ln121_6_fu_1228_p1 = add_ln121_2_fu_1219_p2;

assign zext_ln121_7_fu_1254_p1 = shl_ln121_fu_1248_p2;

assign zext_ln121_8_fu_1258_p1 = xor_ln121_fu_1242_p2;

assign zext_ln121_9_fu_1329_p1 = shl_ln121_6_fu_1321_p3;

assign zext_ln121_fu_1188_p1 = add_ln121_1_fu_1183_p2;

assign zext_ln122_1_fu_1491_p1 = add_ln122_1_fu_1486_p2;

assign zext_ln122_2_fu_1495_p1 = add_ln122_1_fu_1486_p2;

assign zext_ln122_3_fu_1520_p1 = shl_ln122_fu_1514_p2;

assign zext_ln122_4_fu_1524_p1 = xor_ln122_fu_1508_p2;

assign zext_ln122_fu_1472_p1 = add_ln122_reg_2675;

assign zext_ln123_1_fu_1617_p1 = add_ln123_1_fu_1612_p2;

assign zext_ln123_2_fu_1621_p1 = add_ln123_1_fu_1612_p2;

assign zext_ln123_3_fu_1646_p1 = shl_ln123_fu_1640_p2;

assign zext_ln123_4_fu_1650_p1 = xor_ln123_fu_1634_p2;

assign zext_ln123_fu_1589_p1 = add_ln123_reg_2719;

assign zext_ln124_1_fu_1747_p1 = add_ln124_1_fu_1742_p2;

assign zext_ln124_2_fu_1751_p1 = add_ln124_1_fu_1742_p2;

assign zext_ln124_3_fu_1776_p1 = shl_ln124_fu_1770_p2;

assign zext_ln124_4_fu_1780_p1 = xor_ln124_fu_1764_p2;

assign zext_ln124_fu_1719_p1 = add_ln124_reg_2751;

assign zext_ln125_1_fu_1877_p1 = add_ln125_1_fu_1872_p2;

assign zext_ln125_2_fu_1881_p1 = add_ln125_1_fu_1872_p2;

assign zext_ln125_3_fu_1906_p1 = shl_ln125_fu_1900_p2;

assign zext_ln125_4_fu_1910_p1 = xor_ln125_fu_1894_p2;

assign zext_ln125_fu_1849_p1 = add_ln125_reg_2783;

assign zext_ln127_1_fu_2050_p1 = add_ln127_2_fu_2045_p2;

assign zext_ln127_2_fu_2076_p1 = xor_ln127_fu_2064_p2;

assign zext_ln127_3_fu_2194_p1 = add_ln127_4_reg_2816;

assign zext_ln127_4_fu_2150_p1 = add_ln127_5_fu_2145_p2;

assign zext_ln127_5_fu_2220_p1 = xor_ln127_2_fu_2214_p2;

assign zext_ln127_6_fu_2010_p1 = shl_ln127_4_fu_2002_p3;

assign zext_ln127_7_fu_2041_p1 = shl_ln127_5_fu_2033_p3;

assign zext_ln127_8_fu_2118_p1 = shl_ln127_6_fu_2110_p3;

assign zext_ln127_9_fu_2141_p1 = shl_ln127_7_fu_2133_p3;

assign zext_ln127_fu_2019_p1 = add_ln127_1_fu_2014_p2;

assign zext_ln128_1_fu_2292_p1 = add_ln128_2_fu_2287_p2;

assign zext_ln128_2_fu_2318_p1 = xor_ln128_fu_2306_p2;

assign zext_ln128_3_fu_2368_p1 = add_ln128_4_fu_2363_p2;

assign zext_ln128_4_fu_2403_p1 = add_ln128_5_fu_2398_p2;

assign zext_ln128_5_fu_2428_p1 = xor_ln128_2_fu_2416_p2;

assign zext_ln128_6_fu_2247_p1 = shl_ln128_4_fu_2239_p3;

assign zext_ln128_7_fu_2283_p1 = shl_ln128_5_fu_2275_p3;

assign zext_ln128_8_fu_2359_p1 = shl_ln128_6_fu_2351_p3;

assign zext_ln128_9_fu_2394_p1 = shl_ln128_7_fu_2386_p3;

assign zext_ln128_fu_2256_p1 = add_ln128_1_fu_2251_p2;

always @ (posedge ap_clk) begin
    zext_ln127_4_reg_2821[767:10] <= 758'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //aes256_encrypt_ecb_aes_expandEncKey
