<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5abab766aba0516daad8c91aeedbf1fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="system_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[7]"/>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[6]"/>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[5]"/>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[4]"/>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[3]"/>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[2]"/>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[1]"/>
        <net name="system_i/sinewave_gen_ip_sw_sinewave_out[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
