// Seed: 505008736
module module_0 (
    output wand id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3
    , id_19,
    output supply1 id_4,
    input tri id_5,
    output uwire id_6,
    input tri0 id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10,
    output uwire id_11,
    output uwire id_12,
    output tri1 id_13,
    output wor id_14,
    output tri0 id_15,
    output uwire id_16,
    input uwire id_17
);
  assign id_0 = id_19;
  assign module_1.id_3 = 0;
  wire id_20;
endmodule
module module_1 (
    output tri0 id_0
    , id_13,
    output wand id_1,
    output supply0 id_2,
    output wor id_3,
    output wire id_4,
    output logic id_5,
    input supply0 id_6,
    input logic id_7,
    output uwire id_8,
    input wire id_9,
    input wire id_10,
    output supply0 id_11
);
  final begin : LABEL_0
    id_5 <= id_7;
  end
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_8,
      id_9,
      id_11,
      id_9,
      id_9,
      id_6,
      id_0,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4,
      id_11,
      id_6
  );
  wire id_15;
endmodule
