Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  3 15:13:56 2023
| Host         : DESKTOP-PTKK11O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_top_control_sets_placed.rpt
| Design       : pong_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      7 |            1 |
|     10 |            3 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              40 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              67 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | graph_unit/FSM_sequential_state_reg_reg[0]_1[0] | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | graph_unit/E[0]                                 | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | timer_unit/timer_reg[6]_i_1_n_0                 | reset_IBUF       |                3 |              7 |
|  vga_unit/E[0] |                                                 | reset_IBUF       |                6 |             10 |
|  vga_unit/E[0] | vga_unit/v_count_next_1                         | reset_IBUF       |                3 |             10 |
|  clk_IBUF_BUFG | vga_unit/v_count_reg_reg[0]_0[0]                | reset_IBUF       |                4 |             10 |
|  clk_IBUF_BUFG | vga_unit/E[0]                                   | reset_IBUF       |                3 |             12 |
|  clk_IBUF_BUFG | vga_unit/FSM_sequential_state_reg_reg[1][0]     | reset_IBUF       |                8 |             20 |
|  clk_IBUF_BUFG |                                                 | reset_IBUF       |               16 |             30 |
+----------------+-------------------------------------------------+------------------+------------------+----------------+


