# TCL File Generated by Component Editor 20.1
# Sat Oct 23 01:18:55 COT 2021
# DO NOT MODIFY


# 
# cnn_accelerator_avalon "cnn_accelerator_avalon" v1.0
# José María Jaramillo Hoyos 2021.10.23.01:18:55
# Hardware accelerator for convolutional neural networks
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module cnn_accelerator_avalon
# 
set_module_property DESCRIPTION "Hardware accelerator for convolutional neural networks"
set_module_property NAME cnn_accelerator_avalon
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "My Custom IP"
set_module_property AUTHOR "José María Jaramillo Hoyos"
set_module_property DISPLAY_NAME cnn_accelerator_avalon
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ACCELERATOR_AVALON_INTERFACE
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file ACCELERATOR_AVALON_INTERFACE.v VERILOG PATH ../rtl/ACCELERATOR_AVALON_INTERFACE.v TOP_LEVEL_FILE
add_fileset_file ACCELERATOR.v VERILOG PATH ../rtl/ACCELERATOR.v
add_fileset_file ADDER.v VERILOG PATH ../rtl/ADDER.v
add_fileset_file ADDER_STATEMACHINE.v VERILOG PATH ../rtl/ADDER_STATEMACHINE.v
add_fileset_file CALC_UNIT.v VERILOG PATH ../rtl/CALC_UNIT.v
add_fileset_file CHANNEL_MEM.v VERILOG PATH ../rtl/CHANNEL_MEM.v
add_fileset_file CONV_SELECTOR.v VERILOG PATH ../rtl/CONV_SELECTOR.v
add_fileset_file COUNTER_CH.v VERILOG PATH ../rtl/COUNTER_CH.v
add_fileset_file COUNTER_LOAD_NEG.v VERILOG PATH ../rtl/COUNTER_LOAD_NEG.v
add_fileset_file COUNTER_NEG.v VERILOG PATH ../rtl/COUNTER_NEG.v
add_fileset_file COUNTER_NEXT_ROW.v VERILOG PATH ../rtl/COUNTER_NEXT_ROW.v
add_fileset_file COUNTER_OFFSET_NEG.v VERILOG PATH ../rtl/COUNTER_OFFSET_NEG.v
add_fileset_file COUNTER_OFFSET_POS.v VERILOG PATH ../rtl/COUNTER_OFFSET_POS.v
add_fileset_file COUNTER_POS.v VERILOG PATH ../rtl/COUNTER_POS.v
add_fileset_file DEMUX_169.v VERILOG PATH ../rtl/DEMUX_169.v
add_fileset_file DEMUX_1_2.v VERILOG PATH ../rtl/DEMUX_1_2.v
add_fileset_file DEMUX_1_3.v VERILOG PATH ../rtl/DEMUX_1_3.v
add_fileset_file FCLOCK.v VERILOG PATH ../rtl/FCLOCK.v
add_fileset_file FIFO.v VERILOG PATH ../rtl/FIFO.v
add_fileset_file MAIN_STM.v VERILOG PATH ../rtl/MAIN_STM.v
add_fileset_file MEMCH_STATEMACHINE.v VERILOG PATH ../rtl/MEMCH_STATEMACHINE.v
add_fileset_file MEMORIES_CHANNEL.v VERILOG PATH ../rtl/MEMORIES_CHANNEL.v
add_fileset_file MUX169.v VERILOG PATH ../rtl/MUX169.v
add_fileset_file MUXDC.v VERILOG PATH ../rtl/MUXDC.v
add_fileset_file MUXDC_STATEMACHINE.v VERILOG PATH ../rtl/MUXDC_STATEMACHINE.v
add_fileset_file MUX_2_1.v VERILOG PATH ../rtl/MUX_2_1.v
add_fileset_file OFFSET_ADDER.v VERILOG PATH ../rtl/OFFSET_ADDER.v
add_fileset_file OFMI.v VERILOG PATH ../rtl/OFMI.v
add_fileset_file OFMI_STATEMACHINE.v VERILOG PATH ../rtl/OFMI_STATEMACHINE.v
add_fileset_file OMDC.v VERILOG PATH ../rtl/OMDC.v
add_fileset_file OMDC_STATEMACHINE.v VERILOG PATH ../rtl/OMDC_STATEMACHINE.v
add_fileset_file ONEDCONV.v VERILOG PATH ../rtl/ONEDCONV.v
add_fileset_file ONEDCONV_OEN.v VERILOG PATH ../rtl/ONEDCONV_OEN.v
add_fileset_file ONEDCONV_SET_EN.v VERILOG PATH ../rtl/ONEDCONV_SET_EN.v
add_fileset_file ONEDCONV_STATEMACHINE.v VERILOG PATH ../rtl/ONEDCONV_STATEMACHINE.v
add_fileset_file OUT_REG.v VERILOG PATH ../rtl/OUT_REG.v
add_fileset_file OWMC.v VERILOG PATH ../rtl/OWMC.v
add_fileset_file OWMC_STATEMACHINE.v VERILOG PATH ../rtl/OWMC_STATEMACHINE.v
add_fileset_file PE.v VERILOG PATH ../rtl/PE.v
add_fileset_file PEDC.v VERILOG PATH ../rtl/PEDC.v
add_fileset_file PEDC_STATEMACHINE.v VERILOG PATH ../rtl/PEDC_STATEMACHINE.v
add_fileset_file RAM.v VERILOG PATH ../rtl/RAM.v
add_fileset_file RAM_SIM.v VERILOG PATH ../rtl/RAM_SIM.v
add_fileset_file RBUS.v VERILOG PATH ../rtl/RBUS.v
add_fileset_file RBUS_STATEMACHINE.v VERILOG PATH ../rtl/RBUS_STATEMACHINE.v
add_fileset_file SIMPLE_COUNTER.v VERILOG PATH ../rtl/SIMPLE_COUNTER.v
add_fileset_file STRIDE_CLEAR.v VERILOG PATH ../rtl/STRIDE_CLEAR.v
add_fileset_file WREG.v VERILOG PATH ../rtl/WREG.v


# 
# parameters
# 
add_parameter OFFMEM_DATA_WIDTH INTEGER 16
set_parameter_property OFFMEM_DATA_WIDTH DEFAULT_VALUE 16
set_parameter_property OFFMEM_DATA_WIDTH DISPLAY_NAME OFFMEM_DATA_WIDTH
set_parameter_property OFFMEM_DATA_WIDTH TYPE INTEGER
set_parameter_property OFFMEM_DATA_WIDTH UNITS None
set_parameter_property OFFMEM_DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property OFFMEM_DATA_WIDTH HDL_PARAMETER true
add_parameter OFFMEM_ADDR_WIDTH INTEGER 16
set_parameter_property OFFMEM_ADDR_WIDTH DEFAULT_VALUE 16
set_parameter_property OFFMEM_ADDR_WIDTH DISPLAY_NAME OFFMEM_ADDR_WIDTH
set_parameter_property OFFMEM_ADDR_WIDTH TYPE INTEGER
set_parameter_property OFFMEM_ADDR_WIDTH UNITS None
set_parameter_property OFFMEM_ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property OFFMEM_ADDR_WIDTH HDL_PARAMETER true
add_parameter BITWIDTH_DATA_OUT INTEGER 16
set_parameter_property BITWIDTH_DATA_OUT DEFAULT_VALUE 16
set_parameter_property BITWIDTH_DATA_OUT DISPLAY_NAME BITWIDTH_DATA_OUT
set_parameter_property BITWIDTH_DATA_OUT TYPE INTEGER
set_parameter_property BITWIDTH_DATA_OUT UNITS None
set_parameter_property BITWIDTH_DATA_OUT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITWIDTH_DATA_OUT HDL_PARAMETER true
add_parameter BITWIDTH_IF_ROWS INTEGER 10
set_parameter_property BITWIDTH_IF_ROWS DEFAULT_VALUE 10
set_parameter_property BITWIDTH_IF_ROWS DISPLAY_NAME BITWIDTH_IF_ROWS
set_parameter_property BITWIDTH_IF_ROWS TYPE INTEGER
set_parameter_property BITWIDTH_IF_ROWS UNITS None
set_parameter_property BITWIDTH_IF_ROWS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITWIDTH_IF_ROWS HDL_PARAMETER true
add_parameter BITWIDTH_IF_COLUMS INTEGER 11
set_parameter_property BITWIDTH_IF_COLUMS DEFAULT_VALUE 11
set_parameter_property BITWIDTH_IF_COLUMS DISPLAY_NAME BITWIDTH_IF_COLUMS
set_parameter_property BITWIDTH_IF_COLUMS TYPE INTEGER
set_parameter_property BITWIDTH_IF_COLUMS UNITS None
set_parameter_property BITWIDTH_IF_COLUMS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITWIDTH_IF_COLUMS HDL_PARAMETER true
add_parameter BITWIDTH_W_ROWS INTEGER 4
set_parameter_property BITWIDTH_W_ROWS DEFAULT_VALUE 4
set_parameter_property BITWIDTH_W_ROWS DISPLAY_NAME BITWIDTH_W_ROWS
set_parameter_property BITWIDTH_W_ROWS TYPE INTEGER
set_parameter_property BITWIDTH_W_ROWS UNITS None
set_parameter_property BITWIDTH_W_ROWS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITWIDTH_W_ROWS HDL_PARAMETER true
add_parameter BITWIDTH_W_COLUMS INTEGER 4
set_parameter_property BITWIDTH_W_COLUMS DEFAULT_VALUE 4
set_parameter_property BITWIDTH_W_COLUMS DISPLAY_NAME BITWIDTH_W_COLUMS
set_parameter_property BITWIDTH_W_COLUMS TYPE INTEGER
set_parameter_property BITWIDTH_W_COLUMS UNITS None
set_parameter_property BITWIDTH_W_COLUMS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITWIDTH_W_COLUMS HDL_PARAMETER true
add_parameter BITWIDTH_IF_CHANNELS INTEGER 2
set_parameter_property BITWIDTH_IF_CHANNELS DEFAULT_VALUE 2
set_parameter_property BITWIDTH_IF_CHANNELS DISPLAY_NAME BITWIDTH_IF_CHANNELS
set_parameter_property BITWIDTH_IF_CHANNELS TYPE INTEGER
set_parameter_property BITWIDTH_IF_CHANNELS UNITS None
set_parameter_property BITWIDTH_IF_CHANNELS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITWIDTH_IF_CHANNELS HDL_PARAMETER true
add_parameter BITWIDTH_STRIDE INTEGER 4
set_parameter_property BITWIDTH_STRIDE DEFAULT_VALUE 4
set_parameter_property BITWIDTH_STRIDE DISPLAY_NAME BITWIDTH_STRIDE
set_parameter_property BITWIDTH_STRIDE TYPE INTEGER
set_parameter_property BITWIDTH_STRIDE UNITS None
set_parameter_property BITWIDTH_STRIDE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BITWIDTH_STRIDE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 AVS_s0_adress address Input 4
add_interface_port avalon_slave_0 AVS_s0_chipselect chipselect Input 1
add_interface_port avalon_slave_0 AVS_s0_read read Input 1
add_interface_port avalon_slave_0 AVS_s0_readdata readdata Output 32
add_interface_port avalon_slave_0 AVS_s0_write write Input 1
add_interface_port avalon_slave_0 AVS_s0_writedata writedata Input 32
add_interface_port avalon_slave_0 AVS_s0_byteenable byteenable Input 4
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock_sink
set_interface_property avalon_master associatedReset reset_sink
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master AVS_m0_adress address Output 32
add_interface_port avalon_master AVS_m0_read read Output 1
add_interface_port avalon_master AVS_m0_readdata readdata Input 32
add_interface_port avalon_master AVS_m0_write write Output 1
add_interface_port avalon_master AVS_m0_writedata writedata Output 32
add_interface_port avalon_master AVS_m0_byteenable byteenable Output 4
add_interface_port avalon_master AVS_m0_waitrequest waitrequest Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink AVS_Clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink AVS_Reset reset_n Input 1


# 
# connection point control_signals
# 
add_interface control_signals conduit end
set_interface_property control_signals associatedClock clock_sink
set_interface_property control_signals associatedReset reset_sink
set_interface_property control_signals ENABLED true
set_interface_property control_signals EXPORT_OF ""
set_interface_property control_signals PORT_NAME_MAP ""
set_interface_property control_signals CMSIS_SVD_VARIABLES ""
set_interface_property control_signals SVD_ADDRESS_GROUP ""

add_interface_port control_signals AVS_Counduit_Finished writeresponsevalid_n Output 1
add_interface_port control_signals AVS_Counduit_Same_W readdata Input 1
add_interface_port control_signals AVS_Counduit_Start writedata Input 1
add_interface_port control_signals AVS_Counduit_Finished_Ok write Input 1

