$date
	Thu Jun  9 02:34:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rv32ima_soc_tb $end
$var reg 1 ! CLOCK_50 $end
$var reg 1 " rst $end
$scope module rv32ima_top0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # rom_ce $end
$var wire 32 $ inst_addr [31:0] $end
$var wire 32 % inst [31:0] $end
$scope module rom0 $end
$var wire 1 # ce_i $end
$var wire 32 & addr_i [31:0] $end
$var reg 32 ' inst_o [31:0] $end
$upscope $end
$scope module rv32IMAcore0 $end
$var wire 1 ! clk_i $end
$var wire 32 ( rom_addr_o [31:0] $end
$var wire 32 ) rom_data_i [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 * wb_reg_we $end
$var wire 32 + wb_reg_wdata [31:0] $end
$var wire 5 , wb_reg_waddr [4:0] $end
$var wire 1 # rom_ce_o $end
$var wire 1 - reg2_re $end
$var wire 32 . reg2_data [31:0] $end
$var wire 5 / reg2_addr [4:0] $end
$var wire 1 0 reg1_re $end
$var wire 32 1 reg1_data [31:0] $end
$var wire 5 2 reg1_addr [4:0] $end
$var wire 32 3 pc [31:0] $end
$var wire 1 4 mem_reg_we_o $end
$var wire 1 5 mem_reg_we_i $end
$var wire 32 6 mem_reg_wdata_o [31:0] $end
$var wire 32 7 mem_reg_wdata_i [31:0] $end
$var wire 5 8 mem_reg_waddr_o [4:0] $end
$var wire 5 9 mem_reg_waddr_i [4:0] $end
$var wire 1 : jumpe_o $end
$var wire 1 ; jumpe_i $end
$var wire 1 < if_id_flush $end
$var wire 1 = id_reg_we_o $end
$var wire 5 > id_reg_waddr_o [4:0] $end
$var wire 32 ? id_op2_o [31:0] $end
$var wire 32 @ id_op1_o [31:0] $end
$var wire 32 A id_inst_i [31:0] $end
$var wire 32 B id_inst_addr_i [31:0] $end
$var wire 32 C id_imm_o [31:0] $end
$var wire 32 D id_exe_inst_addr_i [31:0] $end
$var wire 1 E id_exe_flush $end
$var wire 10 F id_aluOp_o [9:0] $end
$var wire 1 G exe_reg_we_o $end
$var wire 1 H exe_reg_we_i $end
$var wire 32 I exe_reg_wdata_o [31:0] $end
$var wire 5 J exe_reg_waddr_o [4:0] $end
$var wire 5 K exe_reg_waddr_i [4:0] $end
$var wire 32 L exe_pc_jump_addr_i [31:0] $end
$var wire 32 M exe_op2_i [31:0] $end
$var wire 32 N exe_op1_i [31:0] $end
$var wire 32 O exe_mem_inst_addr_i [31:0] $end
$var wire 1 P exe_mem_flush $end
$var wire 32 Q exe_inst_addr_i [31:0] $end
$var wire 32 R exe_imm_i [31:0] $end
$var wire 10 S exe_aluOp_i [9:0] $end
$scope module ctrl0 $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 ; jumpe_i $end
$var reg 1 P exe_mem_flush $end
$var reg 1 E id_exe_flush $end
$var reg 1 < if_id_flush $end
$var reg 1 : jumpe_o $end
$upscope $end
$scope module exe0 $end
$var wire 1 " rst_i $end
$var wire 1 G reg_we_o $end
$var wire 1 H reg_we_i $end
$var wire 32 T reg_wdata_o [31:0] $end
$var wire 5 U reg_waddr_o [4:0] $end
$var wire 5 V reg_waddr_i [4:0] $end
$var wire 32 W op2_i [31:0] $end
$var wire 32 X op1_i [31:0] $end
$var wire 1 ; jumpe_o $end
$var wire 32 Y jump_addr_o [31:0] $end
$var wire 32 Z inst_addr_i [31:0] $end
$var wire 32 [ imm_i [31:0] $end
$var wire 10 \ aluOp_i [9:0] $end
$scope module alu0 $end
$var wire 1 ] rst_i $end
$var wire 1 H reg_we_i $end
$var wire 5 ^ reg_waddr_i [4:0] $end
$var wire 32 _ op2_i [31:0] $end
$var wire 32 ` op1_i [31:0] $end
$var wire 1 a op1_ge_op2_unsigned $end
$var wire 1 b op1_ge_op2_signed $end
$var wire 32 c inst_addr_i [31:0] $end
$var wire 32 d imm_i [31:0] $end
$var wire 10 e aluOp_i [9:0] $end
$var reg 32 f jump_addr_o [31:0] $end
$var reg 1 ; jumpe_o $end
$var reg 5 g reg_waddr_o [4:0] $end
$var reg 32 h reg_wdata_o [31:0] $end
$var reg 1 G reg_we_o $end
$upscope $end
$upscope $end
$scope module exe_mem0 $end
$var wire 1 ! clk_i $end
$var wire 1 P exe_mem_flush $end
$var wire 32 i jump_addr_i [31:0] $end
$var wire 5 j reg_waddr_i [4:0] $end
$var wire 32 k reg_wdata_i [31:0] $end
$var wire 1 G reg_we_i $end
$var wire 1 " rst_i $end
$var reg 32 l jump_addr_o [31:0] $end
$var reg 5 m reg_waddr_o [4:0] $end
$var reg 32 n reg_wdata_o [31:0] $end
$var reg 1 5 reg_we_o $end
$upscope $end
$scope module id0 $end
$var wire 5 o exe_reg_waddr_i [4:0] $end
$var wire 32 p exe_reg_wdata_i [31:0] $end
$var wire 1 G exe_reg_we_i $end
$var wire 1 " rst_i $end
$var wire 5 q rs2 [4:0] $end
$var wire 5 r rs1 [4:0] $end
$var wire 32 s reg2_rdata_i [31:0] $end
$var wire 32 t reg1_rdata_i [31:0] $end
$var wire 5 u rd [4:0] $end
$var wire 7 v opcode [6:0] $end
$var wire 1 4 mem_reg_we_i $end
$var wire 32 w mem_reg_wdata_i [31:0] $end
$var wire 5 x mem_reg_waddr_i [4:0] $end
$var wire 32 y inst_i [31:0] $end
$var wire 32 z inst_addr_i [31:0] $end
$var wire 7 { funct7 [6:0] $end
$var wire 3 | funct3 [2:0] $end
$var reg 10 } aluOp_o [9:0] $end
$var reg 32 ~ imm [31:0] $end
$var reg 32 !" inst_addr_o [31:0] $end
$var reg 32 "" op1_o [31:0] $end
$var reg 32 #" op2_o [31:0] $end
$var reg 5 $" reg1_raddr_o [4:0] $end
$var reg 1 0 reg1_re_o $end
$var reg 5 %" reg2_raddr_o [4:0] $end
$var reg 1 - reg2_re_o $end
$var reg 5 &" reg_waddr_o [4:0] $end
$var reg 1 = reg_we_o $end
$upscope $end
$scope module id_exe0 $end
$var wire 10 '" aluOp_i [9:0] $end
$var wire 1 ! clk_i $end
$var wire 1 E id_exe_flush $end
$var wire 32 (" imm_i [31:0] $end
$var wire 32 )" inst_addr_i [31:0] $end
$var wire 32 *" op1_i [31:0] $end
$var wire 32 +" op2_i [31:0] $end
$var wire 5 ," reg_waddr_i [4:0] $end
$var wire 1 = reg_we_i $end
$var wire 1 " rst_i $end
$var reg 10 -" aluOp_o [9:0] $end
$var reg 32 ." imm_o [31:0] $end
$var reg 32 /" inst_addr_o [31:0] $end
$var reg 32 0" op1_o [31:0] $end
$var reg 32 1" op2_o [31:0] $end
$var reg 5 2" reg_waddr_o [4:0] $end
$var reg 1 H reg_we_o $end
$upscope $end
$scope module if_id0 $end
$var wire 1 ! clk_i $end
$var wire 1 < if_id_flush $end
$var wire 32 3" inst_addr_i [31:0] $end
$var wire 32 4" inst_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 5" inst_addr_o [31:0] $end
$var reg 32 6" inst_o [31:0] $end
$upscope $end
$scope module mem0 $end
$var wire 5 7" reg_waddr_i [4:0] $end
$var wire 32 8" reg_wdata_i [31:0] $end
$var wire 1 5 reg_we_i $end
$var wire 1 " rst_i $end
$var reg 5 9" reg_waddr_o [4:0] $end
$var reg 32 :" reg_wdata_o [31:0] $end
$var reg 1 4 reg_we_o $end
$upscope $end
$scope module mem_wb0 $end
$var wire 1 ! clk_i $end
$var wire 5 ;" reg_waddr_i [4:0] $end
$var wire 32 <" reg_wdata_i [31:0] $end
$var wire 1 4 reg_we_i $end
$var wire 1 " rst_i $end
$var reg 5 =" reg_waddr_o [4:0] $end
$var reg 32 >" reg_wdata_o [31:0] $end
$var reg 1 * reg_we_o $end
$upscope $end
$scope module pc_reg0 $end
$var wire 1 ! clk_i $end
$var wire 32 ?" jump_addr_i [31:0] $end
$var wire 1 : jumpe_i $end
$var wire 1 " rst_i $end
$var reg 1 # ce_o $end
$var reg 32 @" pc_o [31:0] $end
$upscope $end
$scope module regfile0 $end
$var wire 1 ! clk_i $end
$var wire 5 A" raddr1_i [4:0] $end
$var wire 5 B" raddr2_i [4:0] $end
$var wire 1 0 re1_i $end
$var wire 1 - re2_i $end
$var wire 1 " rst_i $end
$var wire 5 C" waddr_i [4:0] $end
$var wire 32 D" wdata_i [31:0] $end
$var wire 1 * we_i $end
$var reg 32 E" rdata1_o [31:0] $end
$var reg 32 F" rdata2_o [31:0] $end
$var integer 32 G" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 G"
b0 F"
b0 E"
bx D"
bx C"
b0 B"
b0 A"
bx @"
bx ?"
bx >"
bx ="
b0 <"
b0 ;"
b0 :"
b0 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
b0 ,"
b0 +"
b0 *"
bx )"
bx ("
b10011 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
bx !"
bx ~
b10011 }
bx |
bx {
bx z
bx y
b0 x
b0 w
bx v
bx u
b0 t
b0 s
bx r
bx q
b0 p
b0 o
bx n
bx m
bx l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
bx e
bx d
bx c
xb
xa
bx `
bx _
bx ^
z]
bx \
bx [
bx Z
b0 Y
bx X
bx W
bx V
b0 U
b0 T
bx S
bx R
bx Q
xP
b0 O
bx N
bx M
bx L
bx K
b0 J
b0 I
xH
0G
b10011 F
xE
bx D
bx C
bx B
bx A
b0 @
b0 ?
b0 >
0=
x<
0;
x:
bx 9
b0 8
bx 7
b0 6
x5
04
bx 3
b0 2
b0 1
00
b0 /
b0 .
0-
bx ,
bx +
x*
bx )
bx (
bx '
bx &
bx %
bx $
x#
0"
0!
$end
#10
b0 %
b0 '
b0 )
b0 4"
b0 D
b0 !"
b0 )"
0#
b0 B
b0 z
b0 5"
b0 R
b0 [
b0 d
b0 ."
b0 K
b0 V
b0 ^
b0 2"
0H
1a
1b
b0 M
b0 W
b0 _
b0 1"
b0 N
b0 X
b0 `
b0 0"
b10011 S
b10011 \
b10011 e
b10011 -"
b0 L
b0 l
b0 ?"
b0 7
b0 n
b0 8"
05
b0 9
b0 m
b0 7"
b0 +
b0 >"
b0 D"
1*
b0 ,
b0 ="
b0 C"
0P
0E
0<
0:
b0 q
b0 r
b0 u
b0 {
b0 |
b10011 v
b10011 A
b10011 y
b10011 6"
1!
#15
b0 ?
b0 #"
b0 +"
b0 @
b0 ""
b0 *"
b0 C
b0 ~
b0 ("
10
1=
1"
#20
0!
#30
00
1G
bx D
bx !"
bx )"
b1000010110000100010011 %
b1000010110000100010011 '
b1000010110000100010011 )
b1000010110000100010011 4"
1=
b0 v
0*
1H
b0 Q
b0 Z
b0 c
b0 /"
b0 A
b0 y
b0 6"
bx B
bx z
bx 5"
b0 $
b0 &
b0 (
b0 3"
b0 3
b0 @"
1#
1!
#40
0!
#50
b10 ?
b10 #"
b10 +"
b1100010011 F
b1100010011 }
b1100010011 '"
b10 C
b10 ~
b10 ("
10
b10 2
b10 $"
b10 A"
b10 >
b10 &"
b10 ,"
b1100011110000110010011 %
b1100011110000110010011 '
b1100011110000110010011 )
b1100011110000110010011 4"
b0 D
b0 !"
b0 )"
14
b10 q
b10 r
b10 u
b110 |
b10011 v
1=
b100 $
b100 &
b100 (
b100 3"
b100 3
b100 @"
b1000010110000100010011 A
b1000010110000100010011 y
b1000010110000100010011 6"
b0 B
b0 z
b0 5"
bx Q
bx Z
bx c
bx /"
15
1!
#60
0!
#70
b11 ?
b11 #"
b11 +"
b11 2
b11 $"
b11 A"
b11 >
b11 &"
b11 ,"
b10 I
b10 T
b10 h
b10 k
b10 p
b10 J
b10 U
b10 g
b10 j
b10 o
b11 C
b11 ~
b11 ("
b100 D
b100 !"
b100 )"
b1100100001010001100011 %
b1100100001010001100011 '
b1100100001010001100011 )
b1100100001010001100011 4"
b11 q
b11 r
b11 u
1*
b10 R
b10 [
b10 d
b10 ."
b10 K
b10 V
b10 ^
b10 2"
0a
0b
b10 M
b10 W
b10 _
b10 1"
b1100010011 S
b1100010011 \
b1100010011 e
b1100010011 -"
b0 Q
b0 Z
b0 c
b0 /"
b1100011110000110010011 A
b1100011110000110010011 y
b1100011110000110010011 6"
b100 B
b100 z
b100 5"
b1000 $
b1000 &
b1000 (
b1000 3"
b1000 3
b1000 @"
1!
#80
0!
#90
b11100011 F
b11100011 }
b11100011 '"
b1000 C
b1000 ~
b1000 ("
1-
b11 /
b11 %"
b11 B"
b100 2
b100 $"
b100 A"
b0 >
b0 &"
b0 ,"
0=
b10100101110001010010011 %
b10100101110001010010011 '
b10100101110001010010011 )
b10100101110001010010011 4"
b1000 D
b1000 !"
b1000 )"
b11 I
b11 T
b11 h
b11 k
b11 p
b11 J
b11 U
b11 g
b11 j
b11 o
b10 6
b10 w
b10 :"
b10 <"
b10 8
b10 x
b10 9"
b10 ;"
b100 r
b1000 u
b1 |
b1100011 v
b1100 $
b1100 &
b1100 (
b1100 3"
b1100 3
b1100 @"
b1100100001010001100011 A
b1100100001010001100011 y
b1100100001010001100011 6"
b1000 B
b1000 z
b1000 5"
b11 R
b11 [
b11 d
b11 ."
b11 K
b11 V
b11 ^
b11 2"
b11 M
b11 W
b11 _
b11 1"
b100 Q
b100 Z
b100 c
b100 /"
b10 7
b10 n
b10 8"
b10 9
b10 m
b10 7"
1!
#100
0!
#110
b101 ?
b101 #"
b101 +"
b1100010011 F
b1100010011 }
b1100010011 '"
0-
b0 /
b0 %"
b0 B"
b101 2
b101 $"
b101 A"
b101 >
b101 &"
b101 ,"
1=
b11 6
b11 w
b11 :"
b11 <"
b11 8
b11 x
b11 9"
b11 ;"
1;
b10000 O
b10000 Y
b10000 f
b10000 i
b0 I
b0 T
b0 h
b0 k
b0 p
0G
b0 J
b0 U
b0 g
b0 j
b0 o
b101 C
b101 ~
b101 ("
b1100 D
b1100 !"
b1100 )"
b11000110110001100010011 %
b11000110110001100010011 '
b11000110110001100010011 )
b11000110110001100010011 4"
b101 q
b101 r
b101 u
b110 |
b10011 v
b10 +
b10 >"
b10 D"
b10 ,
b10 ="
b10 C"
b11 7
b11 n
b11 8"
b11 9
b11 m
b11 7"
b1000 R
b1000 [
b1000 d
b1000 ."
b0 K
b0 V
b0 ^
b0 2"
0H
b11100011 S
b11100011 \
b11100011 e
b11100011 -"
b1000 Q
b1000 Z
b1000 c
b1000 /"
b10100101110001010010011 A
b10100101110001010010011 y
b10100101110001010010011 6"
b1100 B
b1100 z
b1100 5"
b10000 $
b10000 &
b10000 (
b10000 3"
b10000 3
b10000 @"
1!
#120
0!
#130
b110 ?
b110 #"
b110 +"
b110 2
b110 $"
b110 A"
b110 >
b110 &"
b110 ,"
b11100111110001110010011 %
b11100111110001110010011 '
b11100111110001110010011 )
b11100111110001110010011 4"
b110 C
b110 ~
b110 ("
b10000 D
b10000 !"
b10000 )"
0;
b0 O
b0 Y
b0 f
b0 i
b101 I
b101 T
b101 h
b101 k
b101 p
1G
b101 J
b101 U
b101 g
b101 j
b101 o
b0 6
b0 w
b0 :"
b0 <"
04
b0 8
b0 x
b0 9"
b0 ;"
b110 q
b110 r
b110 u
b10100 $
b10100 &
b10100 (
b10100 3"
b10100 3
b10100 @"
b11000110110001100010011 A
b11000110110001100010011 y
b11000110110001100010011 6"
b10000 B
b10000 z
b10000 5"
b101 R
b101 [
b101 d
b101 ."
b101 K
b101 V
b101 ^
b101 2"
1H
b101 M
b101 W
b101 _
b101 1"
b1100010011 S
b1100010011 \
b1100010011 e
b1100010011 -"
b1100 Q
b1100 Z
b1100 c
b1100 /"
b10000 L
b10000 l
b10000 ?"
b0 7
b0 n
b0 8"
05
b0 9
b0 m
b0 7"
b11 +
b11 >"
b11 D"
b11 ,
b11 ="
b11 C"
1P
1E
1<
1:
1!
#140
0!
#150
b0 ?
b0 #"
b0 +"
b0 I
b0 T
b0 h
b0 k
b0 p
0G
b0 J
b0 U
b0 g
b0 j
b0 o
b0 D
b0 !"
b0 )"
b11000110110001100010011 %
b11000110110001100010011 '
b11000110110001100010011 )
b11000110110001100010011 4"
b10011 F
b10011 }
b10011 '"
b0 2
b0 $"
b0 A"
b0 >
b0 &"
b0 ,"
b0 C
b0 ~
b0 ("
0P
0E
0<
0:
b0 +
b0 >"
b0 D"
0*
b0 ,
b0 ="
b0 C"
b0 L
b0 l
b0 ?"
b0 R
b0 [
b0 d
b0 ."
b0 K
b0 V
b0 ^
b0 2"
0H
1a
1b
b0 M
b0 W
b0 _
b0 1"
b10011 S
b10011 \
b10011 e
b10011 -"
b10000 Q
b10000 Z
b10000 c
b10000 /"
b0 B
b0 z
b0 5"
b10000 $
b10000 &
b10000 (
b10000 3"
b10000 3
b10000 @"
b0 q
b0 r
b0 u
b0 |
b10011 A
b10011 y
b10011 6"
1!
#160
0!
#170
b110 ?
b110 #"
b110 +"
b1100010011 F
b1100010011 }
b1100010011 '"
b110 2
b110 $"
b110 A"
b110 >
b110 &"
b110 ,"
b11100111110001110010011 %
b11100111110001110010011 '
b11100111110001110010011 )
b11100111110001110010011 4"
b110 C
b110 ~
b110 ("
b10000 D
b10000 !"
b10000 )"
1G
b110 q
b110 r
b110 u
b110 |
b10100 $
b10100 &
b10100 (
b10100 3"
b10100 3
b10100 @"
b11000110110001100010011 A
b11000110110001100010011 y
b11000110110001100010011 6"
b10000 B
b10000 z
b10000 5"
1H
b0 Q
b0 Z
b0 c
b0 /"
1!
#180
0!
#190
b111 ?
b111 #"
b111 +"
b111 2
b111 $"
b111 A"
b111 >
b111 &"
b111 ,"
14
b110 I
b110 T
b110 h
b110 k
b110 p
b110 J
b110 U
b110 g
b110 j
b110 o
b111 C
b111 ~
b111 ("
b10100 D
b10100 !"
b10100 )"
b100001000110010000010011 %
b100001000110010000010011 '
b100001000110010000010011 )
b100001000110010000010011 4"
b111 q
b111 r
b111 u
15
b110 R
b110 [
b110 d
b110 ."
b110 K
b110 V
b110 ^
b110 2"
0a
0b
b110 M
b110 W
b110 _
b110 1"
b1100010011 S
b1100010011 \
b1100010011 e
b1100010011 -"
b10000 Q
b10000 Z
b10000 c
b10000 /"
b11100111110001110010011 A
b11100111110001110010011 y
b11100111110001110010011 6"
b10100 B
b10100 z
b10100 5"
b11000 $
b11000 &
b11000 (
b11000 3"
b11000 3
b11000 @"
1!
#200
0!
#210
b1000 ?
b1000 #"
b1000 +"
b1000 2
b1000 $"
b1000 A"
b1000 >
b1000 &"
b1000 ,"
b100101001110010010010011 %
b100101001110010010010011 '
b100101001110010010010011 )
b100101001110010010010011 4"
b1000 C
b1000 ~
b1000 ("
b11000 D
b11000 !"
b11000 )"
b111 I
b111 T
b111 h
b111 k
b111 p
b111 J
b111 U
b111 g
b111 j
b111 o
b110 6
b110 w
b110 :"
b110 <"
b110 8
b110 x
b110 9"
b110 ;"
b1000 q
b1000 r
b1000 u
b11100 $
b11100 &
b11100 (
b11100 3"
b11100 3
b11100 @"
b100001000110010000010011 A
b100001000110010000010011 y
b100001000110010000010011 6"
b11000 B
b11000 z
b11000 5"
b111 R
b111 [
b111 d
b111 ."
b111 K
b111 V
b111 ^
b111 2"
b111 M
b111 W
b111 _
b111 1"
b10100 Q
b10100 Z
b10100 c
b10100 /"
b110 7
b110 n
b110 8"
b110 9
b110 m
b110 7"
1*
1!
#220
0!
#230
b1001 ?
b1001 #"
b1001 +"
b1001 2
b1001 $"
b1001 A"
b1001 >
b1001 &"
b1001 ,"
b111 6
b111 w
b111 :"
b111 <"
b111 8
b111 x
b111 9"
b111 ;"
b1000 I
b1000 T
b1000 h
b1000 k
b1000 p
b1000 J
b1000 U
b1000 g
b1000 j
b1000 o
b1001 C
b1001 ~
b1001 ("
b11100 D
b11100 !"
b11100 )"
bx %
bx '
bx )
bx 4"
b1001 q
b1001 r
b1001 u
b110 +
b110 >"
b110 D"
b110 ,
b110 ="
b110 C"
b111 7
b111 n
b111 8"
b111 9
b111 m
b111 7"
b1000 R
b1000 [
b1000 d
b1000 ."
b1000 K
b1000 V
b1000 ^
b1000 2"
b1000 M
b1000 W
b1000 _
b1000 1"
b11000 Q
b11000 Z
b11000 c
b11000 /"
b100101001110010010010011 A
b100101001110010010010011 y
b100101001110010010010011 6"
b11100 B
b11100 z
b11100 5"
b100000 $
b100000 &
b100000 (
b100000 3"
b100000 3
b100000 @"
1!
#240
0!
#250
bx ?
bx #"
bx +"
bx @
bx ""
bx *"
b10011 F
b10011 }
b10011 '"
00
b0 2
b0 $"
b0 A"
b0 >
b0 &"
b0 ,"
bx C
bx ~
bx ("
b100000 D
b100000 !"
b100000 )"
b1001 I
b1001 T
b1001 h
b1001 k
b1001 p
b1001 J
b1001 U
b1001 g
b1001 j
b1001 o
b1000 6
b1000 w
b1000 :"
b1000 <"
b1000 8
b1000 x
b1000 9"
b1000 ;"
1=
bx q
bx r
bx u
bx {
bx |
bx v
b100100 $
b100100 &
b100100 (
b100100 3"
b100100 3
b100100 @"
bx A
bx y
bx 6"
b100000 B
b100000 z
b100000 5"
b1001 R
b1001 [
b1001 d
b1001 ."
b1001 K
b1001 V
b1001 ^
b1001 2"
b1001 M
b1001 W
b1001 _
b1001 1"
b11100 Q
b11100 Z
b11100 c
b11100 /"
b1000 7
b1000 n
b1000 8"
b1000 9
b1000 m
b1000 7"
b111 +
b111 >"
b111 D"
b111 ,
b111 ="
b111 C"
1!
#260
0!
#270
b1001 6
b1001 w
b1001 :"
b1001 <"
b1001 8
b1001 x
b1001 9"
b1001 ;"
bx I
bx T
bx h
bx k
bx p
b0 J
b0 U
b0 g
b0 j
b0 o
b100100 D
b100100 !"
b100100 )"
0=
b1000 +
b1000 >"
b1000 D"
b1000 ,
b1000 ="
b1000 C"
b1001 7
b1001 n
b1001 8"
b1001 9
b1001 m
b1001 7"
bx R
bx [
bx d
bx ."
b0 K
b0 V
b0 ^
b0 2"
bx M
bx W
bx _
bx 1"
xa
xb
bx N
bx X
bx `
bx 0"
b10011 S
b10011 \
b10011 e
b10011 -"
b100000 Q
b100000 Z
b100000 c
b100000 /"
b100100 B
b100100 z
b100100 5"
b101000 $
b101000 &
b101000 (
b101000 3"
b101000 3
b101000 @"
1!
#280
0!
#290
b101000 D
b101000 !"
b101000 )"
0G
bx 6
bx w
bx :"
bx <"
b0 8
b0 x
b0 9"
b0 ;"
b101100 $
b101100 &
b101100 (
b101100 3"
b101100 3
b101100 @"
b101000 B
b101000 z
b101000 5"
0H
b100100 Q
b100100 Z
b100100 c
b100100 /"
bx 7
bx n
bx 8"
b0 9
b0 m
b0 7"
b1001 +
b1001 >"
b1001 D"
b1001 ,
b1001 ="
b1001 C"
1!
#300
0!
#310
04
b101100 D
b101100 !"
b101100 )"
bx +
bx >"
bx D"
b0 ,
b0 ="
b0 C"
05
b101000 Q
b101000 Z
b101000 c
b101000 /"
b101100 B
b101100 z
b101100 5"
b110000 $
b110000 &
b110000 (
b110000 3"
b110000 3
b110000 @"
1!
#320
0!
#330
b110000 D
b110000 !"
b110000 )"
b110100 $
b110100 &
b110100 (
b110100 3"
b110100 3
b110100 @"
b110000 B
b110000 z
b110000 5"
b101100 Q
b101100 Z
b101100 c
b101100 /"
0*
1!
#340
0!
#350
b110100 D
b110100 !"
b110100 )"
b110000 Q
b110000 Z
b110000 c
b110000 /"
b110100 B
b110100 z
b110100 5"
b111000 $
b111000 &
b111000 (
b111000 3"
b111000 3
b111000 @"
1!
#360
0!
#370
b111000 D
b111000 !"
b111000 )"
b111100 $
b111100 &
b111100 (
b111100 3"
b111100 3
b111100 @"
b111000 B
b111000 z
b111000 5"
b110100 Q
b110100 Z
b110100 c
b110100 /"
1!
#380
0!
#390
b111100 D
b111100 !"
b111100 )"
b111000 Q
b111000 Z
b111000 c
b111000 /"
b111100 B
b111100 z
b111100 5"
b1000000 $
b1000000 &
b1000000 (
b1000000 3"
b1000000 3
b1000000 @"
1!
#400
0!
#410
b1000000 D
b1000000 !"
b1000000 )"
b1000100 $
b1000100 &
b1000100 (
b1000100 3"
b1000100 3
b1000100 @"
b1000000 B
b1000000 z
b1000000 5"
b111100 Q
b111100 Z
b111100 c
b111100 /"
1!
#420
0!
#430
b1000100 D
b1000100 !"
b1000100 )"
b1000000 Q
b1000000 Z
b1000000 c
b1000000 /"
b1000100 B
b1000100 z
b1000100 5"
b1001000 $
b1001000 &
b1001000 (
b1001000 3"
b1001000 3
b1001000 @"
1!
#440
0!
#450
b1001000 D
b1001000 !"
b1001000 )"
b1001100 $
b1001100 &
b1001100 (
b1001100 3"
b1001100 3
b1001100 @"
b1001000 B
b1001000 z
b1001000 5"
b1000100 Q
b1000100 Z
b1000100 c
b1000100 /"
1!
#460
0!
#470
b1001100 D
b1001100 !"
b1001100 )"
b1001000 Q
b1001000 Z
b1001000 c
b1001000 /"
b1001100 B
b1001100 z
b1001100 5"
b1010000 $
b1010000 &
b1010000 (
b1010000 3"
b1010000 3
b1010000 @"
1!
#480
0!
#490
b1010000 D
b1010000 !"
b1010000 )"
b1010100 $
b1010100 &
b1010100 (
b1010100 3"
b1010100 3
b1010100 @"
b1010000 B
b1010000 z
b1010000 5"
b1001100 Q
b1001100 Z
b1001100 c
b1001100 /"
1!
#500
0!
#510
b1010100 D
b1010100 !"
b1010100 )"
b1010000 Q
b1010000 Z
b1010000 c
b1010000 /"
b1010100 B
b1010100 z
b1010100 5"
b1011000 $
b1011000 &
b1011000 (
b1011000 3"
b1011000 3
b1011000 @"
1!
#520
0!
#530
b1011000 D
b1011000 !"
b1011000 )"
b1011100 $
b1011100 &
b1011100 (
b1011100 3"
b1011100 3
b1011100 @"
b1011000 B
b1011000 z
b1011000 5"
b1010100 Q
b1010100 Z
b1010100 c
b1010100 /"
1!
#540
0!
#550
b1011100 D
b1011100 !"
b1011100 )"
b1011000 Q
b1011000 Z
b1011000 c
b1011000 /"
b1011100 B
b1011100 z
b1011100 5"
b1100000 $
b1100000 &
b1100000 (
b1100000 3"
b1100000 3
b1100000 @"
1!
#560
0!
#570
b1100000 D
b1100000 !"
b1100000 )"
b1100100 $
b1100100 &
b1100100 (
b1100100 3"
b1100100 3
b1100100 @"
b1100000 B
b1100000 z
b1100000 5"
b1011100 Q
b1011100 Z
b1011100 c
b1011100 /"
1!
#580
0!
#590
b1100100 D
b1100100 !"
b1100100 )"
b1100000 Q
b1100000 Z
b1100000 c
b1100000 /"
b1100100 B
b1100100 z
b1100100 5"
b1101000 $
b1101000 &
b1101000 (
b1101000 3"
b1101000 3
b1101000 @"
1!
#600
0!
#610
b1101000 D
b1101000 !"
b1101000 )"
b1101100 $
b1101100 &
b1101100 (
b1101100 3"
b1101100 3
b1101100 @"
b1101000 B
b1101000 z
b1101000 5"
b1100100 Q
b1100100 Z
b1100100 c
b1100100 /"
1!
#620
0!
#630
b1101100 D
b1101100 !"
b1101100 )"
b1101000 Q
b1101000 Z
b1101000 c
b1101000 /"
b1101100 B
b1101100 z
b1101100 5"
b1110000 $
b1110000 &
b1110000 (
b1110000 3"
b1110000 3
b1110000 @"
1!
#640
0!
#650
b1110000 D
b1110000 !"
b1110000 )"
b1110100 $
b1110100 &
b1110100 (
b1110100 3"
b1110100 3
b1110100 @"
b1110000 B
b1110000 z
b1110000 5"
b1101100 Q
b1101100 Z
b1101100 c
b1101100 /"
1!
#660
0!
#670
b1110100 D
b1110100 !"
b1110100 )"
b1110000 Q
b1110000 Z
b1110000 c
b1110000 /"
b1110100 B
b1110100 z
b1110100 5"
b1111000 $
b1111000 &
b1111000 (
b1111000 3"
b1111000 3
b1111000 @"
1!
#680
0!
#690
b1111000 D
b1111000 !"
b1111000 )"
b1111100 $
b1111100 &
b1111100 (
b1111100 3"
b1111100 3
b1111100 @"
b1111000 B
b1111000 z
b1111000 5"
b1110100 Q
b1110100 Z
b1110100 c
b1110100 /"
1!
#700
0!
#710
b1111100 D
b1111100 !"
b1111100 )"
b1111000 Q
b1111000 Z
b1111000 c
b1111000 /"
b1111100 B
b1111100 z
b1111100 5"
b10000000 $
b10000000 &
b10000000 (
b10000000 3"
b10000000 3
b10000000 @"
1!
#720
0!
#730
b10000000 D
b10000000 !"
b10000000 )"
b10000100 $
b10000100 &
b10000100 (
b10000100 3"
b10000100 3
b10000100 @"
b10000000 B
b10000000 z
b10000000 5"
b1111100 Q
b1111100 Z
b1111100 c
b1111100 /"
1!
#740
0!
#750
b10000100 D
b10000100 !"
b10000100 )"
b10000000 Q
b10000000 Z
b10000000 c
b10000000 /"
b10000100 B
b10000100 z
b10000100 5"
b10001000 $
b10001000 &
b10001000 (
b10001000 3"
b10001000 3
b10001000 @"
1!
#760
0!
#770
b10001000 D
b10001000 !"
b10001000 )"
b10001100 $
b10001100 &
b10001100 (
b10001100 3"
b10001100 3
b10001100 @"
b10001000 B
b10001000 z
b10001000 5"
b10000100 Q
b10000100 Z
b10000100 c
b10000100 /"
1!
#780
0!
#790
b10001100 D
b10001100 !"
b10001100 )"
b10001000 Q
b10001000 Z
b10001000 c
b10001000 /"
b10001100 B
b10001100 z
b10001100 5"
b10010000 $
b10010000 &
b10010000 (
b10010000 3"
b10010000 3
b10010000 @"
1!
#800
0!
#810
b10010000 D
b10010000 !"
b10010000 )"
b10010100 $
b10010100 &
b10010100 (
b10010100 3"
b10010100 3
b10010100 @"
b10010000 B
b10010000 z
b10010000 5"
b10001100 Q
b10001100 Z
b10001100 c
b10001100 /"
1!
#820
0!
#830
b10010100 D
b10010100 !"
b10010100 )"
b10010000 Q
b10010000 Z
b10010000 c
b10010000 /"
b10010100 B
b10010100 z
b10010100 5"
b10011000 $
b10011000 &
b10011000 (
b10011000 3"
b10011000 3
b10011000 @"
1!
#840
0!
#850
b10011000 D
b10011000 !"
b10011000 )"
b10011100 $
b10011100 &
b10011100 (
b10011100 3"
b10011100 3
b10011100 @"
b10011000 B
b10011000 z
b10011000 5"
b10010100 Q
b10010100 Z
b10010100 c
b10010100 /"
1!
#860
0!
#870
b10011100 D
b10011100 !"
b10011100 )"
b10011000 Q
b10011000 Z
b10011000 c
b10011000 /"
b10011100 B
b10011100 z
b10011100 5"
b10100000 $
b10100000 &
b10100000 (
b10100000 3"
b10100000 3
b10100000 @"
1!
#880
0!
#890
b10100000 D
b10100000 !"
b10100000 )"
b10100100 $
b10100100 &
b10100100 (
b10100100 3"
b10100100 3
b10100100 @"
b10100000 B
b10100000 z
b10100000 5"
b10011100 Q
b10011100 Z
b10011100 c
b10011100 /"
1!
#900
0!
#910
b10100100 D
b10100100 !"
b10100100 )"
b10100000 Q
b10100000 Z
b10100000 c
b10100000 /"
b10100100 B
b10100100 z
b10100100 5"
b10101000 $
b10101000 &
b10101000 (
b10101000 3"
b10101000 3
b10101000 @"
1!
#920
0!
#930
b10101000 D
b10101000 !"
b10101000 )"
b10101100 $
b10101100 &
b10101100 (
b10101100 3"
b10101100 3
b10101100 @"
b10101000 B
b10101000 z
b10101000 5"
b10100100 Q
b10100100 Z
b10100100 c
b10100100 /"
1!
#940
0!
#950
b10101100 D
b10101100 !"
b10101100 )"
b10101000 Q
b10101000 Z
b10101000 c
b10101000 /"
b10101100 B
b10101100 z
b10101100 5"
b10110000 $
b10110000 &
b10110000 (
b10110000 3"
b10110000 3
b10110000 @"
1!
#960
0!
#970
b10110000 D
b10110000 !"
b10110000 )"
b10110100 $
b10110100 &
b10110100 (
b10110100 3"
b10110100 3
b10110100 @"
b10110000 B
b10110000 z
b10110000 5"
b10101100 Q
b10101100 Z
b10101100 c
b10101100 /"
1!
#980
0!
#990
b10110100 D
b10110100 !"
b10110100 )"
b10110000 Q
b10110000 Z
b10110000 c
b10110000 /"
b10110100 B
b10110100 z
b10110100 5"
b10111000 $
b10111000 &
b10111000 (
b10111000 3"
b10111000 3
b10111000 @"
1!
#1000
0!
#1010
b10111000 D
b10111000 !"
b10111000 )"
b10111100 $
b10111100 &
b10111100 (
b10111100 3"
b10111100 3
b10111100 @"
b10111000 B
b10111000 z
b10111000 5"
b10110100 Q
b10110100 Z
b10110100 c
b10110100 /"
1!
#1015
