{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713415825312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713415825312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 22:50:25 2024 " "Processing started: Wed Apr 17 22:50:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713415825312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415825312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off battleship -c battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off battleship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415825312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713415827297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713415827297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_life.sv 1 1 " "Found 1 design units, including 1 entities, in source file manage_life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manage_life " "Found entity 1: manage_life" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file conexion_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conexion_vga " "Found entity 1: conexion_vga" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcos_move_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcos_move_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcos_move_pc " "Found entity 1: barcos_move_pc" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ataque_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ataque_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ataque_pc " "Found entity 1: ataque_pc" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 LFSR.sv(7) " "Verilog HDL Expression warning at LFSR.sv(7): truncated literal to match 3 bits" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1713415847383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship " "Found entity 1: battleship" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_tb " "Found entity 1: battleship_tb" {  } { { "battleship_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_seg " "Found entity 1: contador_seg" {  } { { "contador_seg.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcos_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcos_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcos_move " "Found entity 1: barcos_move" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ataque.sv 1 1 " "Found 1 design units, including 1 entities, in source file ataque.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ataque " "Found entity 1: ataque" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713415847528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "battleship " "Elaborating entity \"battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713415847754 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_vga_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_vga_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_vga_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_vga_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:new_clk " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:new_clk\"" {  } { { "battleship.sv" "new_clk" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_divider.sv(15) " "Verilog HDL assignment warning at clk_divider.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847796 "|battleship|clk_divider:new_clk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_divider.sv(22) " "Verilog HDL assignment warning at clk_divider.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847796 "|battleship|clk_divider:new_clk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_divider.sv(29) " "Verilog HDL assignment warning at clk_divider.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847796 "|battleship|clk_divider:new_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:maquina " "Elaborating entity \"fsm\" for hierarchy \"fsm:maquina\"" {  } { { "battleship.sv" "maquina" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_seg contador_seg:contador " "Elaborating entity \"contador_seg\" for hierarchy \"contador_seg:contador\"" {  } { { "battleship.sv" "contador" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_seg.sv(11) " "Verilog HDL assignment warning at contador_seg.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "contador_seg.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847834 "|battleship|contador_seg:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparar " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparar\"" {  } { { "battleship.sv" "comparar" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcos_move barcos_move:ordenar_barcos " "Elaborating entity \"barcos_move\" for hierarchy \"barcos_move:ordenar_barcos\"" {  } { { "battleship.sv" "ordenar_barcos" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847851 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont barcos_move.sv(23) " "Verilog HDL Always Construct warning at barcos_move.sv(23): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847879 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barcos barcos_move.sv(25) " "Verilog HDL Always Construct warning at barcos_move.sv(25): variable \"barcos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847879 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(30) " "Verilog HDL Always Construct warning at barcos_move.sv(30): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(31) " "Verilog HDL Always Construct warning at barcos_move.sv(31): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(31) " "Verilog HDL assignment warning at barcos_move.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(32) " "Verilog HDL Always Construct warning at barcos_move.sv(32): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(33) " "Verilog HDL Always Construct warning at barcos_move.sv(33): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(33) " "Verilog HDL assignment warning at barcos_move.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(35) " "Verilog HDL Always Construct warning at barcos_move.sv(35): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(35) " "Verilog HDL Always Construct warning at barcos_move.sv(35): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(36) " "Verilog HDL Always Construct warning at barcos_move.sv(36): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(36) " "Verilog HDL Always Construct warning at barcos_move.sv(36): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(37) " "Verilog HDL Always Construct warning at barcos_move.sv(37): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(37) " "Verilog HDL Always Construct warning at barcos_move.sv(37): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(38) " "Verilog HDL Always Construct warning at barcos_move.sv(38): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(38) " "Verilog HDL Always Construct warning at barcos_move.sv(38): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(39) " "Verilog HDL Always Construct warning at barcos_move.sv(39): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(39) " "Verilog HDL Always Construct warning at barcos_move.sv(39): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847880 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(40) " "Verilog HDL assignment warning at barcos_move.sv(40): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(44) " "Verilog HDL Always Construct warning at barcos_move.sv(44): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(45) " "Verilog HDL Always Construct warning at barcos_move.sv(45): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(45) " "Verilog HDL assignment warning at barcos_move.sv(45): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(46) " "Verilog HDL Always Construct warning at barcos_move.sv(46): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(47) " "Verilog HDL Always Construct warning at barcos_move.sv(47): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(47) " "Verilog HDL assignment warning at barcos_move.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(48) " "Verilog HDL Always Construct warning at barcos_move.sv(48): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(49) " "Verilog HDL Always Construct warning at barcos_move.sv(49): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(49) " "Verilog HDL assignment warning at barcos_move.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(50) " "Verilog HDL Always Construct warning at barcos_move.sv(50): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(51) " "Verilog HDL Always Construct warning at barcos_move.sv(51): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(51) " "Verilog HDL assignment warning at barcos_move.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(52) " "Verilog HDL Always Construct warning at barcos_move.sv(52): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(52) " "Verilog HDL Always Construct warning at barcos_move.sv(52): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(53) " "Verilog HDL Always Construct warning at barcos_move.sv(53): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(53) " "Verilog HDL Always Construct warning at barcos_move.sv(53): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(54) " "Verilog HDL Always Construct warning at barcos_move.sv(54): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(54) " "Verilog HDL Always Construct warning at barcos_move.sv(54): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847881 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(55) " "Verilog HDL Always Construct warning at barcos_move.sv(55): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(55) " "Verilog HDL Always Construct warning at barcos_move.sv(55): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(56) " "Verilog HDL Always Construct warning at barcos_move.sv(56): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(56) " "Verilog HDL Always Construct warning at barcos_move.sv(56): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(57) " "Verilog HDL assignment warning at barcos_move.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(61) " "Verilog HDL Always Construct warning at barcos_move.sv(61): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(62) " "Verilog HDL Always Construct warning at barcos_move.sv(62): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(62) " "Verilog HDL assignment warning at barcos_move.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(63) " "Verilog HDL Always Construct warning at barcos_move.sv(63): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(64) " "Verilog HDL Always Construct warning at barcos_move.sv(64): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(64) " "Verilog HDL assignment warning at barcos_move.sv(64): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(65) " "Verilog HDL Always Construct warning at barcos_move.sv(65): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(66) " "Verilog HDL Always Construct warning at barcos_move.sv(66): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(66) " "Verilog HDL assignment warning at barcos_move.sv(66): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(67) " "Verilog HDL Always Construct warning at barcos_move.sv(67): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(68) " "Verilog HDL Always Construct warning at barcos_move.sv(68): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(68) " "Verilog HDL assignment warning at barcos_move.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(69) " "Verilog HDL Always Construct warning at barcos_move.sv(69): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(69) " "Verilog HDL Always Construct warning at barcos_move.sv(69): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(70) " "Verilog HDL Always Construct warning at barcos_move.sv(70): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847882 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(70) " "Verilog HDL Always Construct warning at barcos_move.sv(70): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(71) " "Verilog HDL Always Construct warning at barcos_move.sv(71): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(71) " "Verilog HDL Always Construct warning at barcos_move.sv(71): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(72) " "Verilog HDL Always Construct warning at barcos_move.sv(72): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(72) " "Verilog HDL Always Construct warning at barcos_move.sv(72): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(73) " "Verilog HDL assignment warning at barcos_move.sv(73): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(77) " "Verilog HDL Always Construct warning at barcos_move.sv(77): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(78) " "Verilog HDL Always Construct warning at barcos_move.sv(78): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(78) " "Verilog HDL assignment warning at barcos_move.sv(78): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(79) " "Verilog HDL Always Construct warning at barcos_move.sv(79): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(80) " "Verilog HDL Always Construct warning at barcos_move.sv(80): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(80) " "Verilog HDL assignment warning at barcos_move.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(81) " "Verilog HDL Always Construct warning at barcos_move.sv(81): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(82) " "Verilog HDL Always Construct warning at barcos_move.sv(82): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(82) " "Verilog HDL assignment warning at barcos_move.sv(82): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(83) " "Verilog HDL Always Construct warning at barcos_move.sv(83): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(84) " "Verilog HDL Always Construct warning at barcos_move.sv(84): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(84) " "Verilog HDL assignment warning at barcos_move.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(85) " "Verilog HDL Always Construct warning at barcos_move.sv(85): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(85) " "Verilog HDL Always Construct warning at barcos_move.sv(85): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847883 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(86) " "Verilog HDL Always Construct warning at barcos_move.sv(86): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(86) " "Verilog HDL Always Construct warning at barcos_move.sv(86): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(87) " "Verilog HDL Always Construct warning at barcos_move.sv(87): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(87) " "Verilog HDL Always Construct warning at barcos_move.sv(87): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(88) " "Verilog HDL assignment warning at barcos_move.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(92) " "Verilog HDL Always Construct warning at barcos_move.sv(92): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(93) " "Verilog HDL Always Construct warning at barcos_move.sv(93): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(93) " "Verilog HDL assignment warning at barcos_move.sv(93): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(94) " "Verilog HDL Always Construct warning at barcos_move.sv(94): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(95) " "Verilog HDL Always Construct warning at barcos_move.sv(95): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(95) " "Verilog HDL assignment warning at barcos_move.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(96) " "Verilog HDL Always Construct warning at barcos_move.sv(96): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(97) " "Verilog HDL Always Construct warning at barcos_move.sv(97): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(97) " "Verilog HDL assignment warning at barcos_move.sv(97): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(98) " "Verilog HDL Always Construct warning at barcos_move.sv(98): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(99) " "Verilog HDL Always Construct warning at barcos_move.sv(99): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(99) " "Verilog HDL assignment warning at barcos_move.sv(99): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(100) " "Verilog HDL Always Construct warning at barcos_move.sv(100): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(100) " "Verilog HDL Always Construct warning at barcos_move.sv(100): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(101) " "Verilog HDL Always Construct warning at barcos_move.sv(101): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847884 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(101) " "Verilog HDL Always Construct warning at barcos_move.sv(101): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(102) " "Verilog HDL assignment warning at barcos_move.sv(102): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_barcos barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"temp_barcos\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_y barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"temp_y\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_x barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"temp_x\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[0\] barcos_move.sv(108) " "Inferred latch for \"temp_x\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[1\] barcos_move.sv(108) " "Inferred latch for \"temp_x\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[2\] barcos_move.sv(108) " "Inferred latch for \"temp_x\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[0\] barcos_move.sv(108) " "Inferred latch for \"temp_y\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[1\] barcos_move.sv(108) " "Inferred latch for \"temp_y\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[2\] barcos_move.sv(108) " "Inferred latch for \"temp_y\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont barcos_move.sv(108) " "Inferred latch for \"cont\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[0\] barcos_move.sv(108) " "Inferred latch for \"temp_barcos\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[1\] barcos_move.sv(108) " "Inferred latch for \"temp_barcos\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[2\] barcos_move.sv(108) " "Inferred latch for \"temp_barcos\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847885 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847886 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847887 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847888 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manage_life manage_life:m_life_player " "Elaborating entity \"manage_life\" for hierarchy \"manage_life:m_life_player\"" {  } { { "battleship.sv" "m_life_player" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(53) " "Verilog HDL assignment warning at manage_life.sv(53): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847904 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(56) " "Verilog HDL assignment warning at manage_life.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847904 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(61) " "Verilog HDL assignment warning at manage_life.sv(61): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847904 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(64) " "Verilog HDL assignment warning at manage_life.sv(64): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847904 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(69) " "Verilog HDL assignment warning at manage_life.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847904 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(72) " "Verilog HDL assignment warning at manage_life.sv(72): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847905 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(77) " "Verilog HDL assignment warning at manage_life.sv(77): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847905 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(80) " "Verilog HDL assignment warning at manage_life.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847905 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(84) " "Verilog HDL assignment warning at manage_life.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847905 "|battleship|manage_life:m_life_player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ataque ataque:move " "Elaborating entity \"ataque\" for hierarchy \"ataque:move\"" {  } { { "battleship.sv" "move" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847906 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque.sv(24) " "Verilog HDL Always Construct warning at ataque.sv(24): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(32) " "Verilog HDL Always Construct warning at ataque.sv(32): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(33) " "Verilog HDL Always Construct warning at ataque.sv(33): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(33) " "Verilog HDL assignment warning at ataque.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(34) " "Verilog HDL Always Construct warning at ataque.sv(34): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(35) " "Verilog HDL Always Construct warning at ataque.sv(35): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(35) " "Verilog HDL assignment warning at ataque.sv(35): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(36) " "Verilog HDL Always Construct warning at ataque.sv(36): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(37) " "Verilog HDL Always Construct warning at ataque.sv(37): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(37) " "Verilog HDL assignment warning at ataque.sv(37): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(38) " "Verilog HDL Always Construct warning at ataque.sv(38): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847925 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(39) " "Verilog HDL Always Construct warning at ataque.sv(39): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(39) " "Verilog HDL assignment warning at ataque.sv(39): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(40) " "Verilog HDL Always Construct warning at ataque.sv(40): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(40) " "Verilog HDL Always Construct warning at ataque.sv(40): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(41) " "Verilog HDL Always Construct warning at ataque.sv(41): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(41) " "Verilog HDL Always Construct warning at ataque.sv(41): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(43) " "Verilog HDL Always Construct warning at ataque.sv(43): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(43) " "Verilog HDL Always Construct warning at ataque.sv(43): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(47) " "Verilog HDL Always Construct warning at ataque.sv(47): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(47) " "Verilog HDL Always Construct warning at ataque.sv(47): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(52) " "Verilog HDL Always Construct warning at ataque.sv(52): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(52) " "Verilog HDL Always Construct warning at ataque.sv(52): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(54) " "Verilog HDL Always Construct warning at ataque.sv(54): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(54) " "Verilog HDL Always Construct warning at ataque.sv(54): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847926 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(60) " "Verilog HDL Always Construct warning at ataque.sv(60): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(60) " "Verilog HDL Always Construct warning at ataque.sv(60): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(62) " "Verilog HDL Always Construct warning at ataque.sv(62): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(62) " "Verilog HDL Always Construct warning at ataque.sv(62): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(68) " "Verilog HDL Always Construct warning at ataque.sv(68): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(68) " "Verilog HDL Always Construct warning at ataque.sv(68): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(70) " "Verilog HDL Always Construct warning at ataque.sv(70): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(70) " "Verilog HDL Always Construct warning at ataque.sv(70): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(76) " "Verilog HDL Always Construct warning at ataque.sv(76): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(76) " "Verilog HDL Always Construct warning at ataque.sv(76): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(78) " "Verilog HDL Always Construct warning at ataque.sv(78): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(78) " "Verilog HDL Always Construct warning at ataque.sv(78): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ataque.sv(41) " "Verilog HDL Case Statement warning at ataque.sv(41): incomplete case statement has no default case item" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque.sv(91) " "Verilog HDL Always Construct warning at ataque.sv(91): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847927 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_x ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_x\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_y ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_y\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "impact_ship ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"impact_ship\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_end ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_end\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_end ataque.sv(85) " "Inferred latch for \"temp_end\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[0\] ataque.sv(85) " "Inferred latch for \"impact_ship\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[1\] ataque.sv(85) " "Inferred latch for \"impact_ship\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[2\] ataque.sv(85) " "Inferred latch for \"impact_ship\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[0\] ataque.sv(85) " "Inferred latch for \"temp_y\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[1\] ataque.sv(85) " "Inferred latch for \"temp_y\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[2\] ataque.sv(85) " "Inferred latch for \"temp_y\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[0\] ataque.sv(85) " "Inferred latch for \"temp_x\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[1\] ataque.sv(85) " "Inferred latch for \"temp_x\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[2\] ataque.sv(85) " "Inferred latch for \"temp_x\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847928 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont ataque.sv(85) " "Inferred latch for \"cont\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847929 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847930 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847931 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847932 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847933 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847934 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 "|battleship|ataque:move"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcos_move_pc barcos_move_pc:ordenar_barcos_pc " "Elaborating entity \"barcos_move_pc\" for hierarchy \"barcos_move_pc:ordenar_barcos_pc\"" {  } { { "battleship.sv" "ordenar_barcos_pc" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847936 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont barcos_move_pc.sv(16) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(16): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847963 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barcos barcos_move_pc.sv(18) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(18): variable \"barcos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847963 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(29) " "Verilog HDL assignment warning at barcos_move_pc.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(38) " "Verilog HDL assignment warning at barcos_move_pc.sv(38): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(46) " "Verilog HDL assignment warning at barcos_move_pc.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(53) " "Verilog HDL assignment warning at barcos_move_pc.sv(53): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(59) " "Verilog HDL assignment warning at barcos_move_pc.sv(59): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_barcos barcos_move_pc.sv(14) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(14): inferring latch(es) for variable \"temp_barcos\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont barcos_move_pc.sv(14) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(14): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont barcos_move_pc.sv(65) " "Inferred latch for \"cont\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847964 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847965 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847966 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847967 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847968 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847969 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847970 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847972 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ataque_pc ataque_pc:move_pc " "Elaborating entity \"ataque_pc\" for hierarchy \"ataque_pc:move_pc\"" {  } { { "battleship.sv" "move_pc" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415847973 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque_pc.sv(17) " "Verilog HDL Always Construct warning at ataque_pc.sv(17): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847991 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_end ataque_pc.sv(21) " "Verilog HDL Always Construct warning at ataque_pc.sv(21): variable \"temp_end\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847991 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ataque_pc.sv(22) " "Verilog HDL Case Statement warning at ataque_pc.sv(22): incomplete case statement has no default case item" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713415847991 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque_pc.sv(70) " "Verilog HDL Always Construct warning at ataque_pc.sv(70): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415847991 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "impact_ship_player ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"impact_ship_player\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_end ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"temp_end\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_end ataque_pc.sv(66) " "Inferred latch for \"temp_end\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[0\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[1\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[2\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont ataque_pc.sv(66) " "Inferred latch for \"cont\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847992 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847993 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847994 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847995 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847996 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847997 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847998 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847999 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847999 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847999 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415847999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conexion_vga conexion_vga:conex " "Elaborating entity \"conexion_vga\" for hierarchy \"conexion_vga:conex\"" {  } { { "battleship.sv" "conex" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848000 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_y_move conexion_vga.sv(25) " "Verilog HDL Always Construct warning at conexion_vga.sv(25): variable \"posicion_y_move\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_x_move conexion_vga.sv(25) " "Verilog HDL Always Construct warning at conexion_vga.sv(25): variable \"posicion_x_move\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_check_pc_life conexion_vga.sv(26) " "Verilog HDL Always Construct warning at conexion_vga.sv(26): variable \"en_check_pc_life\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_y_attack conexion_vga.sv(29) " "Verilog HDL Always Construct warning at conexion_vga.sv(29): variable \"posicion_y_attack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_x_attack conexion_vga.sv(29) " "Verilog HDL Always Construct warning at conexion_vga.sv(29): variable \"posicion_x_attack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_check_player_life conexion_vga.sv(30) " "Verilog HDL Always Construct warning at conexion_vga.sv(30): variable \"en_check_player_life\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848044 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848045 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848046 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848047 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848048 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848049 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848050 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vv " "Elaborating entity \"vga\" for hierarchy \"vga:vv\"" {  } { { "battleship.sv" "vv" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848053 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848067 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848067 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848067 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vv\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vv\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vga:vv\|pll:vgapll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848155 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415848171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415848172 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713415848172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vv\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vv\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hcnt vgaController.sv(16) " "Verilog HDL or VHDL warning at vgaController.sv(16): object \"hcnt\" assigned a value but never read" {  } { { "vgaController.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vgaController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713415848191 "|battleship|vga:vv|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vcnt vgaController.sv(17) " "Verilog HDL or VHDL warning at vgaController.sv(17): object \"vcnt\" assigned a value but never read" {  } { { "vgaController.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vgaController.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713415848192 "|battleship|vga:vv|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vv\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:vv\|videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415848192 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415849518 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415849518 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415849519 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713415849519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen vga:vv\|videoGen:videoGen\|rectgen:rectgen1 " "Elaborating entity \"rectgen\" for hierarchy \"vga:vv\|videoGen:videoGen\|rectgen:rectgen1\"" {  } { { "videoGen.sv" "rectgen1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/videoGen.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415849560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:pos_x " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:pos_x\"" {  } { { "battleship.sv" "pos_x" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415849577 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713415869855 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[4\]\[1\] ataque:move\|temp\[4\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[0\]\[1\] ataque:move\|temp\[0\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[1\]\[1\] ataque:move\|temp\[0\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[2\]\[1\] ataque:move\|temp\[0\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[3\]\[1\] ataque:move\|temp\[0\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[4\]\[1\] ataque:move\|temp\[0\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[0\]\[1\] ataque:move\|temp\[1\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[1\]\[1\] ataque:move\|temp\[1\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[2\]\[1\] ataque:move\|temp\[1\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[3\]\[1\] ataque:move\|temp\[1\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[4\]\[1\] ataque:move\|temp\[1\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[0\]\[1\] ataque:move\|temp\[2\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[1\]\[1\] ataque:move\|temp\[2\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[2\]\[1\] ataque:move\|temp\[2\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[3\]\[1\] ataque:move\|temp\[2\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[4\]\[1\] ataque:move\|temp\[2\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[0\]\[1\] ataque:move\|temp\[3\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[1\]\[1\] ataque:move\|temp\[3\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[2\]\[1\] ataque:move\|temp\[3\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[3\]\[1\] ataque:move\|temp\[3\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[4\]\[1\] ataque:move\|temp\[3\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[0\]\[1\] ataque:move\|temp\[4\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[1\]\[1\] ataque:move\|temp\[4\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[2\]\[1\] ataque:move\|temp\[4\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[3\]\[1\] ataque:move\|temp\[4\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415869911 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713415869911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869934 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869934 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869934 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869934 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869934 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869934 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_y\[1\] " "Latch barcos_move:ordenar_barcos\|temp_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_y\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_y\[1\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869934 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_y\[2\] " "Latch barcos_move:ordenar_barcos\|temp_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_y\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_y\[2\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_x\[2\] " "Latch barcos_move:ordenar_barcos\|temp_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_x\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_x\[2\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_x\[1\] " "Latch barcos_move:ordenar_barcos\|temp_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_x\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_x\[1\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869935 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869936 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869937 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869938 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869939 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869940 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869941 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869942 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869943 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869944 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869945 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869946 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869947 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869948 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869948 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869948 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869948 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869948 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869948 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869949 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869949 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869949 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869949 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869949 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869949 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869949 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869950 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869950 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869950 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869950 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869950 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869950 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869950 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869951 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869951 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869951 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869951 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869951 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869951 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869952 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869952 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869952 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869952 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869952 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869953 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869953 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869953 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869953 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869953 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869954 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869954 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869954 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869954 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869954 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869955 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869955 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869955 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869955 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869955 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869956 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869956 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869956 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869956 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869957 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869957 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[2\] " "Latch ataque:move\|impact_ship\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869958 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[0\] " "Latch ataque:move\|impact_ship\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ataque:move\|temp_y\[2\] " "Ports D and ENA on the latch are fed by the same signal ataque:move\|temp_y\[2\]" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869959 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[1\] " "Latch ataque:move\|impact_ship\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869959 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[0\] " "Latch ataque_pc:move_pc\|impact_ship_player\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869959 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[2\] " "Latch ataque_pc:move_pc\|impact_ship_player\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869959 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[1\] " "Latch ataque_pc:move_pc\|impact_ship_player\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869959 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[0\] " "Latch ataque:move\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869960 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[0\] " "Latch ataque:move\|temp_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869960 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[2\] " "Latch ataque:move\|temp_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869960 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[1\] " "Latch ataque:move\|temp_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869960 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[0\] " "Latch ataque:move\|temp_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869960 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[1\] " "Latch ataque:move\|temp_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869961 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[2\] " "Latch ataque:move\|temp_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869961 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[2\] " "Latch ataque:move\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869961 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[3\] " "Latch ataque:move\|temp\[4\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869961 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[2\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869961 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[1\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869961 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[0\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869962 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869962 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869962 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869962 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|cont " "Latch ataque_pc:move_pc\|cont has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869963 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp_end " "Latch ataque_pc:move_pc\|temp_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869963 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_end " "Latch ataque:move\|temp_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869963 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[2\] " "Latch ataque:move\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869963 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[3\] " "Latch ataque:move\|temp\[0\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869964 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[0\] " "Latch ataque:move\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869964 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[0\] " "Latch ataque:move\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869964 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[2\] " "Latch ataque:move\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869964 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[3\] " "Latch ataque:move\|temp\[0\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869964 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[0\] " "Latch ataque:move\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869965 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[2\] " "Latch ataque:move\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869965 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[3\] " "Latch ataque:move\|temp\[0\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869965 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[0\] " "Latch ataque:move\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869965 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[2\] " "Latch ataque:move\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869966 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[3\] " "Latch ataque:move\|temp\[0\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869966 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[0\] " "Latch ataque:move\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869966 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[2\] " "Latch ataque:move\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869966 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[3\] " "Latch ataque:move\|temp\[0\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869966 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[0\] " "Latch ataque:move\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869967 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[2\] " "Latch ataque:move\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869967 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[3\] " "Latch ataque:move\|temp\[1\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869967 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[0\] " "Latch ataque:move\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869967 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[2\] " "Latch ataque:move\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869967 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[3\] " "Latch ataque:move\|temp\[1\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869968 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[0\] " "Latch ataque:move\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869968 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[2\] " "Latch ataque:move\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869968 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[3\] " "Latch ataque:move\|temp\[1\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869969 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[0\] " "Latch ataque:move\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869969 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[2\] " "Latch ataque:move\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869969 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[3\] " "Latch ataque:move\|temp\[1\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869969 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[0\] " "Latch ataque:move\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869969 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[2\] " "Latch ataque:move\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869970 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[3\] " "Latch ataque:move\|temp\[1\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869970 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[0\] " "Latch ataque:move\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869970 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[2\] " "Latch ataque:move\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869970 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[3\] " "Latch ataque:move\|temp\[2\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869970 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[0\] " "Latch ataque:move\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869970 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[2\] " "Latch ataque:move\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869970 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[3\] " "Latch ataque:move\|temp\[2\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869971 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[0\] " "Latch ataque:move\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869971 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[2\] " "Latch ataque:move\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869971 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[3\] " "Latch ataque:move\|temp\[2\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869971 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[0\] " "Latch ataque:move\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869971 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[2\] " "Latch ataque:move\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869971 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[3\] " "Latch ataque:move\|temp\[2\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869972 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[0\] " "Latch ataque:move\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869972 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[2\] " "Latch ataque:move\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869972 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[3\] " "Latch ataque:move\|temp\[2\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869972 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[0\] " "Latch ataque:move\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869972 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[2\] " "Latch ataque:move\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869972 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[3\] " "Latch ataque:move\|temp\[3\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869972 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[0\] " "Latch ataque:move\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869973 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[2\] " "Latch ataque:move\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869973 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[3\] " "Latch ataque:move\|temp\[3\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869973 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[0\] " "Latch ataque:move\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869973 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[2\] " "Latch ataque:move\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869973 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[3\] " "Latch ataque:move\|temp\[3\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869973 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[0\] " "Latch ataque:move\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869973 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[2\] " "Latch ataque:move\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869974 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[3\] " "Latch ataque:move\|temp\[3\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869974 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[0\] " "Latch ataque:move\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869974 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[2\] " "Latch ataque:move\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869974 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[3\] " "Latch ataque:move\|temp\[3\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869974 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[0\] " "Latch ataque:move\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869974 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[2\] " "Latch ataque:move\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869974 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[3\] " "Latch ataque:move\|temp\[4\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869975 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[0\] " "Latch ataque:move\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869975 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[2\] " "Latch ataque:move\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869975 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[3\] " "Latch ataque:move\|temp\[4\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869975 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[0\] " "Latch ataque:move\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869975 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[2\] " "Latch ataque:move\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869975 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[3\] " "Latch ataque:move\|temp\[4\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869975 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[0\] " "Latch ataque:move\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869976 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[2\] " "Latch ataque:move\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869976 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[3\] " "Latch ataque:move\|temp\[4\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869976 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869976 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869976 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869976 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869976 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869977 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869977 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869977 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869977 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869977 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869977 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869977 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869978 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869978 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869978 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869978 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869978 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869978 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869979 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869979 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869979 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869979 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869979 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869979 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869979 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|cont " "Latch ataque:move\|cont has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869980 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869981 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869981 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869981 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869981 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869981 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869981 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869981 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869982 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869982 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869982 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869982 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869982 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869982 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869982 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869983 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869983 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869983 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869983 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869983 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869983 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869984 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869984 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869984 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869984 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869984 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869984 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869984 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869985 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869985 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869986 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869986 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869986 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869986 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869987 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869987 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869987 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869987 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869987 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869987 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869988 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869988 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869988 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869988 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713415869988 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713415869988 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[0\] manage_life:m_life_pc\|temp_display_life\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[0\]~1 " "Register \"manage_life:m_life_pc\|temp_display_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_display_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[1\] manage_life:m_life_pc\|temp_display_life\[1\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp_display_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_display_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[2\] manage_life:m_life_pc\|temp_display_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_pc\|temp_display_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_display_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[4\] manage_life:m_life_pc\|temp_display_life\[4\]~_emulated manage_life:m_life_pc\|temp_display_life\[4\]~13 " "Register \"manage_life:m_life_pc\|temp_display_life\[4\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[4\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[4\]~13\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_display_life[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[5\] manage_life:m_life_pc\|temp_display_life\[5\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~17 " "Register \"manage_life:m_life_pc\|temp_display_life\[5\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[5\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~17\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_display_life[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[6\] manage_life:m_life_pc\|temp_display_life\[6\]~_emulated manage_life:m_life_pc\|temp_display_life\[6\]~21 " "Register \"manage_life:m_life_pc\|temp_display_life\[6\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[6\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[6\]~21\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_display_life[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[0\] manage_life:m_life_player\|temp_display_life\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[0\]~1 " "Register \"manage_life:m_life_player\|temp_display_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_display_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[1\] manage_life:m_life_player\|temp_display_life\[1\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp_display_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_display_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[2\] manage_life:m_life_player\|temp_display_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_player\|temp_display_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_display_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[4\] manage_life:m_life_player\|temp_display_life\[4\]~_emulated manage_life:m_life_pc\|temp_display_life\[4\]~13 " "Register \"manage_life:m_life_player\|temp_display_life\[4\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[4\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[4\]~13\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_display_life[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[5\] manage_life:m_life_player\|temp_display_life\[5\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~17 " "Register \"manage_life:m_life_player\|temp_display_life\[5\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[5\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~17\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_display_life[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[6\] manage_life:m_life_player\|temp_display_life\[6\]~_emulated manage_life:m_life_pc\|temp_display_life\[6\]~21 " "Register \"manage_life:m_life_player\|temp_display_life\[6\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[6\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[6\]~21\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_display_life[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[0\] manage_life:m_life_pc\|temp_life\[0\]~_emulated manage_life:m_life_pc\|temp_life\[0\]~1 " "Register \"manage_life:m_life_pc\|temp_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[1\] manage_life:m_life_pc\|temp_life\[1\]~_emulated manage_life:m_life_pc\|temp_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[3\]\[2\] manage_life:m_life_pc\|temp\[3\]\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_pc\|temp\[3\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[3\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[1\]\[1\] manage_life:m_life_pc\|temp\[1\]\[1\]~_emulated manage_life:m_life_pc\|temp\[1\]\[1\]~5 " "Register \"manage_life:m_life_pc\|temp\[1\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[1\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[1\]\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[2\]\[1\] manage_life:m_life_pc\|temp\[2\]\[1\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_pc\|temp\[2\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[2\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[2\]\[0\] manage_life:m_life_pc\|temp\[2\]\[0\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_pc\|temp\[2\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[2\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[4\]\[2\] manage_life:m_life_pc\|temp\[4\]\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp\[4\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[4\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[4\]\[0\] manage_life:m_life_pc\|temp\[4\]\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp\[4\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[4\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[2\] manage_life:m_life_pc\|temp_life\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_pc\|temp_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_pc|temp_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[0\] manage_life:m_life_player\|temp_life\[0\]~_emulated manage_life:m_life_pc\|temp_life\[0\]~1 " "Register \"manage_life:m_life_player\|temp_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[1\] manage_life:m_life_player\|temp_life\[1\]~_emulated manage_life:m_life_pc\|temp_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[3\]\[2\] manage_life:m_life_player\|temp\[3\]\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_player\|temp\[3\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[3\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[1\]\[1\] manage_life:m_life_player\|temp\[1\]\[1\]~_emulated manage_life:m_life_pc\|temp\[1\]\[1\]~5 " "Register \"manage_life:m_life_player\|temp\[1\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[1\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[1\]\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[2\]\[1\] manage_life:m_life_player\|temp\[2\]\[1\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_player\|temp\[2\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[2\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[2\]\[0\] manage_life:m_life_player\|temp\[2\]\[0\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_player\|temp\[2\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[2\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[4\]\[2\] manage_life:m_life_player\|temp\[4\]\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp\[4\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[4\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[4\]\[0\] manage_life:m_life_player\|temp\[4\]\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp\[4\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[4\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[2\] manage_life:m_life_player\|temp_life\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_player\|temp_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713415870035 "|battleship|manage_life:m_life_player|temp_life[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713415870035 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713415882174 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713415882174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713415882968 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713415896926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713415897550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713415897550 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1713415898034 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1713415898034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3022 " "Implemented 3022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713415898231 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713415898231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2960 " "Implemented 2960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713415898231 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713415898231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713415898231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 921 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 921 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713415898336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 22:51:38 2024 " "Processing ended: Wed Apr 17 22:51:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713415898336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713415898336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713415898336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713415898336 ""}
