

================================================================
== Synthesis Summary Report of 'lab7_z3'
================================================================
+ General Information: 
    * Date:           Wed Dec  6 16:13:01 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab7_z3
    * Solution:       sol2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |           |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF    |    LUT    | URAM|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |+ lab7_z3  |     -|  1.22|       16|  160.000|         -|       17|     -|        no|     -|  144 (60%)|  8330 (6%)|  4327 (6%)|    -|
    | o Mult    |     -|  9.00|       14|  140.000|         8|        1|     8|       yes|     -|          -|          -|          -|    -|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_0_address0  | 3        |
| a_0_d0        | 64       |
| a_10_address0 | 3        |
| a_10_d0       | 64       |
| a_11_address0 | 3        |
| a_11_d0       | 64       |
| a_12_address0 | 3        |
| a_12_d0       | 64       |
| a_13_address0 | 3        |
| a_13_d0       | 64       |
| a_14_address0 | 3        |
| a_14_d0       | 64       |
| a_15_address0 | 3        |
| a_15_d0       | 64       |
| a_1_address0  | 3        |
| a_1_d0        | 64       |
| a_2_address0  | 3        |
| a_2_d0        | 64       |
| a_3_address0  | 3        |
| a_3_d0        | 64       |
| a_4_address0  | 3        |
| a_4_d0        | 64       |
| a_5_address0  | 3        |
| a_5_d0        | 64       |
| a_6_address0  | 3        |
| a_6_d0        | 64       |
| a_7_address0  | 3        |
| a_7_d0        | 64       |
| a_8_address0  | 3        |
| a_8_d0        | 64       |
| a_9_address0  | 3        |
| a_9_d0        | 64       |
| b_0_address0  | 3        |
| b_0_q0        | 64       |
| b_10_address0 | 3        |
| b_10_q0       | 64       |
| b_11_address0 | 3        |
| b_11_q0       | 64       |
| b_12_address0 | 3        |
| b_12_q0       | 64       |
| b_13_address0 | 3        |
| b_13_q0       | 64       |
| b_14_address0 | 3        |
| b_14_q0       | 64       |
| b_15_address0 | 3        |
| b_15_q0       | 64       |
| b_1_address0  | 3        |
| b_1_q0        | 64       |
| b_2_address0  | 3        |
| b_2_q0        | 64       |
| b_3_address0  | 3        |
| b_3_q0        | 64       |
| b_4_address0  | 3        |
| b_4_q0        | 64       |
| b_5_address0  | 3        |
| b_5_q0        | 64       |
| b_6_address0  | 3        |
| b_6_q0        | 64       |
| b_7_address0  | 3        |
| b_7_q0        | 64       |
| b_8_address0  | 3        |
| b_8_q0        | 64       |
| b_9_address0  | 3        |
| b_9_q0        | 64       |
| c_0_address0  | 3        |
| c_0_q0        | 64       |
| c_10_address0 | 3        |
| c_10_q0       | 64       |
| c_11_address0 | 3        |
| c_11_q0       | 64       |
| c_12_address0 | 3        |
| c_12_q0       | 64       |
| c_13_address0 | 3        |
| c_13_q0       | 64       |
| c_14_address0 | 3        |
| c_14_q0       | 64       |
| c_15_address0 | 3        |
| c_15_q0       | 64       |
| c_1_address0  | 3        |
| c_1_q0        | 64       |
| c_2_address0  | 3        |
| c_2_q0        | 64       |
| c_3_address0  | 3        |
| c_3_q0        | 64       |
| c_4_address0  | 3        |
| c_4_q0        | 64       |
| c_5_address0  | 3        |
| c_5_q0        | 64       |
| c_6_address0  | 3        |
| c_6_q0        | 64       |
| c_7_address0  | 3        |
| c_7_q0        | 64       |
| c_8_address0  | 3        |
| c_8_q0        | 64       |
| c_9_address0  | 3        |
| c_9_q0        | 64       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | out       | double*  |
| b        | in        | double*  |
| c        | in        | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_0_address0  | port    | offset   |
| a        | a_0_ce0       | port    |          |
| a        | a_0_we0       | port    |          |
| a        | a_0_d0        | port    |          |
| a        | a_1_address0  | port    | offset   |
| a        | a_1_ce0       | port    |          |
| a        | a_1_we0       | port    |          |
| a        | a_1_d0        | port    |          |
| a        | a_2_address0  | port    | offset   |
| a        | a_2_ce0       | port    |          |
| a        | a_2_we0       | port    |          |
| a        | a_2_d0        | port    |          |
| a        | a_3_address0  | port    | offset   |
| a        | a_3_ce0       | port    |          |
| a        | a_3_we0       | port    |          |
| a        | a_3_d0        | port    |          |
| a        | a_4_address0  | port    | offset   |
| a        | a_4_ce0       | port    |          |
| a        | a_4_we0       | port    |          |
| a        | a_4_d0        | port    |          |
| a        | a_5_address0  | port    | offset   |
| a        | a_5_ce0       | port    |          |
| a        | a_5_we0       | port    |          |
| a        | a_5_d0        | port    |          |
| a        | a_6_address0  | port    | offset   |
| a        | a_6_ce0       | port    |          |
| a        | a_6_we0       | port    |          |
| a        | a_6_d0        | port    |          |
| a        | a_7_address0  | port    | offset   |
| a        | a_7_ce0       | port    |          |
| a        | a_7_we0       | port    |          |
| a        | a_7_d0        | port    |          |
| a        | a_8_address0  | port    | offset   |
| a        | a_8_ce0       | port    |          |
| a        | a_8_we0       | port    |          |
| a        | a_8_d0        | port    |          |
| a        | a_9_address0  | port    | offset   |
| a        | a_9_ce0       | port    |          |
| a        | a_9_we0       | port    |          |
| a        | a_9_d0        | port    |          |
| a        | a_10_address0 | port    | offset   |
| a        | a_10_ce0      | port    |          |
| a        | a_10_we0      | port    |          |
| a        | a_10_d0       | port    |          |
| a        | a_11_address0 | port    | offset   |
| a        | a_11_ce0      | port    |          |
| a        | a_11_we0      | port    |          |
| a        | a_11_d0       | port    |          |
| a        | a_12_address0 | port    | offset   |
| a        | a_12_ce0      | port    |          |
| a        | a_12_we0      | port    |          |
| a        | a_12_d0       | port    |          |
| a        | a_13_address0 | port    | offset   |
| a        | a_13_ce0      | port    |          |
| a        | a_13_we0      | port    |          |
| a        | a_13_d0       | port    |          |
| a        | a_14_address0 | port    | offset   |
| a        | a_14_ce0      | port    |          |
| a        | a_14_we0      | port    |          |
| a        | a_14_d0       | port    |          |
| a        | a_15_address0 | port    | offset   |
| a        | a_15_ce0      | port    |          |
| a        | a_15_we0      | port    |          |
| a        | a_15_d0       | port    |          |
| b        | b_0_address0  | port    | offset   |
| b        | b_0_ce0       | port    |          |
| b        | b_0_q0        | port    |          |
| b        | b_1_address0  | port    | offset   |
| b        | b_1_ce0       | port    |          |
| b        | b_1_q0        | port    |          |
| b        | b_2_address0  | port    | offset   |
| b        | b_2_ce0       | port    |          |
| b        | b_2_q0        | port    |          |
| b        | b_3_address0  | port    | offset   |
| b        | b_3_ce0       | port    |          |
| b        | b_3_q0        | port    |          |
| b        | b_4_address0  | port    | offset   |
| b        | b_4_ce0       | port    |          |
| b        | b_4_q0        | port    |          |
| b        | b_5_address0  | port    | offset   |
| b        | b_5_ce0       | port    |          |
| b        | b_5_q0        | port    |          |
| b        | b_6_address0  | port    | offset   |
| b        | b_6_ce0       | port    |          |
| b        | b_6_q0        | port    |          |
| b        | b_7_address0  | port    | offset   |
| b        | b_7_ce0       | port    |          |
| b        | b_7_q0        | port    |          |
| b        | b_8_address0  | port    | offset   |
| b        | b_8_ce0       | port    |          |
| b        | b_8_q0        | port    |          |
| b        | b_9_address0  | port    | offset   |
| b        | b_9_ce0       | port    |          |
| b        | b_9_q0        | port    |          |
| b        | b_10_address0 | port    | offset   |
| b        | b_10_ce0      | port    |          |
| b        | b_10_q0       | port    |          |
| b        | b_11_address0 | port    | offset   |
| b        | b_11_ce0      | port    |          |
| b        | b_11_q0       | port    |          |
| b        | b_12_address0 | port    | offset   |
| b        | b_12_ce0      | port    |          |
| b        | b_12_q0       | port    |          |
| b        | b_13_address0 | port    | offset   |
| b        | b_13_ce0      | port    |          |
| b        | b_13_q0       | port    |          |
| b        | b_14_address0 | port    | offset   |
| b        | b_14_ce0      | port    |          |
| b        | b_14_q0       | port    |          |
| b        | b_15_address0 | port    | offset   |
| b        | b_15_ce0      | port    |          |
| b        | b_15_q0       | port    |          |
| c        | c_0_address0  | port    | offset   |
| c        | c_0_ce0       | port    |          |
| c        | c_0_q0        | port    |          |
| c        | c_1_address0  | port    | offset   |
| c        | c_1_ce0       | port    |          |
| c        | c_1_q0        | port    |          |
| c        | c_2_address0  | port    | offset   |
| c        | c_2_ce0       | port    |          |
| c        | c_2_q0        | port    |          |
| c        | c_3_address0  | port    | offset   |
| c        | c_3_ce0       | port    |          |
| c        | c_3_q0        | port    |          |
| c        | c_4_address0  | port    | offset   |
| c        | c_4_ce0       | port    |          |
| c        | c_4_q0        | port    |          |
| c        | c_5_address0  | port    | offset   |
| c        | c_5_ce0       | port    |          |
| c        | c_5_q0        | port    |          |
| c        | c_6_address0  | port    | offset   |
| c        | c_6_ce0       | port    |          |
| c        | c_6_q0        | port    |          |
| c        | c_7_address0  | port    | offset   |
| c        | c_7_ce0       | port    |          |
| c        | c_7_q0        | port    |          |
| c        | c_8_address0  | port    | offset   |
| c        | c_8_ce0       | port    |          |
| c        | c_8_q0        | port    |          |
| c        | c_9_address0  | port    | offset   |
| c        | c_9_ce0       | port    |          |
| c        | c_9_q0        | port    |          |
| c        | c_10_address0 | port    | offset   |
| c        | c_10_ce0      | port    |          |
| c        | c_10_q0       | port    |          |
| c        | c_11_address0 | port    | offset   |
| c        | c_11_ce0      | port    |          |
| c        | c_11_q0       | port    |          |
| c        | c_12_address0 | port    | offset   |
| c        | c_12_ce0      | port    |          |
| c        | c_12_q0       | port    |          |
| c        | c_13_address0 | port    | offset   |
| c        | c_13_ce0      | port    |          |
| c        | c_13_q0       | port    |          |
| c        | c_14_address0 | port    | offset   |
| c        | c_14_ce0      | port    |          |
| c        | c_14_q0       | port    |          |
| c        | c_15_address0 | port    | offset   |
| c        | c_15_ce0      | port    |          |
| c        | c_15_q0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+------+--------+---------+
| Name                                | DSP | Pragma | Variable     | Op   | Impl   | Latency |
+-------------------------------------+-----+--------+--------------+------+--------+---------+
| + lab7_z3                           | 144 |        |              |      |        |         |
|   dmul_64ns_64ns_64_5_med_dsp_1_U1  | 9   | yes    | temp_mult    | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U2  | 9   | yes    | temp_mult_1  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U3  | 9   | yes    | temp_mult_2  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U4  | 9   | yes    | temp_mult_3  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U5  | 9   | yes    | temp_mult_4  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U6  | 9   | yes    | temp_mult_5  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U7  | 9   | yes    | temp_mult_6  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U8  | 9   | yes    | temp_mult_7  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U9  | 9   | yes    | temp_mult_8  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U10 | 9   | yes    | temp_mult_9  | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U11 | 9   | yes    | temp_mult_10 | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U12 | 9   | yes    | temp_mult_11 | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U13 | 9   | yes    | temp_mult_12 | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U14 | 9   | yes    | temp_mult_13 | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U15 | 9   | yes    | temp_mult_14 | dmul | meddsp | 4       |
|   dmul_64ns_64ns_64_5_med_dsp_1_U16 | 9   | yes    | temp_mult_15 | dmul | meddsp | 4       |
|   add_ln8_fu_938_p2                 | -   |        | add_ln8      | add  | fabric | 0       |
+-------------------------------------+-----+--------+--------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------+---------------------------------+
| Type            | Options                                | Location                        |
+-----------------+----------------------------------------+---------------------------------+
| array_partition | variable=a cyclic factor=16 dim=1      | DIRECTIVE in lab7_z3, a         |
| array_partition | variable=b cyclic factor=16 dim=1      | DIRECTIVE in lab7_z3, b         |
| array_partition | variable=c cyclic factor=16 dim=1      | DIRECTIVE in lab7_z3, c         |
| bind_op         | variable=temp_mult op=dmul impl=meddsp | DIRECTIVE in lab7_z3, temp_mult |
| pipeline        |                                        | DIRECTIVE in lab7_z3            |
| unroll          | factor=16                              | DIRECTIVE in lab7_z3            |
+-----------------+----------------------------------------+---------------------------------+


