{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 14:41:18 2024 " "Info: Processing started: Fri Feb 23 14:41:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Temporizador_Decimo_de_Segundo -c Temporizador_Decimo_de_Segundo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Temporizador_Decimo_de_Segundo -c Temporizador_Decimo_de_Segundo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temporizador:inst\|inst11~latch " "Warning: Node \"temporizador:inst\|inst11~latch\" is a latch" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 176 104 272 192 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register temporizador:inst\|74161:inst\|f74161:sub\|99 register temporizador:inst\|74160:inst6\|9 332.12 MHz 3.011 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 332.12 MHz between source register \"temporizador:inst\|74161:inst\|f74161:sub\|99\" and destination register \"temporizador:inst\|74160:inst6\|9\" (period= 3.011 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.797 ns + Longest register register " "Info: + Longest register to register delay is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temporizador:inst\|74161:inst\|f74161:sub\|99 1 REG LCFF_X62_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y1_N1; Fanout = 3; REG Node = 'temporizador:inst\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.410 ns) 0.932 ns temporizador:inst\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X62_Y1_N22 5 " "Info: 2: + IC(0.522 ns) + CELL(0.410 ns) = 0.932 ns; Loc. = LCCOMB_X62_Y1_N22; Fanout = 5; COMB Node = 'temporizador:inst\|74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { temporizador:inst|74161:inst|f74161:sub|99 temporizador:inst|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 1.347 ns temporizador:inst\|74160:inst2\|45 3 COMB LCCOMB_X62_Y1_N18 6 " "Info: 3: + IC(0.265 ns) + CELL(0.150 ns) = 1.347 ns; Loc. = LCCOMB_X62_Y1_N18; Fanout = 6; COMB Node = 'temporizador:inst\|74160:inst2\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { temporizador:inst|74161:inst|f74161:sub|104 temporizador:inst|74160:inst2|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.758 ns temporizador:inst\|74160:inst4\|45~0 4 COMB LCCOMB_X62_Y1_N4 5 " "Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 1.758 ns; Loc. = LCCOMB_X62_Y1_N4; Fanout = 5; COMB Node = 'temporizador:inst\|74160:inst4\|45~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { temporizador:inst|74160:inst2|45 temporizador:inst|74160:inst4|45~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 2.294 ns temporizador:inst\|74160:inst6\|50~0 5 COMB LCCOMB_X62_Y1_N6 3 " "Info: 5: + IC(0.261 ns) + CELL(0.275 ns) = 2.294 ns; Loc. = LCCOMB_X62_Y1_N6; Fanout = 3; COMB Node = 'temporizador:inst\|74160:inst6\|50~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { temporizador:inst|74160:inst4|45~0 temporizador:inst|74160:inst6|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 2.713 ns temporizador:inst\|74160:inst6\|13~0 6 COMB LCCOMB_X62_Y1_N20 1 " "Info: 6: + IC(0.269 ns) + CELL(0.150 ns) = 2.713 ns; Loc. = LCCOMB_X62_Y1_N20; Fanout = 1; COMB Node = 'temporizador:inst\|74160:inst6\|13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { temporizador:inst|74160:inst6|50~0 temporizador:inst|74160:inst6|13~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.797 ns temporizador:inst\|74160:inst6\|9 7 REG LCFF_X62_Y1_N21 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.797 ns; Loc. = LCFF_X62_Y1_N21; Fanout = 4; REG Node = 'temporizador:inst\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { temporizador:inst|74160:inst6|13~0 temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 43.58 % ) " "Info: Total cell delay = 1.219 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.578 ns ( 56.42 % ) " "Info: Total interconnect delay = 1.578 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { temporizador:inst|74161:inst|f74161:sub|99 temporizador:inst|74161:inst|f74161:sub|104 temporizador:inst|74160:inst2|45 temporizador:inst|74160:inst4|45~0 temporizador:inst|74160:inst6|50~0 temporizador:inst|74160:inst6|13~0 temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { temporizador:inst|74161:inst|f74161:sub|99 {} temporizador:inst|74161:inst|f74161:sub|104 {} temporizador:inst|74160:inst2|45 {} temporizador:inst|74160:inst4|45~0 {} temporizador:inst|74160:inst6|50~0 {} temporizador:inst|74160:inst6|13~0 {} temporizador:inst|74160:inst6|9 {} } { 0.000ns 0.522ns 0.265ns 0.261ns 0.261ns 0.269ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 176 104 272 192 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 24 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 176 104 272 192 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.668 ns temporizador:inst\|74160:inst6\|9 3 REG LCFF_X62_Y1_N21 4 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X62_Y1_N21; Fanout = 4; REG Node = 'temporizador:inst\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CLOCK~clkctrl temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.82 % ) " "Info: Total cell delay = 1.516 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.152 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst6|9 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.668 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 176 104 272 192 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 24 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 176 104 272 192 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.668 ns temporizador:inst\|74161:inst\|f74161:sub\|99 3 REG LCFF_X62_Y1_N1 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X62_Y1_N1; Fanout = 3; REG Node = 'temporizador:inst\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.82 % ) " "Info: Total cell delay = 1.516 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.152 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst6|9 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { temporizador:inst|74161:inst|f74161:sub|99 temporizador:inst|74161:inst|f74161:sub|104 temporizador:inst|74160:inst2|45 temporizador:inst|74160:inst4|45~0 temporizador:inst|74160:inst6|50~0 temporizador:inst|74160:inst6|13~0 temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { temporizador:inst|74161:inst|f74161:sub|99 {} temporizador:inst|74161:inst|f74161:sub|104 {} temporizador:inst|74160:inst2|45 {} temporizador:inst|74160:inst4|45~0 {} temporizador:inst|74160:inst6|50~0 {} temporizador:inst|74160:inst6|13~0 {} temporizador:inst|74160:inst6|9 {} } { 0.000ns 0.522ns 0.265ns 0.261ns 0.261ns 0.269ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst6|9 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK LED1S temporizador:inst\|74160:inst6\|9 8.135 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"LED1S\" through register \"temporizador:inst\|74160:inst6\|9\" is 8.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.668 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 176 104 272 192 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 24 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 176 104 272 192 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.668 ns temporizador:inst\|74160:inst6\|9 3 REG LCFF_X62_Y1_N21 4 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X62_Y1_N21; Fanout = 4; REG Node = 'temporizador:inst\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CLOCK~clkctrl temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.82 % ) " "Info: Total cell delay = 1.516 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.152 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst6|9 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.217 ns + Longest register pin " "Info: + Longest register to pin delay is 5.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temporizador:inst\|74160:inst6\|9 1 REG LCFF_X62_Y1_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y1_N21; Fanout = 4; REG Node = 'temporizador:inst\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.398 ns) 1.151 ns temporizador:inst\|inst7~0 2 COMB LCCOMB_X60_Y1_N28 2 " "Info: 2: + IC(0.753 ns) + CELL(0.398 ns) = 1.151 ns; Loc. = LCCOMB_X60_Y1_N28; Fanout = 2; COMB Node = 'temporizador:inst\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 32 920 984 112 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.420 ns) 1.842 ns temporizador:inst\|inst11~head_lut 3 COMB LCCOMB_X60_Y1_N0 1 " "Info: 3: + IC(0.271 ns) + CELL(0.420 ns) = 1.842 ns; Loc. = LCCOMB_X60_Y1_N0; Fanout = 1; COMB Node = 'temporizador:inst\|inst11~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(2.808 ns) 5.217 ns LED1S 4 PIN PIN_AE22 0 " "Info: 4: + IC(0.567 ns) + CELL(2.808 ns) = 5.217 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'LED1S'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { temporizador:inst|inst11~head_lut LED1S } "NODE_NAME" } } { "Temporizador_Decimo_de_Segundo.bdf" "" { Schematic "E:/Proyecto/Practica_Temporizador/Temporizador_Decimo_de_Segundo.bdf" { { 160 424 600 176 "LED1S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.626 ns ( 69.50 % ) " "Info: Total cell delay = 3.626 ns ( 69.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.591 ns ( 30.50 % ) " "Info: Total interconnect delay = 1.591 ns ( 30.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut LED1S } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { temporizador:inst|74160:inst6|9 {} temporizador:inst|inst7~0 {} temporizador:inst|inst11~head_lut {} LED1S {} } { 0.000ns 0.753ns 0.271ns 0.567ns } { 0.000ns 0.398ns 0.420ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst6|9 {} } { 0.000ns 0.000ns 0.113ns 1.039ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut LED1S } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { temporizador:inst|74160:inst6|9 {} temporizador:inst|inst7~0 {} temporizador:inst|inst11~head_lut {} LED1S {} } { 0.000ns 0.753ns 0.271ns 0.567ns } { 0.000ns 0.398ns 0.420ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 14:41:21 2024 " "Info: Processing ended: Fri Feb 23 14:41:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
