# Automatically generated by Amaranth 0.4.dev7+g02364a4. Do not edit.
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.ecp5pll"
module \ecp5pll
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 output 0 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \clk25_0__io
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 output 2 \sdram_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/ECP5PLL.py:28"
  wire width 1 \reset
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/ECP5PLL.py:29"
  wire width 1 \locked
  attribute \FREQUENCY_PIN_CLKI "25.0"
  attribute \ICP_CURRENT "6"
  attribute \LPF_RESISTOR "16"
  attribute \MFG_ENABLE_FILTEROPAMP "1"
  attribute \MFG_GMCREF_SEL "2"
  cell \EHXPLLL \U$$0
    parameter \FEEDBK_PATH "INT_OS3"
    parameter \CLKOS3_ENABLE "ENABLED"
    parameter \CLKOS3_DIV 1
    parameter \CLKFB_DIV 17
    parameter \CLKI_DIV 1
    parameter \CLKOP_ENABLE "ENABLED"
    parameter \CLKOP_DIV 17
    parameter \CLKOP_FPHASE 0
    parameter \CLKOP_CPHASE 17
    parameter \CLKOS_ENABLE "ENABLED"
    parameter \CLKOS_DIV 3
    parameter \CLKOS_FPHASE 0
    parameter \CLKOS_CPHASE 3
    connect \RST \reset
    connect \CLKI { \clk25_0__io }
    connect \LOCK \locked
    connect \CLKOP \clk
    connect \CLKOS \sdram_clk
  end
  connect \reset 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i_button_ffsync"
module \i_button_ffsync
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 input 0 \i_unsync_buttons__pwr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 input 1 \i_unsync_buttons__fireA
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 input 2 \i_unsync_buttons__fireB
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 input 3 \i_unsync_buttons__up
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 input 4 \i_unsync_buttons__down
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 input 5 \i_unsync_buttons__left
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 input 6 \i_unsync_buttons__right
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 output 7 \i_buttons__pwr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 8 \rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 9 \clk
  attribute \init 7'0000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next { \i_unsync_buttons__right \i_unsync_buttons__left \i_unsync_buttons__down \i_unsync_buttons__up \i_unsync_buttons__fireB \i_unsync_buttons__fireA \i_unsync_buttons__pwr }
  end
  attribute \init 7'0000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 \i_buttons__fireA
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 \i_buttons__fireB
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 \i_buttons__up
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 \i_buttons__down
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 \i_buttons__left
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 \i_buttons__right
  process $group_2
    assign \i_buttons__pwr 1'0
    assign \i_buttons__fireA 1'0
    assign \i_buttons__fireB 1'0
    assign \i_buttons__up 1'0
    assign \i_buttons__down 1'0
    assign \i_buttons__left 1'0
    assign \i_buttons__right 1'0
    assign { \i_buttons__right \i_buttons__left \i_buttons__down \i_buttons__up \i_buttons__fireB \i_buttons__fireA \i_buttons__pwr } \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.readwriter"
module \readwriter
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 0 \rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 2 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 3 \sdram_clk
  attribute \enum_base_type "rw_cmds"
  attribute \enum_value_00 "RW_IDLE"
  attribute \enum_value_01 "RW_READ"
  attribute \enum_value_10 "RW_WRITE"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 2 input 4 \ui__rw_copi__task
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 22 input 5 \ui__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 16 input 6 \ui__rw_copi__w_data
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 1 output 7 \ui__r_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 1 \ui__r_cipo__read_active$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 22 output 8 \ui__r_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 22 \ui__r_cipo__addr$next
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 16 output 9 \ui__r_cipo__r_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 16 \ui__r_cipo__r_data$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 1 output 10 \ui__in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 1 \ui__in_progress$next
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \init 4'0000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 4 output 11 \controller_pin_ui__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 4 \controller_pin_ui__cmd$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 output 12 \controller_pin_ui__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \controller_pin_ui__clk_en$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 output 13 \controller_pin_ui__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \controller_pin_ui__dqm$next
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 16 output 14 \controller_pin_ui__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 16 \controller_pin_ui__rw_copi__dq$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 output 15 \controller_pin_ui__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \controller_pin_ui__rw_copi__dq_oen$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 output 16 \controller_pin_ui__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \controller_pin_ui__rw_copi__read_active$next
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 13 output 17 \controller_pin_ui__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 13 \controller_pin_ui__rw_copi__a$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 2 output 18 \controller_pin_ui__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 2 \controller_pin_ui__rw_copi__ba$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 22 output 19 \controller_pin_ui__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 22 \controller_pin_ui__rw_copi__addr$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 16 input 20 \controller_pin_ui__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 input 21 \controller_pin_ui__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 input 22 \controller_pin_ui__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 13 input 23 \controller_pin_ui__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 2 input 24 \controller_pin_ui__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 22 input 25 \controller_pin_ui__rw_cipo__addr
  attribute \init 4'0000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 4 \_controller_pin_ui__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 4 \_controller_pin_ui__cmd$next
  attribute \init 5'00000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_0_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_0_fsm_state$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:196"
  wire width 2 \bank
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:196"
  wire width 2 \bank$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'0
    connect \Y $1
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:202"
  wire width 3 \burst_index
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:202"
  wire width 3 \burst_index$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $3
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B $3
    connect \Y $5
  end
  attribute \amaranth.sample_reg 1
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 2 $sample$s$_ui__rw_copi__task$sync$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 2 $sample$s$_ui__rw_copi__task$sync$1$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $7
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $9
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B $7
    connect \Y $9
  end
  attribute \init 5'00000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_1_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_1_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'1
    connect \Y $11
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $13
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $13
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $15
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B $13
    connect \Y $15
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $17
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $17
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $19
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $15
    connect \B $17
    connect \Y $19
  end
  attribute \init 5'00000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_2_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_2_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $21
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'10
    connect \Y $21
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $23
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $23
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $25
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B $23
    connect \Y $25
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $27
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $27
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $29
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $25
    connect \B $27
    connect \Y $29
  end
  attribute \init 5'00000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_3_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
  wire width 5 \rw_bank_3_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $31
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'11
    connect \Y $31
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $33
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $33
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $35
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B $33
    connect \Y $35
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $37
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $37
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $39
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $39
  end
  process $group_0
    assign \_controller_pin_ui__cmd$next \_controller_pin_ui__cmd
    assign \_controller_pin_ui__cmd$next 4'0001
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $9 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__cmd$next 4'0111
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__cmd$next 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__cmd$next 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $19 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__cmd$next 4'0111
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__cmd$next 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__cmd$next 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $29 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__cmd$next 4'0111
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__cmd$next 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__cmd$next 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $39 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__cmd$next 4'0111
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__cmd$next 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__cmd$next 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__cmd$next 4'0000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__clk_en$next
  process $group_1
    assign \_controller_pin_ui__clk_en$next \_controller_pin_ui__clk_en
    assign \_controller_pin_ui__clk_en$next 1'1
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__clk_en$next 1'0
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 2 \_ui__rw_copi__task
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 2 \_ui__rw_copi__task$next
  process $group_2
    assign \_ui__rw_copi__task$next \_ui__rw_copi__task
    assign \_ui__rw_copi__task$next \ui__rw_copi__task
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_copi__task$next 2'00
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 22 \_ui__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 22 \_ui__rw_copi__addr$next
  process $group_3
    assign \_ui__rw_copi__addr$next \_ui__rw_copi__addr
    assign \_ui__rw_copi__addr$next \ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 16 \_ui__rw_copi__w_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 16 \_ui__rw_copi__w_data$next
  process $group_4
    assign \_ui__rw_copi__w_data$next \_ui__rw_copi__w_data
    assign \_ui__rw_copi__w_data$next \ui__rw_copi__w_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_copi__w_data$next 16'0000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 1 \_ui__r_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 1 \_ui__r_cipo__read_active$next
  process $group_5
    assign \ui__r_cipo__read_active$next \ui__r_cipo__read_active
    assign \ui__r_cipo__read_active$next \_ui__r_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__r_cipo__read_active$next 1'0
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 22 \_ui__r_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 22 \_ui__r_cipo__addr$next
  process $group_6
    assign \ui__r_cipo__addr$next \ui__r_cipo__addr
    assign \ui__r_cipo__addr$next \_ui__r_cipo__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__r_cipo__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 16 \_ui__r_cipo__r_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 16 \_ui__r_cipo__r_data$next
  process $group_7
    assign \ui__r_cipo__r_data$next \ui__r_cipo__r_data
    assign \ui__r_cipo__r_data$next \_ui__r_cipo__r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__r_cipo__r_data$next 16'0000000000000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164"
  wire width 1 \_ui__in_progress
  process $group_8
    assign \ui__in_progress$next \ui__in_progress
    assign \ui__in_progress$next \_ui__in_progress
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__in_progress$next 1'0
    end
  end
  process $group_9
    assign \controller_pin_ui__cmd$next \controller_pin_ui__cmd
    assign \controller_pin_ui__cmd$next \_controller_pin_ui__cmd
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__cmd$next 4'0000
    end
  end
  process $group_10
    assign \controller_pin_ui__clk_en$next \controller_pin_ui__clk_en
    assign \controller_pin_ui__clk_en$next \_controller_pin_ui__clk_en
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__clk_en$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__dqm
  process $group_11
    assign \controller_pin_ui__dqm$next \controller_pin_ui__dqm
    assign \controller_pin_ui__dqm$next \_controller_pin_ui__dqm
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__dqm$next 1'0
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 16 \_controller_pin_ui__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 16 \_controller_pin_ui__rw_copi__dq$next
  process $group_12
    assign \controller_pin_ui__rw_copi__dq$next \controller_pin_ui__rw_copi__dq
    assign \controller_pin_ui__rw_copi__dq$next \_controller_pin_ui__rw_copi__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__dq$next 16'0000000000000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__rw_copi__dq_oen
  process $group_13
    assign \controller_pin_ui__rw_copi__dq_oen$next \controller_pin_ui__rw_copi__dq_oen
    assign \controller_pin_ui__rw_copi__dq_oen$next \_controller_pin_ui__rw_copi__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__dq_oen$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__rw_copi__read_active
  process $group_14
    assign \controller_pin_ui__rw_copi__read_active$next \controller_pin_ui__rw_copi__read_active
    assign \controller_pin_ui__rw_copi__read_active$next \_controller_pin_ui__rw_copi__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__read_active$next 1'0
    end
  end
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 13 \_controller_pin_ui__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 13 \_controller_pin_ui__rw_copi__a$next
  process $group_15
    assign \controller_pin_ui__rw_copi__a$next \controller_pin_ui__rw_copi__a
    assign \controller_pin_ui__rw_copi__a$next \_controller_pin_ui__rw_copi__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__a$next 13'0000000000000
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 2 \_controller_pin_ui__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 2 \_controller_pin_ui__rw_copi__ba$next
  process $group_16
    assign \controller_pin_ui__rw_copi__ba$next \controller_pin_ui__rw_copi__ba
    assign \controller_pin_ui__rw_copi__ba$next \_controller_pin_ui__rw_copi__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__ba$next 2'00
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 22 \_controller_pin_ui__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 22 \_controller_pin_ui__rw_copi__addr$next
  process $group_17
    assign \controller_pin_ui__rw_copi__addr$next \controller_pin_ui__rw_copi__addr
    assign \controller_pin_ui__rw_copi__addr$next \_controller_pin_ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 16 \_controller_pin_ui__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 16 \_controller_pin_ui__rw_cipo__dq$next
  process $group_18
    assign \_controller_pin_ui__rw_cipo__dq$next \_controller_pin_ui__rw_cipo__dq
    assign \_controller_pin_ui__rw_cipo__dq$next \controller_pin_ui__rw_cipo__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__dq$next 16'0000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__rw_cipo__dq_oen$next
  process $group_19
    assign \_controller_pin_ui__rw_cipo__dq_oen$next \_controller_pin_ui__rw_cipo__dq_oen
    assign \_controller_pin_ui__rw_cipo__dq_oen$next \controller_pin_ui__rw_cipo__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__dq_oen$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 1 \_controller_pin_ui__rw_cipo__read_active$next
  process $group_20
    assign \_controller_pin_ui__rw_cipo__read_active$next \_controller_pin_ui__rw_cipo__read_active
    assign \_controller_pin_ui__rw_cipo__read_active$next \controller_pin_ui__rw_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__read_active$next 1'0
    end
  end
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 13 \_controller_pin_ui__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 13 \_controller_pin_ui__rw_cipo__a$next
  process $group_21
    assign \_controller_pin_ui__rw_cipo__a$next \_controller_pin_ui__rw_cipo__a
    assign \_controller_pin_ui__rw_cipo__a$next \controller_pin_ui__rw_cipo__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__a$next 13'0000000000000
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 2 \_controller_pin_ui__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 2 \_controller_pin_ui__rw_cipo__ba$next
  process $group_22
    assign \_controller_pin_ui__rw_cipo__ba$next \_controller_pin_ui__rw_cipo__ba
    assign \_controller_pin_ui__rw_cipo__ba$next \controller_pin_ui__rw_cipo__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__ba$next 2'00
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 22 \_controller_pin_ui__rw_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165"
  wire width 22 \_controller_pin_ui__rw_cipo__addr$next
  process $group_23
    assign \_controller_pin_ui__rw_cipo__addr$next \_controller_pin_ui__rw_cipo__addr
    assign \_controller_pin_ui__rw_cipo__addr$next \controller_pin_ui__rw_cipo__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__addr$next 22'0000000000000000000000
    end
  end
  process $group_24
    assign \_ui__r_cipo__read_active$next \_ui__r_cipo__read_active
    assign \_ui__r_cipo__read_active$next \_controller_pin_ui__rw_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__r_cipo__read_active$next 1'0
    end
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:183"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:183"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5$next
  process $group_25
    assign \_ui__r_cipo__addr$next \_ui__r_cipo__addr
    assign \_ui__r_cipo__addr$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__r_cipo__addr$next 22'0000000000000000000000
    end
  end
  process $group_26
    assign \_ui__r_cipo__r_data$next \_ui__r_cipo__r_data
    assign \_ui__r_cipo__r_data$next \_controller_pin_ui__rw_cipo__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__r_cipo__r_data$next 16'0000000000000000
    end
  end
  attribute \init 9'000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:195"
  wire width 9 \col
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:195"
  wire width 9 \col$next
  attribute \init 11'00000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  wire width 11 \row
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  wire width 11 \row$next
  process $group_27
    assign \col$next \col
    assign \bank$next \bank
    assign \row$next \row
    assign { \row$next \col$next [8:3] \bank$next \col$next [2:0] } \_ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \col$next 9'000000000
        assign \bank$next 2'00
        assign \row$next 11'00000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:197"
  wire width 16 \data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:197"
  wire width 16 \data$next
  process $group_30
    assign \data$next \data
    assign \data$next \_ui__rw_copi__w_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \data$next 16'0000000000000000
    end
  end
  process $group_31
    assign \burst_index$next \burst_index
    assign \burst_index$next \_ui__rw_copi__addr [2:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \burst_index$next 3'000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:230"
  wire width 1 \adding_to_readback_bus
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:232"
  wire width 1 $41
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus$42
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus$42$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus$43
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus$43$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus$44
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \readback_bus$44$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:232"
  cell $reduce_or $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \readback_bus$44 \readback_bus$43 \readback_bus$42 \readback_bus }
    connect \Y $41
  end
  process $group_32
    assign \adding_to_readback_bus 1'0
    assign \adding_to_readback_bus $41
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:233"
  wire width 1 $46
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm$47
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm$47$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm$48
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm$48$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm$49
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \dqm$49$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:233"
  cell $reduce_and $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \dqm$49 \dqm$48 \dqm$47 \dqm }
    connect \Y $46
  end
  process $group_33
    assign \_controller_pin_ui__dqm 1'0
    assign \_controller_pin_ui__dqm $46
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:234"
  wire width 1 $51
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active$52
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active$52$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active$53
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active$53$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active$54
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \read_active$54$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:234"
  cell $reduce_or $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \read_active$54 \read_active$53 \read_active$52 \read_active }
    connect \Y $51
  end
  process $group_34
    assign \_controller_pin_ui__rw_copi__read_active 1'0
    assign \_controller_pin_ui__rw_copi__read_active $51
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:235"
  wire width 1 $56
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress$57
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress$57$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress$58
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress$58$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress$59
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \in_progress$59$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:235"
  cell $reduce_or $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \in_progress$59 \in_progress$58 \in_progress$57 \in_progress }
    connect \Y $56
  end
  process $group_35
    assign \_ui__in_progress 1'0
    assign \_ui__in_progress $56
  end
  process $group_36
    assign \readback_bus$next \readback_bus
    assign \readback_bus$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readback_bus$next 1'0
    end
  end
  process $group_37
    assign \dqm$next \dqm
    assign \dqm$next 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \dqm$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \dqm$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $61
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'0
    connect \Y $61
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $63
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $63
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $65
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $61
    connect \B $63
    connect \Y $65
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $67
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $67
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $69
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B $67
    connect \Y $69
  end
  process $group_38
    assign \cmd_and_addr_bus$next \cmd_and_addr_bus
    assign \cmd_and_addr_bus$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $69 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \cmd_and_addr_bus$next 1'1
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \cmd_and_addr_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \cmd_and_addr_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \cmd_and_addr_bus$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus$next
  process $group_39
    assign \data_bus$next \data_bus
    assign \data_bus$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \data_bus$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \data_bus$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $71
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $72
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $eq $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rw_bank_0_fsm_state
    connect \B 1'0
    connect \Y $72
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $not $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $72
    connect \Y $71
  end
  process $group_40
    assign \in_progress$next \in_progress
    assign \in_progress$next $71
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \in_progress$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $75
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'0
    connect \Y $75
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $77
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $77
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $79
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $75
    connect \B $77
    connect \Y $79
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $81
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $81
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $83
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $79
    connect \B $81
    connect \Y $83
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $85
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'1
    connect \Y $85
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $87
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $87
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $89
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $85
    connect \B $87
    connect \Y $89
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $91
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $91
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $93
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $89
    connect \B $91
    connect \Y $93
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $95
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'10
    connect \Y $95
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $97
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $97
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $99
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $95
    connect \B $97
    connect \Y $99
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $101
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $101
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $103
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $99
    connect \B $101
    connect \Y $103
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $105
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'11
    connect \Y $105
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $107
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $107
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $109
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $105
    connect \B $107
    connect \Y $109
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $111
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $111
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $113
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $109
    connect \B $111
    connect \Y $113
  end
  process $group_41
    assign \_controller_pin_ui__rw_copi__ba$next \_controller_pin_ui__rw_copi__ba
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $83 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__ba$next 2'00
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__ba$next 2'00
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__ba$next 2'00
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $93 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__ba$next 2'01
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__ba$next 2'01
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__ba$next 2'01
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $103 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__ba$next 2'10
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__ba$next 2'10
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__ba$next 2'10
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $113 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__ba$next 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__ba$next 2'11
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__ba$next 2'11
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_copi__ba$next 2'00
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $115
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'0
    connect \Y $115
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $117
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $117
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $119
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $115
    connect \B $117
    connect \Y $119
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $121
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $121
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $123
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $119
    connect \B $121
    connect \Y $123
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  wire width 13 $125
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  cell $pos $126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \row
    connect \Y $125
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $127
  attribute \amaranth.sample_reg 1
  attribute \init 9'000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 9 $sample$s$col$sync$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 9 $sample$s$col$sync$3$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $127
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $129
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $129
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $131
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'1
    connect \Y $131
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $133
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $133
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $135
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $131
    connect \B $133
    connect \Y $135
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $137
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $137
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $139
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $135
    connect \B $137
    connect \Y $139
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  wire width 13 $141
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  cell $pos $142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \row
    connect \Y $141
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $143
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $143
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $145
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $145
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $147
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'10
    connect \Y $147
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $149
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $149
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $151
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $147
    connect \B $149
    connect \Y $151
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $153
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $153
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $155
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $151
    connect \B $153
    connect \Y $155
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  wire width 13 $157
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  cell $pos $158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \row
    connect \Y $157
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $159
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $159
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $161
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $161
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $163
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'11
    connect \Y $163
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $165
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $165
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $167
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $163
    connect \B $165
    connect \Y $167
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $169
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $169
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $171
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $167
    connect \B $169
    connect \Y $171
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  wire width 13 $173
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194"
  cell $pos $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 13
    connect \A \row
    connect \Y $173
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $175
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $175
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  wire width 13 $177
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324"
  cell $pos $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 13
    connect \A $sample$s$col$sync$3
    connect \Y $177
  end
  process $group_42
    assign \_controller_pin_ui__rw_copi__a$next \_controller_pin_ui__rw_copi__a
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $123 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__a$next $125
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__a$next $127
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__a$next $129
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $139 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__a$next $141
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__a$next $143
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__a$next $145
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $155 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__a$next $157
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__a$next $159
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__a$next $161
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $171 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \_controller_pin_ui__rw_copi__a$next $173
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__a$next $175
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__a$next $177
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_copi__a$next 13'0000000000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $179
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'0
    connect \Y $179
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $181
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $181
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $183
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $179
    connect \B $181
    connect \Y $183
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $185
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $185
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $187
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $183
    connect \B $185
    connect \Y $187
  end
  attribute \amaranth.sample_reg 1
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  wire width 2 $sample$s$_ui__rw_copi__task$sync$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  wire width 2 $sample$s$_ui__rw_copi__task$sync$3$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  wire width 1 $189
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  cell $eq $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'10
    connect \Y $189
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  wire width 1 $191
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  cell $eq $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'01
    connect \Y $191
  end
  process $group_43
    assign \rw_bank_0_fsm_state$next \rw_bank_0_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $187 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \rw_bank_0_fsm_state$next 5'00001
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_0_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
        switch { $191 $189 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
          case 2'-1
            assign \rw_bank_0_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
          case 2'1-
            assign \rw_bank_0_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277"
          case
            assign \rw_bank_0_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_0_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_0_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_0_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_0_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_0_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_0_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_0_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_0_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_0_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_0_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_0_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_0_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_0_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_0_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_0_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_0_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_0_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_0_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_0_fsm_state$next 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \rw_bank_0_fsm_state$next 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
        assign \rw_bank_0_fsm_state$next 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
        assign \rw_bank_0_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_0_fsm_state$next 5'00000
    end
  end
  attribute \amaranth.sample_reg 1
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:303"
  wire width 16 $sample$s$data$sync$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:303"
  wire width 16 $sample$s$data$sync$3$next
  process $group_44
    assign \_controller_pin_ui__rw_copi__dq$next \_controller_pin_ui__rw_copi__dq
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \_controller_pin_ui__rw_copi__dq$next $sample$s$data$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_copi__dq$next 16'0000000000000000
    end
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:340"
  wire width 22 $sample$s$_ui__rw_copi__addr$sync$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:340"
  wire width 22 $sample$s$_ui__rw_copi__addr$sync$3$next
  process $group_45
    assign \_controller_pin_ui__rw_copi__addr$next \_controller_pin_ui__rw_copi__addr
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \_controller_pin_ui__rw_copi__addr$next $sample$s$_ui__rw_copi__addr$sync$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  process $group_46
    assign \read_active$next \read_active
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \read_active$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \read_active$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \read_active$next 1'0
    end
  end
  process $group_47
    assign \readback_bus$42$next \readback_bus$42
    assign \readback_bus$42$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readback_bus$42$next 1'0
    end
  end
  process $group_48
    assign \dqm$47$next \dqm$47
    assign \dqm$47$next 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \dqm$47$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \dqm$47$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus$193
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus$193$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $194
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'1
    connect \Y $194
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $196
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $196
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $198
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $194
    connect \B $196
    connect \Y $198
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $200
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $200
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $202
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $198
    connect \B $200
    connect \Y $202
  end
  process $group_49
    assign \cmd_and_addr_bus$193$next \cmd_and_addr_bus$193
    assign \cmd_and_addr_bus$193$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $202 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \cmd_and_addr_bus$193$next 1'1
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \cmd_and_addr_bus$193$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \cmd_and_addr_bus$193$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \cmd_and_addr_bus$193$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus$204
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus$204$next
  process $group_50
    assign \data_bus$204$next \data_bus$204
    assign \data_bus$204$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \data_bus$204$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \data_bus$204$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $205
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $206
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $eq $207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rw_bank_1_fsm_state
    connect \B 1'0
    connect \Y $206
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $not $208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $206
    connect \Y $205
  end
  process $group_51
    assign \in_progress$57$next \in_progress$57
    assign \in_progress$57$next $205
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \in_progress$57$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $209
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 1'1
    connect \Y $209
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $211
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $211
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $213
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $209
    connect \B $211
    connect \Y $213
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $215
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $215
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $217
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $213
    connect \B $215
    connect \Y $217
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  wire width 1 $219
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  cell $eq $220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'10
    connect \Y $219
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  wire width 1 $221
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  cell $eq $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'01
    connect \Y $221
  end
  process $group_52
    assign \rw_bank_1_fsm_state$next \rw_bank_1_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $217 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \rw_bank_1_fsm_state$next 5'00001
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_1_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
        switch { $221 $219 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
          case 2'-1
            assign \rw_bank_1_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
          case 2'1-
            assign \rw_bank_1_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277"
          case
            assign \rw_bank_1_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_1_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_1_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_1_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_1_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_1_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_1_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_1_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_1_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_1_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_1_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_1_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_1_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_1_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_1_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_1_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_1_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_1_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_1_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_1_fsm_state$next 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \rw_bank_1_fsm_state$next 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
        assign \rw_bank_1_fsm_state$next 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
        assign \rw_bank_1_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_1_fsm_state$next 5'00000
    end
  end
  process $group_53
    assign \read_active$52$next \read_active$52
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \read_active$52$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \read_active$52$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \read_active$52$next 1'0
    end
  end
  process $group_54
    assign \readback_bus$43$next \readback_bus$43
    assign \readback_bus$43$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readback_bus$43$next 1'0
    end
  end
  process $group_55
    assign \dqm$48$next \dqm$48
    assign \dqm$48$next 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \dqm$48$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \dqm$48$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus$223
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus$223$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $224
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'10
    connect \Y $224
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $226
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $226
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $228
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $224
    connect \B $226
    connect \Y $228
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $230
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $230
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $232
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $228
    connect \B $230
    connect \Y $232
  end
  process $group_56
    assign \cmd_and_addr_bus$223$next \cmd_and_addr_bus$223
    assign \cmd_and_addr_bus$223$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $232 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \cmd_and_addr_bus$223$next 1'1
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \cmd_and_addr_bus$223$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \cmd_and_addr_bus$223$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \cmd_and_addr_bus$223$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus$234
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus$234$next
  process $group_57
    assign \data_bus$234$next \data_bus$234
    assign \data_bus$234$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \data_bus$234$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \data_bus$234$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $235
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $236
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $eq $237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rw_bank_2_fsm_state
    connect \B 1'0
    connect \Y $236
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $not $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $236
    connect \Y $235
  end
  process $group_58
    assign \in_progress$58$next \in_progress$58
    assign \in_progress$58$next $235
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \in_progress$58$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $239
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'10
    connect \Y $239
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $241
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $241
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $243
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $239
    connect \B $241
    connect \Y $243
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $245
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $245
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $247
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $243
    connect \B $245
    connect \Y $247
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  wire width 1 $249
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  cell $eq $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'10
    connect \Y $249
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  wire width 1 $251
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  cell $eq $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'01
    connect \Y $251
  end
  process $group_59
    assign \rw_bank_2_fsm_state$next \rw_bank_2_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $247 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \rw_bank_2_fsm_state$next 5'00001
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_2_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
        switch { $251 $249 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
          case 2'-1
            assign \rw_bank_2_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
          case 2'1-
            assign \rw_bank_2_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277"
          case
            assign \rw_bank_2_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_2_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_2_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_2_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_2_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_2_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_2_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_2_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_2_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_2_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_2_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_2_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_2_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_2_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_2_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_2_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_2_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_2_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_2_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_2_fsm_state$next 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \rw_bank_2_fsm_state$next 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
        assign \rw_bank_2_fsm_state$next 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
        assign \rw_bank_2_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_2_fsm_state$next 5'00000
    end
  end
  process $group_60
    assign \read_active$53$next \read_active$53
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \read_active$53$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \read_active$53$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \read_active$53$next 1'0
    end
  end
  process $group_61
    assign \readback_bus$44$next \readback_bus$44
    assign \readback_bus$44$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readback_bus$44$next 1'0
    end
  end
  process $group_62
    assign \dqm$49$next \dqm$49
    assign \dqm$49$next 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \dqm$49$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \dqm$49$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus$253
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \cmd_and_addr_bus$253$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $254
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'11
    connect \Y $254
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $256
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $256
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $258
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $254
    connect \B $256
    connect \Y $258
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $260
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $260
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $262
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $258
    connect \B $260
    connect \Y $262
  end
  process $group_63
    assign \cmd_and_addr_bus$253$next \cmd_and_addr_bus$253
    assign \cmd_and_addr_bus$253$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $262 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \cmd_and_addr_bus$253$next 1'1
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \cmd_and_addr_bus$253$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \cmd_and_addr_bus$253$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \cmd_and_addr_bus$253$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus$264
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221"
  wire width 1 \data_bus$264$next
  process $group_64
    assign \data_bus$264$next \data_bus$264
    assign \data_bus$264$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \data_bus$264$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \data_bus$264$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $265
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  wire width 1 $266
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $eq $267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rw_bank_3_fsm_state
    connect \B 1'0
    connect \Y $266
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254"
  cell $not $268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $266
    connect \Y $265
  end
  process $group_65
    assign \in_progress$59$next \in_progress$59
    assign \in_progress$59$next $265
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \in_progress$59$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $269
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bank
    connect \B 2'11
    connect \Y $269
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $271
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $eq $272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $271
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $273
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $269
    connect \B $271
    connect \Y $273
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $275
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $ne $276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$1
    connect \B 2'00
    connect \Y $275
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  wire width 1 $277
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
  cell $and $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $273
    connect \B $275
    connect \Y $277
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  wire width 1 $279
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
  cell $eq $280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'10
    connect \Y $279
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  wire width 1 $281
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
  cell $eq $282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$_ui__rw_copi__task$sync$3
    connect \B 2'01
    connect \Y $281
  end
  process $group_66
    assign \rw_bank_3_fsm_state$next \rw_bank_3_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
        switch { $277 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258"
          case 1'1
            assign \rw_bank_3_fsm_state$next 5'00001
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_3_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
        switch { $281 $279 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271"
          case 2'-1
            assign \rw_bank_3_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274"
          case 2'1-
            assign \rw_bank_3_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277"
          case
            assign \rw_bank_3_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_3_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_3_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_3_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_3_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_3_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_3_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_3_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_3_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_3_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_3_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_3_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_3_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_3_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_3_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_3_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_3_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_3_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_3_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_3_fsm_state$next 5'10111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \rw_bank_3_fsm_state$next 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
        assign \rw_bank_3_fsm_state$next 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
        assign \rw_bank_3_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_3_fsm_state$next 5'00000
    end
  end
  process $group_67
    assign \read_active$54$next \read_active$54
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \read_active$54$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-3/23"
      case 5'10111
        assign \read_active$54$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-2/24"
      case 5'11000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358"
      attribute \amaranth.decoding "IDLE_-1/25"
      case 5'11001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:367"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \read_active$54$next 1'0
    end
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1$next
  process $group_68
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1$next \_controller_pin_ui__rw_cipo__addr
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2$next
  process $group_69
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3$next
  process $group_70
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4$next
  process $group_71
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3
  end
  process $group_72
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5
    assign $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5$next $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4
  end
  process $group_73
    assign $sample$s$_ui__rw_copi__task$sync$1$next $sample$s$_ui__rw_copi__task$sync$1
    assign $sample$s$_ui__rw_copi__task$sync$1$next \_ui__rw_copi__task
  end
  attribute \amaranth.sample_reg 1
  attribute \init 2'00
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$_ui__rw_copi__task$sync$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$_ui__rw_copi__task$sync$2$next
  process $group_74
    assign $sample$s$_ui__rw_copi__task$sync$2$next $sample$s$_ui__rw_copi__task$sync$2
    assign $sample$s$_ui__rw_copi__task$sync$2$next $sample$s$_ui__rw_copi__task$sync$1
  end
  process $group_75
    assign $sample$s$_ui__rw_copi__task$sync$3$next $sample$s$_ui__rw_copi__task$sync$3
    assign $sample$s$_ui__rw_copi__task$sync$3$next $sample$s$_ui__rw_copi__task$sync$2
  end
  attribute \amaranth.sample_reg 1
  attribute \init 9'000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$col$sync$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$col$sync$1$next
  process $group_76
    assign $sample$s$col$sync$1$next $sample$s$col$sync$1
    assign $sample$s$col$sync$1$next \col
  end
  attribute \amaranth.sample_reg 1
  attribute \init 9'000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$col$sync$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$col$sync$2$next
  process $group_77
    assign $sample$s$col$sync$2$next $sample$s$col$sync$2
    assign $sample$s$col$sync$2$next $sample$s$col$sync$1
  end
  process $group_78
    assign $sample$s$col$sync$3$next $sample$s$col$sync$3
    assign $sample$s$col$sync$3$next $sample$s$col$sync$2
  end
  attribute \amaranth.sample_reg 1
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$data$sync$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$data$sync$1$next
  process $group_79
    assign $sample$s$data$sync$1$next $sample$s$data$sync$1
    assign $sample$s$data$sync$1$next \data
  end
  attribute \amaranth.sample_reg 1
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$data$sync$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$data$sync$2$next
  process $group_80
    assign $sample$s$data$sync$2$next $sample$s$data$sync$2
    assign $sample$s$data$sync$2$next $sample$s$data$sync$1
  end
  process $group_81
    assign $sample$s$data$sync$3$next $sample$s$data$sync$3
    assign $sample$s$data$sync$3$next $sample$s$data$sync$2
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_ui__rw_copi__addr$sync$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_ui__rw_copi__addr$sync$1$next
  process $group_82
    assign $sample$s$_ui__rw_copi__addr$sync$1$next $sample$s$_ui__rw_copi__addr$sync$1
    assign $sample$s$_ui__rw_copi__addr$sync$1$next \_ui__rw_copi__addr
  end
  attribute \amaranth.sample_reg 1
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_ui__rw_copi__addr$sync$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$_ui__rw_copi__addr$sync$2$next
  process $group_83
    assign $sample$s$_ui__rw_copi__addr$sync$2$next $sample$s$_ui__rw_copi__addr$sync$2
    assign $sample$s$_ui__rw_copi__addr$sync$2$next $sample$s$_ui__rw_copi__addr$sync$1
  end
  process $group_84
    assign $sample$s$_ui__rw_copi__addr$sync$3$next $sample$s$_ui__rw_copi__addr$sync$3
    assign $sample$s$_ui__rw_copi__addr$sync$3$next $sample$s$_ui__rw_copi__addr$sync$2
  end
  cell $dff $283
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1$next
    connect \Q $sample$s$_controller_pin_ui__rw_cipo__addr$sync$1
  end
  cell $dff $284
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2$next
    connect \Q $sample$s$_controller_pin_ui__rw_cipo__addr$sync$2
  end
  cell $dff $285
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3$next
    connect \Q $sample$s$_controller_pin_ui__rw_cipo__addr$sync$3
  end
  cell $dff $286
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4$next
    connect \Q $sample$s$_controller_pin_ui__rw_cipo__addr$sync$4
  end
  cell $dff $287
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5$next
    connect \Q $sample$s$_controller_pin_ui__rw_cipo__addr$sync$5
  end
  cell $dff $288
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $sample$s$_ui__rw_copi__task$sync$1$next
    connect \Q $sample$s$_ui__rw_copi__task$sync$1
  end
  cell $dff $289
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $sample$s$_ui__rw_copi__task$sync$2$next
    connect \Q $sample$s$_ui__rw_copi__task$sync$2
  end
  cell $dff $290
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $sample$s$_ui__rw_copi__task$sync$3$next
    connect \Q $sample$s$_ui__rw_copi__task$sync$3
  end
  cell $dff $291
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D $sample$s$col$sync$1$next
    connect \Q $sample$s$col$sync$1
  end
  cell $dff $292
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D $sample$s$col$sync$2$next
    connect \Q $sample$s$col$sync$2
  end
  cell $dff $293
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D $sample$s$col$sync$3$next
    connect \Q $sample$s$col$sync$3
  end
  cell $dff $294
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $sample$s$data$sync$1$next
    connect \Q $sample$s$data$sync$1
  end
  cell $dff $295
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $sample$s$data$sync$2$next
    connect \Q $sample$s$data$sync$2
  end
  cell $dff $296
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $sample$s$data$sync$3$next
    connect \Q $sample$s$data$sync$3
  end
  cell $dff $297
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_ui__rw_copi__addr$sync$1$next
    connect \Q $sample$s$_ui__rw_copi__addr$sync$1
  end
  cell $dff $298
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_ui__rw_copi__addr$sync$2$next
    connect \Q $sample$s$_ui__rw_copi__addr$sync$2
  end
  cell $dff $299
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \clk
    connect \D $sample$s$_ui__rw_copi__addr$sync$3$next
    connect \Q $sample$s$_ui__rw_copi__addr$sync$3
  end
  cell $dff $300
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__cmd$next
    connect \Q \_controller_pin_ui__cmd
  end
  cell $dff $301
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__clk_en$next
    connect \Q \_controller_pin_ui__clk_en
  end
  cell $dff $302
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \_ui__rw_copi__task$next
    connect \Q \_ui__rw_copi__task
  end
  cell $dff $303
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \_ui__rw_copi__addr$next
    connect \Q \_ui__rw_copi__addr
  end
  cell $dff $304
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_ui__rw_copi__w_data$next
    connect \Q \_ui__rw_copi__w_data
  end
  cell $dff $305
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ui__r_cipo__read_active$next
    connect \Q \ui__r_cipo__read_active
  end
  cell $dff $306
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \ui__r_cipo__addr$next
    connect \Q \ui__r_cipo__addr
  end
  cell $dff $307
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \ui__r_cipo__r_data$next
    connect \Q \ui__r_cipo__r_data
  end
  cell $dff $308
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ui__in_progress$next
    connect \Q \ui__in_progress
  end
  cell $dff $309
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__cmd$next
    connect \Q \controller_pin_ui__cmd
  end
  cell $dff $310
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__clk_en$next
    connect \Q \controller_pin_ui__clk_en
  end
  cell $dff $311
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__dqm$next
    connect \Q \controller_pin_ui__dqm
  end
  cell $dff $312
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__dq$next
    connect \Q \controller_pin_ui__rw_copi__dq
  end
  cell $dff $313
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__dq_oen$next
    connect \Q \controller_pin_ui__rw_copi__dq_oen
  end
  cell $dff $314
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__read_active$next
    connect \Q \controller_pin_ui__rw_copi__read_active
  end
  cell $dff $315
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__a$next
    connect \Q \controller_pin_ui__rw_copi__a
  end
  cell $dff $316
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__ba$next
    connect \Q \controller_pin_ui__rw_copi__ba
  end
  cell $dff $317
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__addr$next
    connect \Q \controller_pin_ui__rw_copi__addr
  end
  cell $dff $318
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__dq$next
    connect \Q \_controller_pin_ui__rw_cipo__dq
  end
  cell $dff $319
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__dq_oen$next
    connect \Q \_controller_pin_ui__rw_cipo__dq_oen
  end
  cell $dff $320
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__read_active$next
    connect \Q \_controller_pin_ui__rw_cipo__read_active
  end
  cell $dff $321
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__a$next
    connect \Q \_controller_pin_ui__rw_cipo__a
  end
  cell $dff $322
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__ba$next
    connect \Q \_controller_pin_ui__rw_cipo__ba
  end
  cell $dff $323
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__addr$next
    connect \Q \_controller_pin_ui__rw_cipo__addr
  end
  cell $dff $324
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__r_cipo__read_active$next
    connect \Q \_ui__r_cipo__read_active
  end
  cell $dff $325
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \_ui__r_cipo__addr$next
    connect \Q \_ui__r_cipo__addr
  end
  cell $dff $326
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_ui__r_cipo__r_data$next
    connect \Q \_ui__r_cipo__r_data
  end
  cell $dff $327
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sdram_clk
    connect \D \col$next
    connect \Q \col
  end
  cell $dff $328
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \bank$next
    connect \Q \bank
  end
  cell $dff $329
    parameter \CLK_POLARITY 1
    parameter \WIDTH 11
    connect \CLK \sdram_clk
    connect \D \row$next
    connect \Q \row
  end
  cell $dff $330
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \data$next
    connect \Q \data
  end
  cell $dff $331
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \burst_index$next
    connect \Q \burst_index
  end
  cell $dff $332
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \readback_bus$next
    connect \Q \readback_bus
  end
  cell $dff $333
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \dqm$next
    connect \Q \dqm
  end
  cell $dff $334
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \cmd_and_addr_bus$next
    connect \Q \cmd_and_addr_bus
  end
  cell $dff $335
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \data_bus$next
    connect \Q \data_bus
  end
  cell $dff $336
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \in_progress$next
    connect \Q \in_progress
  end
  cell $dff $337
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_copi__ba$next
    connect \Q \_controller_pin_ui__rw_copi__ba
  end
  cell $dff $338
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_copi__a$next
    connect \Q \_controller_pin_ui__rw_copi__a
  end
  cell $dff $339
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \rw_bank_0_fsm_state$next
    connect \Q \rw_bank_0_fsm_state
  end
  cell $dff $340
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_copi__dq$next
    connect \Q \_controller_pin_ui__rw_copi__dq
  end
  cell $dff $341
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_copi__addr$next
    connect \Q \_controller_pin_ui__rw_copi__addr
  end
  cell $dff $342
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \read_active$next
    connect \Q \read_active
  end
  cell $dff $343
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \readback_bus$42$next
    connect \Q \readback_bus$42
  end
  cell $dff $344
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \dqm$47$next
    connect \Q \dqm$47
  end
  cell $dff $345
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \cmd_and_addr_bus$193$next
    connect \Q \cmd_and_addr_bus$193
  end
  cell $dff $346
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \data_bus$204$next
    connect \Q \data_bus$204
  end
  cell $dff $347
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \in_progress$57$next
    connect \Q \in_progress$57
  end
  cell $dff $348
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \rw_bank_1_fsm_state$next
    connect \Q \rw_bank_1_fsm_state
  end
  cell $dff $349
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \read_active$52$next
    connect \Q \read_active$52
  end
  cell $dff $350
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \readback_bus$43$next
    connect \Q \readback_bus$43
  end
  cell $dff $351
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \dqm$48$next
    connect \Q \dqm$48
  end
  cell $dff $352
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \cmd_and_addr_bus$223$next
    connect \Q \cmd_and_addr_bus$223
  end
  cell $dff $353
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \data_bus$234$next
    connect \Q \data_bus$234
  end
  cell $dff $354
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \in_progress$58$next
    connect \Q \in_progress$58
  end
  cell $dff $355
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \rw_bank_2_fsm_state$next
    connect \Q \rw_bank_2_fsm_state
  end
  cell $dff $356
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \read_active$53$next
    connect \Q \read_active$53
  end
  cell $dff $357
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \readback_bus$44$next
    connect \Q \readback_bus$44
  end
  cell $dff $358
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \dqm$49$next
    connect \Q \dqm$49
  end
  cell $dff $359
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \cmd_and_addr_bus$253$next
    connect \Q \cmd_and_addr_bus$253
  end
  cell $dff $360
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \data_bus$264$next
    connect \Q \data_bus$264
  end
  cell $dff $361
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \in_progress$59$next
    connect \Q \in_progress$59
  end
  cell $dff $362
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \rw_bank_3_fsm_state$next
    connect \Q \rw_bank_3_fsm_state
  end
  cell $dff $363
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \read_active$54$next
    connect \Q \read_active$54
  end
  connect \_controller_pin_ui__rw_copi__dq_oen 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.refresher.delayer"
module \delayer
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84"
  wire width 1 output 2 \ui__done
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84"
  wire width 1 \ui__done$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84"
  wire width 24 input 3 \ui__load
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175"
  wire width 1 \_ui__done
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175"
  wire width 1 \_ui__done$next
  process $group_0
    assign \ui__done$next \ui__done
    assign \ui__done$next \_ui__done
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__done$next 1'0
    end
  end
  attribute \init 24'000000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175"
  wire width 24 \_ui__load
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175"
  wire width 24 \_ui__load$next
  process $group_1
    assign \_ui__load$next \_ui__load
    assign \_ui__load$next \ui__load
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__load$next 24'000000000000000000000000
    end
  end
  attribute \init 14'00000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182"
  wire width 14 \countdown
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182"
  wire width 14 \countdown$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186"
  wire width 15 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186"
  wire width 15 $2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \countdown
    connect \B 1'1
    connect \Y $2
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182"
  wire width 15 $4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182"
  cell $pos $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \Y_WIDTH 15
    connect \A \countdown
    connect \Y $4
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186"
  wire width 15 $6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186"
  wire width 1 $7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186"
  cell $gt $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \B 1'0
    connect \Y $7
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186"
  cell $mux $9
    parameter \WIDTH 15
    connect \A $4
    connect \B $2
    connect \S $7
    connect \Y $6
  end
  connect $1 $6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192"
  wire width 1 $10
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192"
  cell $ne $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ui__load
    connect \B 1'0
    connect \Y $10
  end
  process $group_2
    assign \countdown$next \countdown
    assign \countdown$next $1 [13:0]
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192"
    switch { $10 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192"
      case 1'1
        assign \countdown$next \_ui__load [13:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \countdown$next 14'00000000000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:187"
  wire width 1 $12
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:187"
  cell $eq $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \B 1'1
    connect \Y $12
  end
  process $group_3
    assign \_ui__done$next \_ui__done
    assign \_ui__done$next $12
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__done$next 1'0
    end
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ui__done$next
    connect \Q \ui__done
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 24
    connect \CLK \sdram_clk
    connect \D \_ui__load$next
    connect \Q \_ui__load
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \sdram_clk
    connect \D \countdown$next
    connect \Q \countdown
  end
  cell $dff $17
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__done$next
    connect \Q \_ui__done
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.refresher"
module \refresher
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 output 2 \ui__initialised
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \ui__initialised$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 input 3 \ui__enable_refresh
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 output 4 \ui__refresh_in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \ui__refresh_in_progress$next
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \init 4'0000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 4 output 5 \controller_pin_ui__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 4 \controller_pin_ui__cmd$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 output 6 \controller_pin_ui__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \controller_pin_ui__clk_en$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 output 7 \controller_pin_ui__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \controller_pin_ui__dqm$next
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 16 output 8 \controller_pin_ui__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 16 \controller_pin_ui__rw_copi__dq$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 output 9 \controller_pin_ui__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \controller_pin_ui__rw_copi__dq_oen$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 output 10 \controller_pin_ui__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \controller_pin_ui__rw_copi__read_active$next
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 13 output 11 \controller_pin_ui__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 13 \controller_pin_ui__rw_copi__a$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 2 output 12 \controller_pin_ui__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 2 \controller_pin_ui__rw_copi__ba$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 22 output 13 \controller_pin_ui__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 22 \controller_pin_ui__rw_copi__addr$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 16 input 14 \controller_pin_ui__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 input 15 \controller_pin_ui__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 input 16 \controller_pin_ui__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 13 input 17 \controller_pin_ui__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 2 input 18 \controller_pin_ui__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 22 input 19 \controller_pin_ui__rw_cipo__addr
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 output 20 \ui__request_to_refresh_soon
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \ui__request_to_refresh_soon$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84"
  wire width 1 \delayer_ui__done
  attribute \init 24'000000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84"
  wire width 24 \delayer_ui__load
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84"
  wire width 24 \delayer_ui__load$next
  cell \delayer \delayer
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \ui__done \delayer_ui__done
    connect \ui__load \delayer_ui__load
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86"
  wire width 1 \delayer_ui__done$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86"
  wire width 1 \delayer_ui__done$1$next
  process $group_0
    assign \delayer_ui__done$1$next \delayer_ui__done$1
    assign \delayer_ui__done$1$next \delayer_ui__done
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \delayer_ui__done$1$next 1'0
    end
  end
  attribute \init 24'000000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86"
  wire width 24 \delayer_ui__load$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86"
  wire width 24 \delayer_ui__load$2$next
  process $group_1
    assign \delayer_ui__load$next \delayer_ui__load
    assign \delayer_ui__load$next \delayer_ui__load$2
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \delayer_ui__load$next 24'000000000000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__initialised
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__initialised$next
  process $group_2
    assign \ui__initialised$next \ui__initialised
    assign \ui__initialised$next \_ui__initialised
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__initialised$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__request_to_refresh_soon
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__request_to_refresh_soon$next
  process $group_3
    assign \ui__request_to_refresh_soon$next \ui__request_to_refresh_soon
    assign \ui__request_to_refresh_soon$next \_ui__request_to_refresh_soon
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__request_to_refresh_soon$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__enable_refresh
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__enable_refresh$next
  process $group_4
    assign \_ui__enable_refresh$next \_ui__enable_refresh
    assign \_ui__enable_refresh$next \ui__enable_refresh
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__enable_refresh$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__refresh_in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__refresh_in_progress$next
  process $group_5
    assign \ui__refresh_in_progress$next \ui__refresh_in_progress
    assign \ui__refresh_in_progress$next \_ui__refresh_in_progress
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__refresh_in_progress$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \ui__refresh_lapsed
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \ui__refresh_lapsed$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__refresh_lapsed
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90"
  wire width 1 \_ui__refresh_lapsed$next
  process $group_6
    assign \ui__refresh_lapsed$next \ui__refresh_lapsed
    assign \ui__refresh_lapsed$next \_ui__refresh_lapsed
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ui__refresh_lapsed$next 1'0
    end
  end
  attribute \init 4'0000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 4 \_controller_pin_ui__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 4 \_controller_pin_ui__cmd$next
  process $group_7
    assign \controller_pin_ui__cmd$next \controller_pin_ui__cmd
    assign \controller_pin_ui__cmd$next \_controller_pin_ui__cmd
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__cmd$next 4'0000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__clk_en$next
  process $group_8
    assign \controller_pin_ui__clk_en$next \controller_pin_ui__clk_en
    assign \controller_pin_ui__clk_en$next \_controller_pin_ui__clk_en
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__clk_en$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__dqm
  process $group_9
    assign \controller_pin_ui__dqm$next \controller_pin_ui__dqm
    assign \controller_pin_ui__dqm$next \_controller_pin_ui__dqm
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__dqm$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 16 \_controller_pin_ui__rw_copi__dq
  process $group_10
    assign \controller_pin_ui__rw_copi__dq$next \controller_pin_ui__rw_copi__dq
    assign \controller_pin_ui__rw_copi__dq$next \_controller_pin_ui__rw_copi__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__dq$next 16'0000000000000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__rw_copi__dq_oen
  process $group_11
    assign \controller_pin_ui__rw_copi__dq_oen$next \controller_pin_ui__rw_copi__dq_oen
    assign \controller_pin_ui__rw_copi__dq_oen$next \_controller_pin_ui__rw_copi__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__dq_oen$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__rw_copi__read_active
  process $group_12
    assign \controller_pin_ui__rw_copi__read_active$next \controller_pin_ui__rw_copi__read_active
    assign \controller_pin_ui__rw_copi__read_active$next \_controller_pin_ui__rw_copi__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__read_active$next 1'0
    end
  end
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 13 \_controller_pin_ui__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 13 \_controller_pin_ui__rw_copi__a$next
  process $group_13
    assign \controller_pin_ui__rw_copi__a$next \controller_pin_ui__rw_copi__a
    assign \controller_pin_ui__rw_copi__a$next \_controller_pin_ui__rw_copi__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__a$next 13'0000000000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 2 \_controller_pin_ui__rw_copi__ba
  process $group_14
    assign \controller_pin_ui__rw_copi__ba$next \controller_pin_ui__rw_copi__ba
    assign \controller_pin_ui__rw_copi__ba$next \_controller_pin_ui__rw_copi__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__ba$next 2'00
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 22 \_controller_pin_ui__rw_copi__addr
  process $group_15
    assign \controller_pin_ui__rw_copi__addr$next \controller_pin_ui__rw_copi__addr
    assign \controller_pin_ui__rw_copi__addr$next \_controller_pin_ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_pin_ui__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 16 \_controller_pin_ui__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 16 \_controller_pin_ui__rw_cipo__dq$next
  process $group_16
    assign \_controller_pin_ui__rw_cipo__dq$next \_controller_pin_ui__rw_cipo__dq
    assign \_controller_pin_ui__rw_cipo__dq$next \controller_pin_ui__rw_cipo__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__dq$next 16'0000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__rw_cipo__dq_oen$next
  process $group_17
    assign \_controller_pin_ui__rw_cipo__dq_oen$next \_controller_pin_ui__rw_cipo__dq_oen
    assign \_controller_pin_ui__rw_cipo__dq_oen$next \controller_pin_ui__rw_cipo__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__dq_oen$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 1 \_controller_pin_ui__rw_cipo__read_active$next
  process $group_18
    assign \_controller_pin_ui__rw_cipo__read_active$next \_controller_pin_ui__rw_cipo__read_active
    assign \_controller_pin_ui__rw_cipo__read_active$next \controller_pin_ui__rw_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__read_active$next 1'0
    end
  end
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 13 \_controller_pin_ui__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 13 \_controller_pin_ui__rw_cipo__a$next
  process $group_19
    assign \_controller_pin_ui__rw_cipo__a$next \_controller_pin_ui__rw_cipo__a
    assign \_controller_pin_ui__rw_cipo__a$next \controller_pin_ui__rw_cipo__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__a$next 13'0000000000000
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 2 \_controller_pin_ui__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 2 \_controller_pin_ui__rw_cipo__ba$next
  process $group_20
    assign \_controller_pin_ui__rw_cipo__ba$next \_controller_pin_ui__rw_cipo__ba
    assign \_controller_pin_ui__rw_cipo__ba$next \controller_pin_ui__rw_cipo__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__ba$next 2'00
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 22 \_controller_pin_ui__rw_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91"
  wire width 22 \_controller_pin_ui__rw_cipo__addr$next
  process $group_21
    assign \_controller_pin_ui__rw_cipo__addr$next \_controller_pin_ui__rw_cipo__addr
    assign \_controller_pin_ui__rw_cipo__addr$next \controller_pin_ui__rw_cipo__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_cipo__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 3'001
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
  wire width 3 \controller_refresh_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
  wire width 3 \controller_refresh_fsm_state$next
  attribute \init 4'0001
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
  wire width 4 \initialise_and_load_mode_register_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
  wire width 4 \initialise_and_load_mode_register_fsm_state$next
  process $group_22
    assign \_controller_pin_ui__cmd$next \_controller_pin_ui__cmd
    assign \_controller_pin_ui__cmd$next 4'0001
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
            assign \_controller_pin_ui__cmd$next 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
            assign \_controller_pin_ui__cmd$next 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
            assign \_controller_pin_ui__cmd$next 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
            assign \_controller_pin_ui__cmd$next 4'1100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
        assign \_controller_pin_ui__cmd$next 4'1010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__cmd$next 4'0000
    end
  end
  process $group_23
    assign \_controller_pin_ui__clk_en$next \_controller_pin_ui__clk_en
    assign \_controller_pin_ui__clk_en$next 1'1
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__clk_en$next 1'0
    end
  end
  attribute \init 23'10001011101001100000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:113"
  wire width 23 \refresh_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:113"
  wire width 23 \refresh_level$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116"
  wire width 24 $3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116"
  wire width 24 $4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116"
  cell $sub $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 24
    connect \A \refresh_level
    connect \B 1'1
    connect \Y $4
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116"
  wire width 24 $6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116"
  wire width 1 $7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116"
  cell $gt $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refresh_level
    connect \B 1'0
    connect \Y $7
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116"
  cell $mux $9
    parameter \WIDTH 24
    connect \A 24'000000000000000000000000
    connect \B $4
    connect \S $7
    connect \Y $6
  end
  connect $3 $6
  attribute \init 14'00000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:109"
  wire width 14 \refreshes_to_do
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:109"
  wire width 14 \refreshes_to_do$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  wire width 1 $10
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  cell $gt $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 1'0
    connect \Y $10
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
  wire width 1 $12
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ui__initialised
    connect \Y $12
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:234"
  wire width 24 $14
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:236"
  wire width 24 $15
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:236"
  cell $add $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 24
    connect \A \refresh_level
    connect \B 10'1000101110
    connect \Y $15
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:234"
  wire width 24 $17
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:235"
  wire width 1 $18
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:235"
  cell $lt $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 1
    connect \A \refresh_level
    connect \B 23'10001011101000011010010
    connect \Y $18
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:234"
  cell $mux $20
    parameter \WIDTH 24
    connect \A 24'010001011101001100000000
    connect \B $15
    connect \S $18
    connect \Y $17
  end
  connect $14 $17
  process $group_24
    assign \refresh_level$next \refresh_level
    assign \refresh_level$next $3 [22:0]
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209"
        switch { \_ui__enable_refresh }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209"
          case 1'1
            assign \refresh_level$next 23'10001011101001100000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
        switch { $10 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221"
          case
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
            switch { $12 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
              case 1'1
                assign \refresh_level$next 23'10001011101001100000000
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
        assign \refresh_level$next $14 [22:0]
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresh_level$next 23'10001011101001100000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:123"
  wire width 24 $21
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:123"
  wire width 24 $22
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:123"
  cell $sub $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 24
    connect \A 23'10001011101001100000000
    connect \B \refresh_level
    connect \Y $22
  end
  connect $21 $22
  process $group_25
    assign \refreshes_to_do$next \refreshes_to_do
    assign \refreshes_to_do$next $21 [23:10]
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180"
        switch { \_ui__initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180"
          case 1'1
            assign \refreshes_to_do$next 14'00000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refreshes_to_do$next 14'00000000000000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:126"
  wire width 1 $24
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:126"
  cell $eq $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \controller_refresh_fsm_state
    connect \B 1'0
    connect \Y $24
  end
  process $group_26
    assign \_ui__refresh_lapsed$next \_ui__refresh_lapsed
    assign \_ui__refresh_lapsed$next $24
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__refresh_lapsed$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:134"
  wire width 1 $26
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:134"
  cell $eq $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialise_and_load_mode_register_fsm_state
    connect \B 1'0
    connect \Y $26
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  wire width 1 $28
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  cell $gt $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 1'0
    connect \Y $28
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
  wire width 1 $30
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ui__initialised
    connect \Y $30
  end
  process $group_27
    assign \_ui__initialised$next \_ui__initialised
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        assign \_ui__initialised$next $26
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
        switch { $28 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221"
          case
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
            switch { $30 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224"
              case 1'1
                assign \_ui__initialised$next 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__initialised$next 1'0
    end
  end
  attribute \init 2'11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121"
  wire width 2 \shift_timer
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121"
  wire width 2 \shift_timer$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125"
  wire width 1 $32
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shift_timer
    connect \B 1'1
    connect \Y $32
  end
  attribute \init 2'11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121"
  wire width 2 \shift_timer$34
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121"
  wire width 2 \shift_timer$34$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125"
  wire width 1 $35
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125"
  cell $eq $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shift_timer$34
    connect \B 1'1
    connect \Y $35
  end
  process $group_28
    assign \initialise_and_load_mode_register_fsm_state$next \initialise_and_load_mode_register_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
            assign \initialise_and_load_mode_register_fsm_state$next 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:139"
            switch { \delayer_ui__done$1 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:139"
              case 1'1
                assign \initialise_and_load_mode_register_fsm_state$next 4'0011
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
            assign \initialise_and_load_mode_register_fsm_state$next 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:146"
            switch { $32 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:146"
              case 1'1
                assign \initialise_and_load_mode_register_fsm_state$next 4'0101
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
            assign \initialise_and_load_mode_register_fsm_state$next 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:153"
            switch { \delayer_ui__done$1 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:153"
              case 1'1
                assign \initialise_and_load_mode_register_fsm_state$next 4'0111
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
            assign \initialise_and_load_mode_register_fsm_state$next 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:160"
            switch { \delayer_ui__done$1 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:160"
              case 1'1
                assign \initialise_and_load_mode_register_fsm_state$next 4'1001
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
            assign \initialise_and_load_mode_register_fsm_state$next 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:172"
            switch { $35 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:172"
              case 1'1
                assign \initialise_and_load_mode_register_fsm_state$next 4'0000
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \initialise_and_load_mode_register_fsm_state$next 4'0001
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state$37
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state$37$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state$38
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state$38$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state$39
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
  wire width 2 \delay_fsm_state$39$next
  process $group_29
    assign \delayer_ui__load$2$next \delayer_ui__load$2
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
            switch \delay_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
              attribute \amaranth.decoding "IDLE/0"
              case 2'00
                assign \delayer_ui__load$2$next 24'000000000011011111010100
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
              attribute \amaranth.decoding "LOADED/1"
              case 2'01
                assign \delayer_ui__load$2$next 24'000000000000000000000000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
              attribute \amaranth.decoding "DONE/2"
              case 2'10
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
            switch \delay_fsm_state$37
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
              attribute \amaranth.decoding "IDLE/0"
              case 2'00
                assign \delayer_ui__load$2$next 24'000000000000000000000001
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
              attribute \amaranth.decoding "LOADED/1"
              case 2'01
                assign \delayer_ui__load$2$next 24'000000000000000000000000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
              attribute \amaranth.decoding "DONE/2"
              case 2'10
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
            switch \delay_fsm_state$38
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
              attribute \amaranth.decoding "IDLE/0"
              case 2'00
                assign \delayer_ui__load$2$next 24'000000000000000000000001
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
              attribute \amaranth.decoding "LOADED/1"
              case 2'01
                assign \delayer_ui__load$2$next 24'000000000000000000000000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
              attribute \amaranth.decoding "DONE/2"
              case 2'10
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
        switch \delay_fsm_state$39
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
          attribute \amaranth.decoding "IDLE/0"
          case 2'00
            assign \delayer_ui__load$2$next 24'000000000000000000000001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
          attribute \amaranth.decoding "LOADED/1"
          case 2'01
            assign \delayer_ui__load$2$next 24'000000000000000000000000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
          attribute \amaranth.decoding "DONE/2"
          case 2'10
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \delayer_ui__load$2$next 24'000000000000000000000000
    end
  end
  process $group_30
    assign \delay_fsm_state$next \delay_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
            switch \delay_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
              attribute \amaranth.decoding "IDLE/0"
              case 2'00
                assign \delay_fsm_state$next 2'01
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
              attribute \amaranth.decoding "LOADED/1"
              case 2'01
                assign \delay_fsm_state$next 2'10
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
              attribute \amaranth.decoding "DONE/2"
              case 2'10
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
                switch { \delayer_ui__done$1 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
                  case 1'1
                    assign \delay_fsm_state$next 2'00
                end
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \delay_fsm_state$next 2'00
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254"
  wire width 2 $40
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254"
  cell $pos $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \shift_timer [1]
    connect \Y $40
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
  wire width 1 $42
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
  cell $eq $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shift_timer
    connect \B 1'1
    connect \Y $42
  end
  process $group_31
    assign \shift_timer$next \shift_timer
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
            assign \shift_timer$next $40
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
            switch { $42 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
              case 1'1
                assign \shift_timer$next 2'11
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shift_timer$next 2'11
    end
  end
  process $group_32
    assign \delay_fsm_state$37$next \delay_fsm_state$37
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
            switch \delay_fsm_state$37
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
              attribute \amaranth.decoding "IDLE/0"
              case 2'00
                assign \delay_fsm_state$37$next 2'01
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
              attribute \amaranth.decoding "LOADED/1"
              case 2'01
                assign \delay_fsm_state$37$next 2'10
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
              attribute \amaranth.decoding "DONE/2"
              case 2'10
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
                switch { \delayer_ui__done$1 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
                  case 1'1
                    assign \delay_fsm_state$37$next 2'00
                end
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \delay_fsm_state$37$next 2'00
    end
  end
  process $group_33
    assign \delay_fsm_state$38$next \delay_fsm_state$38
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
            switch \delay_fsm_state$38
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
              attribute \amaranth.decoding "IDLE/0"
              case 2'00
                assign \delay_fsm_state$38$next 2'01
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
              attribute \amaranth.decoding "LOADED/1"
              case 2'01
                assign \delay_fsm_state$38$next 2'10
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
              attribute \amaranth.decoding "DONE/2"
              case 2'10
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
                switch { \delayer_ui__done$1 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
                  case 1'1
                    assign \delay_fsm_state$38$next 2'00
                end
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \delay_fsm_state$38$next 2'00
    end
  end
  process $group_34
    assign \_controller_pin_ui__rw_copi__a$next \_controller_pin_ui__rw_copi__a
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
            assign \_controller_pin_ui__rw_copi__a$next [9:0] 10'0000110011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_controller_pin_ui__rw_copi__a$next 13'0000000000000
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254"
  wire width 2 $44
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254"
  cell $pos $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \shift_timer$34 [1]
    connect \Y $44
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
  wire width 1 $46
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
  cell $eq $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shift_timer$34
    connect \B 1'1
    connect \Y $46
  end
  process $group_35
    assign \shift_timer$34$next \shift_timer$34
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132"
        switch \initialise_and_load_mode_register_fsm_state
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136"
          attribute \amaranth.decoding "POWERUP/1"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138"
          attribute \amaranth.decoding "POWERUP_WAITING/2"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142"
          attribute \amaranth.decoding "PRECH_BANKS/3"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145"
          attribute \amaranth.decoding "PRECH_BANKS_WAITING/4"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149"
          attribute \amaranth.decoding "AUTO_REFRESH_1/5"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152"
          attribute \amaranth.decoding "AUTO_REFRESH_1_WAITING/6"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156"
          attribute \amaranth.decoding "AUTO_REFRESH_2/7"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159"
          attribute \amaranth.decoding "AUTO_REFRESH_2_WAITING/8"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163"
          attribute \amaranth.decoding "LOAD_MODE_REG/9"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171"
          attribute \amaranth.decoding "LOAD_MODE_REG_WAITING/10"
          case 4'1010
            assign \shift_timer$34$next $44
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
            switch { $46 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123"
              case 1'1
                assign \shift_timer$34$next 2'11
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:175"
          attribute \amaranth.decoding "DONE/0"
          case 4'0000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shift_timer$34$next 2'11
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189"
  wire width 1 $48
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189"
  cell $gt $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 4'1010
    connect \Y $48
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200"
  wire width 1 $50
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200"
  cell $eq $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 14'10000000000000
    connect \Y $50
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  wire width 1 $52
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  cell $gt $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 1'0
    connect \Y $52
  end
  process $group_36
    assign \controller_refresh_fsm_state$next \controller_refresh_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180"
        switch { \_ui__initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180"
          case 1'1
            assign \controller_refresh_fsm_state$next 3'010
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189"
        switch { $48 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189"
          case 1'1
            assign \controller_refresh_fsm_state$next 3'011
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195"
        switch { $50 \_ui__enable_refresh }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195"
          case 2'-1
            assign \controller_refresh_fsm_state$next 3'100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200"
          case 2'1-
            assign \controller_refresh_fsm_state$next 3'000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209"
        switch { \_ui__enable_refresh }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209"
          case 1'1
            assign \controller_refresh_fsm_state$next 3'100
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
        switch { $52 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
          case 1'1
            assign \controller_refresh_fsm_state$next 3'101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221"
          case
            assign \controller_refresh_fsm_state$next 3'010
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
        assign \controller_refresh_fsm_state$next 3'110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:242"
        switch { \delayer_ui__done$1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:242"
          case 1'1
            assign \controller_refresh_fsm_state$next 3'100
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \controller_refresh_fsm_state$next 3'001
    end
  end
  process $group_37
    assign \_ui__request_to_refresh_soon$next \_ui__request_to_refresh_soon
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
        assign \_ui__request_to_refresh_soon$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
        assign \_ui__request_to_refresh_soon$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        assign \_ui__request_to_refresh_soon$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__request_to_refresh_soon$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200"
  wire width 1 $54
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200"
  cell $eq $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 14'10000000000000
    connect \Y $54
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  wire width 1 $56
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
  cell $gt $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 1'0
    connect \Y $56
  end
  process $group_38
    assign \_ui__refresh_in_progress$next \_ui__refresh_in_progress
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195"
        switch { $54 \_ui__enable_refresh }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195"
          case 2'-1
            assign \_ui__refresh_in_progress$next 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200"
          case 2'1-
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
        switch { $56 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221"
          case
            assign \_ui__refresh_in_progress$next 1'0
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__refresh_in_progress$next 1'0
    end
  end
  process $group_39
    assign \delay_fsm_state$39$next \delay_fsm_state$39
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106"
    switch \controller_refresh_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129"
      attribute \amaranth.decoding "AFTER_RESET/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203"
      attribute \amaranth.decoding "ERROR_REFRESH_LAPSED/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241"
      attribute \amaranth.decoding "AUTO_REFRESH_WAITING/6"
      case 3'110
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128"
        switch \delay_fsm_state$39
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129"
          attribute \amaranth.decoding "IDLE/0"
          case 2'00
            assign \delay_fsm_state$39$next 2'01
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132"
          attribute \amaranth.decoding "LOADED/1"
          case 2'01
            assign \delay_fsm_state$39$next 2'10
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135"
          attribute \amaranth.decoding "DONE/2"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
            switch { \delayer_ui__done$1 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136"
              case 1'1
                assign \delay_fsm_state$39$next 2'00
            end
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \delay_fsm_state$39$next 2'00
    end
  end
  cell $dff $58
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \delayer_ui__done$1$next
    connect \Q \delayer_ui__done$1
  end
  cell $dff $59
    parameter \CLK_POLARITY 1
    parameter \WIDTH 24
    connect \CLK \sdram_clk
    connect \D \delayer_ui__load$next
    connect \Q \delayer_ui__load
  end
  cell $dff $60
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ui__initialised$next
    connect \Q \ui__initialised
  end
  cell $dff $61
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ui__request_to_refresh_soon$next
    connect \Q \ui__request_to_refresh_soon
  end
  cell $dff $62
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__enable_refresh$next
    connect \Q \_ui__enable_refresh
  end
  cell $dff $63
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ui__refresh_in_progress$next
    connect \Q \ui__refresh_in_progress
  end
  cell $dff $64
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ui__refresh_lapsed$next
    connect \Q \ui__refresh_lapsed
  end
  cell $dff $65
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__cmd$next
    connect \Q \controller_pin_ui__cmd
  end
  cell $dff $66
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__clk_en$next
    connect \Q \controller_pin_ui__clk_en
  end
  cell $dff $67
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__dqm$next
    connect \Q \controller_pin_ui__dqm
  end
  cell $dff $68
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__dq$next
    connect \Q \controller_pin_ui__rw_copi__dq
  end
  cell $dff $69
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__dq_oen$next
    connect \Q \controller_pin_ui__rw_copi__dq_oen
  end
  cell $dff $70
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__read_active$next
    connect \Q \controller_pin_ui__rw_copi__read_active
  end
  cell $dff $71
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__a$next
    connect \Q \controller_pin_ui__rw_copi__a
  end
  cell $dff $72
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__ba$next
    connect \Q \controller_pin_ui__rw_copi__ba
  end
  cell $dff $73
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \controller_pin_ui__rw_copi__addr$next
    connect \Q \controller_pin_ui__rw_copi__addr
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__dq$next
    connect \Q \_controller_pin_ui__rw_cipo__dq
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__dq_oen$next
    connect \Q \_controller_pin_ui__rw_cipo__dq_oen
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__read_active$next
    connect \Q \_controller_pin_ui__rw_cipo__read_active
  end
  cell $dff $77
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__a$next
    connect \Q \_controller_pin_ui__rw_cipo__a
  end
  cell $dff $78
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__ba$next
    connect \Q \_controller_pin_ui__rw_cipo__ba
  end
  cell $dff $79
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_cipo__addr$next
    connect \Q \_controller_pin_ui__rw_cipo__addr
  end
  cell $dff $80
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__cmd$next
    connect \Q \_controller_pin_ui__cmd
  end
  cell $dff $81
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__clk_en$next
    connect \Q \_controller_pin_ui__clk_en
  end
  cell $dff $82
    parameter \CLK_POLARITY 1
    parameter \WIDTH 23
    connect \CLK \sdram_clk
    connect \D \refresh_level$next
    connect \Q \refresh_level
  end
  cell $dff $83
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \sdram_clk
    connect \D \refreshes_to_do$next
    connect \Q \refreshes_to_do
  end
  cell $dff $84
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__refresh_lapsed$next
    connect \Q \_ui__refresh_lapsed
  end
  cell $dff $85
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__initialised$next
    connect \Q \_ui__initialised
  end
  cell $dff $86
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \sdram_clk
    connect \D \initialise_and_load_mode_register_fsm_state$next
    connect \Q \initialise_and_load_mode_register_fsm_state
  end
  cell $dff $87
    parameter \CLK_POLARITY 1
    parameter \WIDTH 24
    connect \CLK \sdram_clk
    connect \D \delayer_ui__load$2$next
    connect \Q \delayer_ui__load$2
  end
  cell $dff $88
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \delay_fsm_state$next
    connect \Q \delay_fsm_state
  end
  cell $dff $89
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \shift_timer$next
    connect \Q \shift_timer
  end
  cell $dff $90
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \delay_fsm_state$37$next
    connect \Q \delay_fsm_state$37
  end
  cell $dff $91
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \delay_fsm_state$38$next
    connect \Q \delay_fsm_state$38
  end
  cell $dff $92
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \_controller_pin_ui__rw_copi__a$next
    connect \Q \_controller_pin_ui__rw_copi__a
  end
  cell $dff $93
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \shift_timer$34$next
    connect \Q \shift_timer$34
  end
  cell $dff $94
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \controller_refresh_fsm_state$next
    connect \Q \controller_refresh_fsm_state
  end
  cell $dff $95
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__request_to_refresh_soon$next
    connect \Q \_ui__request_to_refresh_soon
  end
  cell $dff $96
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__refresh_in_progress$next
    connect \Q \_ui__refresh_in_progress
  end
  cell $dff $97
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \delay_fsm_state$39$next
    connect \Q \delay_fsm_state$39
  end
  connect \_controller_pin_ui__dqm 1'0
  connect \_controller_pin_ui__rw_copi__dq 16'0000000000000000
  connect \_controller_pin_ui__rw_copi__dq_oen 1'0
  connect \_controller_pin_ui__rw_copi__read_active 1'0
  connect \_controller_pin_ui__rw_copi__ba 2'00
  connect \_controller_pin_ui__rw_copi__addr 22'0000000000000000000000
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.pin_ctrl"
module \pin_ctrl
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 2 \ui__bus_is_refresh_not_readwrite
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 4 input 3 \ui__refresh__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 4 \ui__refresh__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 5 \ui__refresh__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 input 6 \ui__refresh__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 7 \ui__refresh__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 8 \ui__refresh__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 input 9 \ui__refresh__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 input 10 \ui__refresh__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 input 11 \ui__refresh__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 output 12 \ui__refresh__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 output 13 \ui__refresh__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 output 14 \ui__refresh__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 output 15 \ui__refresh__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 output 16 \ui__refresh__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 output 17 \ui__refresh__rw_cipo__addr
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 4 input 18 \ui__readwrite__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 19 \ui__readwrite__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 20 \ui__readwrite__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 input 21 \ui__readwrite__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 22 \ui__readwrite__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 input 23 \ui__readwrite__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 input 24 \ui__readwrite__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 input 25 \ui__readwrite__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 input 26 \ui__readwrite__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 output 27 \ui__readwrite__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 output 28 \ui__readwrite__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 output 29 \ui__readwrite__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 output 30 \ui__readwrite__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 output 31 \ui__readwrite__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 output 32 \ui__readwrite__rw_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:217"
  wire width 1 output 33 \nsync_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 34 \sdram_0__clk__o
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 35 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \sdram_0__clk_en__o$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 36 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 \sdram_0__dqm__o$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 37 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \sdram_0__cs__o$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 38 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \sdram_0__we__o$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 39 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \sdram_0__ras__o$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 40 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \sdram_0__cas__o$next
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 output 41 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 \sdram_0__a__o$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 42 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 \sdram_0__ba__o$next
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 43 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 \sdram_0__dq__o$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 44 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \sdram_0__dq__oe$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 45 \sdram_0__dq__i
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 4 \_ui__cmd
  process $group_0
    assign \_ui__cmd 4'0000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__cmd \ui__refresh__cmd
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__cmd \ui__readwrite__cmd
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__clk_en
  process $group_1
    assign \_ui__clk_en 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__clk_en \ui__refresh__clk_en
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__clk_en \ui__readwrite__clk_en
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__dqm
  process $group_2
    assign \_ui__dqm 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__dqm \ui__refresh__dqm
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__dqm \ui__readwrite__dqm
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 16 \_ui__rw_copi__dq
  process $group_3
    assign \_ui__rw_copi__dq 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__rw_copi__dq \ui__refresh__rw_copi__dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__rw_copi__dq \ui__readwrite__rw_copi__dq
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__rw_copi__dq_oen
  process $group_4
    assign \_ui__rw_copi__dq_oen 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__rw_copi__dq_oen \ui__refresh__rw_copi__dq_oen
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__rw_copi__dq_oen \ui__readwrite__rw_copi__dq_oen
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__rw_copi__read_active
  process $group_5
    assign \_ui__rw_copi__read_active 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__rw_copi__read_active \ui__refresh__rw_copi__read_active
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__rw_copi__read_active \ui__readwrite__rw_copi__read_active
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 13 \_ui__rw_copi__a
  process $group_6
    assign \_ui__rw_copi__a 13'0000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__rw_copi__a \ui__refresh__rw_copi__a
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__rw_copi__a \ui__readwrite__rw_copi__a
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 2 \_ui__rw_copi__ba
  process $group_7
    assign \_ui__rw_copi__ba 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__rw_copi__ba \ui__refresh__rw_copi__ba
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__rw_copi__ba \ui__readwrite__rw_copi__ba
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 22 \_ui__rw_copi__addr
  process $group_8
    assign \_ui__rw_copi__addr 22'0000000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \_ui__rw_copi__addr \ui__refresh__rw_copi__addr
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \_ui__rw_copi__addr \ui__readwrite__rw_copi__addr
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 16 \_ui__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 16 \_ui__rw_cipo__dq$next
  process $group_9
    assign \ui__refresh__rw_cipo__dq 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \ui__refresh__rw_cipo__dq \_ui__rw_cipo__dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__rw_cipo__dq_oen$next
  process $group_10
    assign \ui__refresh__rw_cipo__dq_oen 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \ui__refresh__rw_cipo__dq_oen \_ui__rw_cipo__dq_oen
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 1 \_ui__rw_cipo__read_active$next
  process $group_11
    assign \ui__refresh__rw_cipo__read_active 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \ui__refresh__rw_cipo__read_active \_ui__rw_cipo__read_active
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
    end
  end
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 13 \_ui__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 13 \_ui__rw_cipo__a$next
  process $group_12
    assign \ui__refresh__rw_cipo__a 13'0000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \ui__refresh__rw_cipo__a \_ui__rw_cipo__a
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 2 \_ui__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 2 \_ui__rw_cipo__ba$next
  process $group_13
    assign \ui__refresh__rw_cipo__ba 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \ui__refresh__rw_cipo__ba \_ui__rw_cipo__ba
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 22 \_ui__rw_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76"
  wire width 22 \_ui__rw_cipo__addr$next
  process $group_14
    assign \ui__refresh__rw_cipo__addr 22'0000000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
        assign \ui__refresh__rw_cipo__addr \_ui__rw_cipo__addr
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
    end
  end
  process $group_15
    assign \ui__readwrite__rw_cipo__dq 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \ui__readwrite__rw_cipo__dq \_ui__rw_cipo__dq
    end
  end
  process $group_16
    assign \ui__readwrite__rw_cipo__dq_oen 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \ui__readwrite__rw_cipo__dq_oen \_ui__rw_cipo__dq_oen
    end
  end
  process $group_17
    assign \ui__readwrite__rw_cipo__read_active 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \ui__readwrite__rw_cipo__read_active \_ui__rw_cipo__read_active
    end
  end
  process $group_18
    assign \ui__readwrite__rw_cipo__a 13'0000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \ui__readwrite__rw_cipo__a \_ui__rw_cipo__a
    end
  end
  process $group_19
    assign \ui__readwrite__rw_cipo__ba 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \ui__readwrite__rw_cipo__ba \_ui__rw_cipo__ba
    end
  end
  process $group_20
    assign \ui__readwrite__rw_cipo__addr 22'0000000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
    switch { \ui__bus_is_refresh_not_readwrite }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77"
      case 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79"
      case
        assign \ui__readwrite__rw_cipo__addr \_ui__rw_cipo__addr
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__clk_en$next
  process $group_21
    assign \_io__clk_en$next \_io__clk_en
    assign \_io__clk_en$next \_ui__clk_en
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__clk_en$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__dqm$next
  process $group_22
    assign \_io__dqm$next \_io__dqm
    assign \_io__dqm$next \_ui__dqm
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__dqm$next 1'0
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 16 \_io__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 16 \_io__rw_copi__dq$next
  process $group_23
    assign \_io__rw_copi__dq$next \_io__rw_copi__dq
    assign \_io__rw_copi__dq$next \_ui__rw_copi__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_copi__dq$next 16'0000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_copi__dq_oen$next
  process $group_24
    assign \_io__rw_copi__dq_oen$next \_io__rw_copi__dq_oen
    assign \_io__rw_copi__dq_oen$next \_ui__rw_copi__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_copi__dq_oen$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_copi__read_active$next
  process $group_25
    assign \_io__rw_copi__read_active$next \_io__rw_copi__read_active
    assign \_io__rw_copi__read_active$next \_ui__rw_copi__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_copi__read_active$next 1'0
    end
  end
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 13 \_io__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 13 \_io__rw_copi__a$next
  process $group_26
    assign \_io__rw_copi__a$next \_io__rw_copi__a
    assign \_io__rw_copi__a$next \_ui__rw_copi__a
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95"
    switch \_ui__cmd
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96"
      attribute \amaranth.decoding "CMD_DESL/0"
      case 4'0000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101"
      attribute \amaranth.decoding "CMD_NOP/1"
      case 4'0001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109"
      attribute \amaranth.decoding "CMD_BST/2"
      case 4'0010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117"
      attribute \amaranth.decoding "CMD_READ/3"
      case 4'0011
        assign \_io__rw_copi__a$next [10] 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127"
      attribute \amaranth.decoding "CMD_READ_AP/4"
      case 4'0100
        assign \_io__rw_copi__a$next [10] 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137"
      attribute \amaranth.decoding "CMD_WRITE/5"
      case 4'0101
        assign \_io__rw_copi__a$next [10] 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147"
      attribute \amaranth.decoding "CMD_WRITE_AP/6"
      case 4'0110
        assign \_io__rw_copi__a$next [10] 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157"
      attribute \amaranth.decoding "CMD_ACT/7"
      case 4'0111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166"
      attribute \amaranth.decoding "CMD_PRE/8"
      case 4'1000
        assign \_io__rw_copi__a$next [10] 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176"
      attribute \amaranth.decoding "CMD_PALL/9"
      case 4'1001
        assign \_io__rw_copi__a$next [10] 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185"
      attribute \amaranth.decoding "CMD_REF/10"
      case 4'1010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194"
      attribute \amaranth.decoding "CMD_SELF/11"
      case 4'1011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203"
      attribute \amaranth.decoding "CMD_MRS/12"
      case 4'1100
        assign \_io__rw_copi__a$next [10] 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_copi__a$next 13'0000000000000
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 2 \_io__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 2 \_io__rw_copi__ba$next
  process $group_27
    assign \_io__rw_copi__ba$next \_io__rw_copi__ba
    assign \_io__rw_copi__ba$next \_ui__rw_copi__ba
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95"
    switch \_ui__cmd
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96"
      attribute \amaranth.decoding "CMD_DESL/0"
      case 4'0000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101"
      attribute \amaranth.decoding "CMD_NOP/1"
      case 4'0001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109"
      attribute \amaranth.decoding "CMD_BST/2"
      case 4'0010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117"
      attribute \amaranth.decoding "CMD_READ/3"
      case 4'0011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127"
      attribute \amaranth.decoding "CMD_READ_AP/4"
      case 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137"
      attribute \amaranth.decoding "CMD_WRITE/5"
      case 4'0101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147"
      attribute \amaranth.decoding "CMD_WRITE_AP/6"
      case 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157"
      attribute \amaranth.decoding "CMD_ACT/7"
      case 4'0111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166"
      attribute \amaranth.decoding "CMD_PRE/8"
      case 4'1000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176"
      attribute \amaranth.decoding "CMD_PALL/9"
      case 4'1001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185"
      attribute \amaranth.decoding "CMD_REF/10"
      case 4'1010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194"
      attribute \amaranth.decoding "CMD_SELF/11"
      case 4'1011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203"
      attribute \amaranth.decoding "CMD_MRS/12"
      case 4'1100
        assign \_io__rw_copi__ba$next 2'00
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_copi__ba$next 2'00
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 22 \_io__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 22 \_io__rw_copi__addr$next
  process $group_28
    assign \_io__rw_copi__addr$next \_io__rw_copi__addr
    assign \_io__rw_copi__addr$next \_ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 16 \_io__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 16 \_io__rw_cipo__dq$next
  process $group_29
    assign \_ui__rw_cipo__dq$next \_ui__rw_cipo__dq
    assign \_ui__rw_cipo__dq$next \_io__rw_cipo__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_cipo__dq$next 16'0000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_cipo__dq_oen$next
  process $group_30
    assign \_ui__rw_cipo__dq_oen$next \_ui__rw_cipo__dq_oen
    assign \_ui__rw_cipo__dq_oen$next \_io__rw_cipo__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_cipo__dq_oen$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__rw_cipo__read_active$next
  process $group_31
    assign \_ui__rw_cipo__read_active$next \_ui__rw_cipo__read_active
    assign \_ui__rw_cipo__read_active$next \_io__rw_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_cipo__read_active$next 1'0
    end
  end
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 13 \_io__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 13 \_io__rw_cipo__a$next
  process $group_32
    assign \_ui__rw_cipo__a$next \_ui__rw_cipo__a
    assign \_ui__rw_cipo__a$next \_io__rw_cipo__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_cipo__a$next 13'0000000000000
    end
  end
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 2 \_io__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 2 \_io__rw_cipo__ba$next
  process $group_33
    assign \_ui__rw_cipo__ba$next \_ui__rw_cipo__ba
    assign \_ui__rw_cipo__ba$next \_io__rw_cipo__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_cipo__ba$next 2'00
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 22 \_io__rw_cipo__addr
  process $group_34
    assign \_ui__rw_cipo__addr$next \_ui__rw_cipo__addr
    assign \_ui__rw_cipo__addr$next \_io__rw_cipo__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_ui__rw_cipo__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__cs$next
  process $group_35
    assign \_io__cs$next \_io__cs
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95"
    switch \_ui__cmd
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96"
      attribute \amaranth.decoding "CMD_DESL/0"
      case 4'0000
        assign \_io__cs$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101"
      attribute \amaranth.decoding "CMD_NOP/1"
      case 4'0001
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109"
      attribute \amaranth.decoding "CMD_BST/2"
      case 4'0010
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117"
      attribute \amaranth.decoding "CMD_READ/3"
      case 4'0011
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127"
      attribute \amaranth.decoding "CMD_READ_AP/4"
      case 4'0100
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137"
      attribute \amaranth.decoding "CMD_WRITE/5"
      case 4'0101
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147"
      attribute \amaranth.decoding "CMD_WRITE_AP/6"
      case 4'0110
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157"
      attribute \amaranth.decoding "CMD_ACT/7"
      case 4'0111
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166"
      attribute \amaranth.decoding "CMD_PRE/8"
      case 4'1000
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176"
      attribute \amaranth.decoding "CMD_PALL/9"
      case 4'1001
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185"
      attribute \amaranth.decoding "CMD_REF/10"
      case 4'1010
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194"
      attribute \amaranth.decoding "CMD_SELF/11"
      case 4'1011
        assign \_io__cs$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203"
      attribute \amaranth.decoding "CMD_MRS/12"
      case 4'1100
        assign \_io__cs$next 1'1
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__cs$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__ras
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__ras$next
  process $group_36
    assign \_io__ras$next \_io__ras
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95"
    switch \_ui__cmd
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96"
      attribute \amaranth.decoding "CMD_DESL/0"
      case 4'0000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101"
      attribute \amaranth.decoding "CMD_NOP/1"
      case 4'0001
        assign \_io__ras$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109"
      attribute \amaranth.decoding "CMD_BST/2"
      case 4'0010
        assign \_io__ras$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117"
      attribute \amaranth.decoding "CMD_READ/3"
      case 4'0011
        assign \_io__ras$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127"
      attribute \amaranth.decoding "CMD_READ_AP/4"
      case 4'0100
        assign \_io__ras$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137"
      attribute \amaranth.decoding "CMD_WRITE/5"
      case 4'0101
        assign \_io__ras$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147"
      attribute \amaranth.decoding "CMD_WRITE_AP/6"
      case 4'0110
        assign \_io__ras$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157"
      attribute \amaranth.decoding "CMD_ACT/7"
      case 4'0111
        assign \_io__ras$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166"
      attribute \amaranth.decoding "CMD_PRE/8"
      case 4'1000
        assign \_io__ras$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176"
      attribute \amaranth.decoding "CMD_PALL/9"
      case 4'1001
        assign \_io__ras$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185"
      attribute \amaranth.decoding "CMD_REF/10"
      case 4'1010
        assign \_io__ras$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194"
      attribute \amaranth.decoding "CMD_SELF/11"
      case 4'1011
        assign \_io__ras$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203"
      attribute \amaranth.decoding "CMD_MRS/12"
      case 4'1100
        assign \_io__ras$next 1'1
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__ras$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__cas
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__cas$next
  process $group_37
    assign \_io__cas$next \_io__cas
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95"
    switch \_ui__cmd
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96"
      attribute \amaranth.decoding "CMD_DESL/0"
      case 4'0000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101"
      attribute \amaranth.decoding "CMD_NOP/1"
      case 4'0001
        assign \_io__cas$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109"
      attribute \amaranth.decoding "CMD_BST/2"
      case 4'0010
        assign \_io__cas$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117"
      attribute \amaranth.decoding "CMD_READ/3"
      case 4'0011
        assign \_io__cas$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127"
      attribute \amaranth.decoding "CMD_READ_AP/4"
      case 4'0100
        assign \_io__cas$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137"
      attribute \amaranth.decoding "CMD_WRITE/5"
      case 4'0101
        assign \_io__cas$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147"
      attribute \amaranth.decoding "CMD_WRITE_AP/6"
      case 4'0110
        assign \_io__cas$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157"
      attribute \amaranth.decoding "CMD_ACT/7"
      case 4'0111
        assign \_io__cas$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166"
      attribute \amaranth.decoding "CMD_PRE/8"
      case 4'1000
        assign \_io__cas$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176"
      attribute \amaranth.decoding "CMD_PALL/9"
      case 4'1001
        assign \_io__cas$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185"
      attribute \amaranth.decoding "CMD_REF/10"
      case 4'1010
        assign \_io__cas$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194"
      attribute \amaranth.decoding "CMD_SELF/11"
      case 4'1011
        assign \_io__cas$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203"
      attribute \amaranth.decoding "CMD_MRS/12"
      case 4'1100
        assign \_io__cas$next 1'1
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__cas$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__we
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87"
  wire width 1 \_io__we$next
  process $group_38
    assign \_io__we$next \_io__we
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95"
    switch \_ui__cmd
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96"
      attribute \amaranth.decoding "CMD_DESL/0"
      case 4'0000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101"
      attribute \amaranth.decoding "CMD_NOP/1"
      case 4'0001
        assign \_io__we$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109"
      attribute \amaranth.decoding "CMD_BST/2"
      case 4'0010
        assign \_io__we$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117"
      attribute \amaranth.decoding "CMD_READ/3"
      case 4'0011
        assign \_io__we$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127"
      attribute \amaranth.decoding "CMD_READ_AP/4"
      case 4'0100
        assign \_io__we$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137"
      attribute \amaranth.decoding "CMD_WRITE/5"
      case 4'0101
        assign \_io__we$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147"
      attribute \amaranth.decoding "CMD_WRITE_AP/6"
      case 4'0110
        assign \_io__we$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157"
      attribute \amaranth.decoding "CMD_ACT/7"
      case 4'0111
        assign \_io__we$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166"
      attribute \amaranth.decoding "CMD_PRE/8"
      case 4'1000
        assign \_io__we$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176"
      attribute \amaranth.decoding "CMD_PALL/9"
      case 4'1001
        assign \_io__we$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185"
      attribute \amaranth.decoding "CMD_REF/10"
      case 4'1010
        assign \_io__we$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194"
      attribute \amaranth.decoding "CMD_SELF/11"
      case 4'1011
        assign \_io__we$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203"
      attribute \amaranth.decoding "CMD_MRS/12"
      case 4'1100
        assign \_io__we$next 1'1
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__we$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:218"
  wire width 1 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:218"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_clk
    connect \Y $1
  end
  process $group_39
    assign \nsync_clk 1'0
    assign \nsync_clk $1
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:273"
  wire width 1 $3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:273"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_clk
    connect \Y $3
  end
  process $group_40
    assign \sdram_0__clk__o 1'0
    assign { \sdram_0__clk__o } $3
  end
  process $group_41
    assign \sdram_0__clk_en__o$next \sdram_0__clk_en__o
    assign { \sdram_0__clk_en__o$next } 1'1
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__clk_en__o$next 1'0
    end
  end
  process $group_42
    assign \sdram_0__dqm__o$next \sdram_0__dqm__o
    assign { \sdram_0__dqm__o$next } { \_io__dqm \_io__dqm }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__dqm__o$next 2'00
    end
  end
  process $group_43
    assign \sdram_0__cs__o$next \sdram_0__cs__o
    assign { \sdram_0__cs__o$next } \_io__cs
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__cs__o$next 1'0
    end
  end
  process $group_44
    assign \sdram_0__we__o$next \sdram_0__we__o
    assign { \sdram_0__we__o$next } \_io__we
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__we__o$next 1'0
    end
  end
  process $group_45
    assign \sdram_0__ras__o$next \sdram_0__ras__o
    assign { \sdram_0__ras__o$next } \_io__ras
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__ras__o$next 1'0
    end
  end
  process $group_46
    assign \sdram_0__cas__o$next \sdram_0__cas__o
    assign { \sdram_0__cas__o$next } \_io__cas
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__cas__o$next 1'0
    end
  end
  process $group_47
    assign \sdram_0__a__o$next \sdram_0__a__o
    assign { \sdram_0__a__o$next } \_io__rw_copi__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__a__o$next 13'0000000000000
    end
  end
  process $group_48
    assign \sdram_0__ba__o$next \sdram_0__ba__o
    assign { \sdram_0__ba__o$next } \_io__rw_copi__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__ba__o$next 2'00
    end
  end
  process $group_49
    assign \sdram_0__dq__o$next \sdram_0__dq__o
    assign \sdram_0__dq__o$next \_io__rw_copi__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__dq__o$next 16'0000000000000000
    end
  end
  process $group_50
    assign \sdram_0__dq__oe$next \sdram_0__dq__oe
    assign \sdram_0__dq__oe$next \_io__rw_copi__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \sdram_0__dq__oe$next 1'0
    end
  end
  process $group_51
    assign \_io__rw_cipo__dq$next \_io__rw_cipo__dq
    assign \_io__rw_cipo__dq$next \sdram_0__dq__i
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_cipo__dq$next 16'0000000000000000
    end
  end
  process $group_52
    assign \_io__rw_cipo__dq_oen$next \_io__rw_cipo__dq_oen
    assign \_io__rw_cipo__dq_oen$next \_io__rw_copi__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_cipo__dq_oen$next 1'0
    end
  end
  process $group_53
    assign \_io__rw_cipo__ba$next \_io__rw_cipo__ba
    assign \_io__rw_cipo__ba$next \_io__rw_copi__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_cipo__ba$next 2'00
    end
  end
  process $group_54
    assign \_io__rw_cipo__a$next \_io__rw_cipo__a
    assign \_io__rw_cipo__a$next \_io__rw_copi__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_cipo__a$next 13'0000000000000
    end
  end
  process $group_55
    assign \_io__rw_cipo__read_active$next \_io__rw_cipo__read_active
    assign \_io__rw_cipo__read_active$next \_io__rw_copi__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \_io__rw_cipo__read_active$next 1'0
    end
  end
  cell $dff $5
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__clk_en$next
    connect \Q \_io__clk_en
  end
  cell $dff $6
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__dqm$next
    connect \Q \_io__dqm
  end
  cell $dff $7
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_io__rw_copi__dq$next
    connect \Q \_io__rw_copi__dq
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__rw_copi__dq_oen$next
    connect \Q \_io__rw_copi__dq_oen
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__rw_copi__read_active$next
    connect \Q \_io__rw_copi__read_active
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \_io__rw_copi__a$next
    connect \Q \_io__rw_copi__a
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \_io__rw_copi__ba$next
    connect \Q \_io__rw_copi__ba
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \_io__rw_copi__addr$next
    connect \Q \_io__rw_copi__addr
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_ui__rw_cipo__dq$next
    connect \Q \_ui__rw_cipo__dq
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__rw_cipo__dq_oen$next
    connect \Q \_ui__rw_cipo__dq_oen
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_ui__rw_cipo__read_active$next
    connect \Q \_ui__rw_cipo__read_active
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \_ui__rw_cipo__a$next
    connect \Q \_ui__rw_cipo__a
  end
  cell $dff $17
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \_ui__rw_cipo__ba$next
    connect \Q \_ui__rw_cipo__ba
  end
  cell $dff $18
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \_ui__rw_cipo__addr$next
    connect \Q \_ui__rw_cipo__addr
  end
  cell $dff $19
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__cs$next
    connect \Q \_io__cs
  end
  cell $dff $20
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__ras$next
    connect \Q \_io__ras
  end
  cell $dff $21
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__cas$next
    connect \Q \_io__cas
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__we$next
    connect \Q \_io__we
  end
  cell $dff $23
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \sdram_0__clk_en__o$next
    connect \Q \sdram_0__clk_en__o
  end
  cell $dff $24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \sdram_0__dqm__o$next
    connect \Q \sdram_0__dqm__o
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \sdram_0__cs__o$next
    connect \Q \sdram_0__cs__o
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \sdram_0__we__o$next
    connect \Q \sdram_0__we__o
  end
  cell $dff $27
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \sdram_0__ras__o$next
    connect \Q \sdram_0__ras__o
  end
  cell $dff $28
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \sdram_0__cas__o$next
    connect \Q \sdram_0__cas__o
  end
  cell $dff $29
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \sdram_0__a__o$next
    connect \Q \sdram_0__a__o
  end
  cell $dff $30
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \sdram_0__ba__o$next
    connect \Q \sdram_0__ba__o
  end
  cell $dff $31
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \sdram_0__dq__o$next
    connect \Q \sdram_0__dq__o
  end
  cell $dff $32
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \sdram_0__dq__oe$next
    connect \Q \sdram_0__dq__oe
  end
  cell $dff $33
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \_io__rw_cipo__dq$next
    connect \Q \_io__rw_cipo__dq
  end
  cell $dff $34
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__rw_cipo__dq_oen$next
    connect \Q \_io__rw_cipo__dq_oen
  end
  cell $dff $35
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \_io__rw_cipo__ba$next
    connect \Q \_io__rw_cipo__ba
  end
  cell $dff $36
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \_io__rw_cipo__a$next
    connect \Q \_io__rw_cipo__a
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \_io__rw_cipo__read_active$next
    connect \Q \_io__rw_cipo__read_active
  end
  connect \_io__rw_cipo__addr 22'0000000000000000000000
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src"
module \fifo_src
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 5 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 6 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 output 8 \r_level
  memory width 16 size 32 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \WORDS 32
    parameter \PRIORITY 0
    connect \ADDR 6'000000
    connect \DATA 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
  wire width 5 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 5
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
  wire width 5 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 5
    parameter \WIDTH 16
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK 1'0
    connect \EN 1'1
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \init 6'000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122"
  wire width 6 \level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122"
  wire width 6 \level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 6'100000
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 6 \w_level
  process $group_2
    assign \w_level 6'000000
    assign \w_level \level
  end
  process $group_3
    assign \r_level 6'000000
    assign \r_level \level
  end
  attribute \init 5'00000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147"
  wire width 5 \produce
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147"
  wire width 5 \produce$next
  process $group_4
    assign \storage_w_addr 5'00000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  connect $10 $11
  process $group_7
    assign \produce$next \produce
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [4:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce$next 5'00000
    end
  end
  attribute \init 5'00000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148"
  wire width 5 \consume
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148"
  wire width 5 \consume$next
  process $group_8
    assign \storage_r_addr 5'00000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $13
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $13
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $15
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  cell $add $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \consume
    connect \B 1'1
    connect \Y $16
  end
  connect $15 $16
  process $group_10
    assign \consume$next \consume
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164"
    switch { $13 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $15 [4:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume$next 5'00000
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  cell $and $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $21
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $18
    connect \B $20
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168"
  wire width 7 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168"
  wire width 7 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168"
  cell $add $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \level
    connect \B 1'1
    connect \Y $27
  end
  connect $26 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $31
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $32
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  cell $not $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $32
    connect \Y $31
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $35
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B $31
    connect \Y $35
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170"
  wire width 7 $37
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170"
  wire width 7 $38
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \level
    connect \B 1'1
    connect \Y $38
  end
  connect $37 $38
  process $group_11
    assign \level$next \level
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
    switch { $24 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $26 [5:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
    switch { $35 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $37 [5:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \level$next 6'000000
    end
  end
  cell $dff $40
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $41
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $42
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \sdram_clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst"
module \fifo_dst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 2 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 3 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 4 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 5 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 6 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 7 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 output 8 \r_level
  memory width 16 size 32 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \WORDS 32
    parameter \PRIORITY 0
    connect \ADDR 6'000000
    connect \DATA 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
  wire width 5 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 5
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
  wire width 5 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 5
    parameter \WIDTH 16
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK 1'0
    connect \EN 1'1
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \init 6'000000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122"
  wire width 6 \level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122"
  wire width 6 \level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 6'100000
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 6 \w_level
  process $group_2
    assign \w_level 6'000000
    assign \w_level \level
  end
  process $group_3
    assign \r_level 6'000000
    assign \r_level \level
  end
  attribute \init 5'00000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147"
  wire width 5 \produce
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147"
  wire width 5 \produce$next
  process $group_4
    assign \storage_w_addr 5'00000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  connect $10 $11
  process $group_7
    assign \produce$next \produce
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [4:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce$next 5'00000
    end
  end
  attribute \init 5'00000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148"
  wire width 5 \consume
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148"
  wire width 5 \consume$next
  process $group_8
    assign \storage_r_addr 5'00000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $13
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $13
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $15
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  wire width 6 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91"
  cell $add $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \consume
    connect \B 1'1
    connect \Y $16
  end
  connect $15 $16
  process $group_10
    assign \consume$next \consume
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164"
    switch { $13 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $15 [4:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume$next 5'00000
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  cell $and $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $21
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $18
    connect \B $20
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168"
  wire width 7 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168"
  wire width 7 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168"
  cell $add $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \level
    connect \B 1'1
    connect \Y $27
  end
  connect $26 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $31
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $32
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  cell $not $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $32
    connect \Y $31
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $35
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B $31
    connect \Y $35
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170"
  wire width 7 $37
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170"
  wire width 7 $38
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \level
    connect \B 1'1
    connect \Y $38
  end
  connect $37 $38
  process $group_11
    assign \level$next \level
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
    switch { $24 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $26 [5:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
    switch { $35 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $37 [5:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \level$next 6'000000
    end
  end
  cell $dff $40
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $41
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \sdram_clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $42
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \sdram_clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.produce_enc"
module \produce_enc
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 3 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A \i
    connect \B \i [2:1]
    connect \Y $1
  end
  process $group_0
    assign \o 3'000
    assign \o $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.produce_cdc"
module \produce_cdc
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 3 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 3 output 3 \produce_r_gry
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \produce_r_gry 3'000
    assign \produce_r_gry \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.consume_enc"
module \consume_enc
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 3 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A \i
    connect \B \i [2:1]
    connect \Y $1
  end
  process $group_0
    assign \o 3'000
    assign \o $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.consume_cdc"
module \consume_cdc
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 3 input 2 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 3 output 3 \consume_w_gry
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \consume_w_gry 3'000
    assign \consume_w_gry \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.consume_dec"
module \consume_dec
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $3
  end
  process $group_0
    assign \o 3'000
    assign \o [2] \i [2]
    assign \o [1] $1
    assign \o [0] $3
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.produce_dec"
module \produce_dec
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $3
  end
  process $group_0
    assign \o 3'000
    assign \o [2] \i [2]
    assign \o [1] $1
    assign \o [0] $3
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.rst_cdc"
module \rst_cdc
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 2 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \init 1'1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
  end
  attribute \init 1'1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \sdram_rst
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \sdram_clk
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
  end
  cell $adff $1
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \async_ff_rst
    connect \CLK \async_ff_clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $adff $2
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \async_ff_rst
    connect \CLK \async_ff_clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async.rst_dec"
module \rst_dec
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $3
  end
  process $group_0
    assign \o 3'000
    assign \o [2] \i [2]
    assign \o [1] $1
    assign \o [0] $3
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_src_async"
module \fifo_src_async
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 5 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 6 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 7 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 \produce_enc_o
  cell \produce_enc \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 3 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 3 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 3 \produce_cdc_produce_r_gry
  cell \produce_cdc \produce_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 \consume_enc_o
  cell \consume_enc \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 3 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 3 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 3 \consume_cdc_consume_w_gry
  cell \consume_cdc \consume_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 \consume_dec_o
  cell \consume_dec \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 \produce_dec_o
  cell \produce_dec \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 4 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 3
    parameter \WIDTH 16
    parameter \WORDS 4
    parameter \PRIORITY 0
    connect \ADDR 3'000
    connect \DATA 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 2 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 2 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \sdram_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc \rst_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_rst \rst_cdc_r_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 \rst_dec_o
  cell \rst_dec \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 3 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 4 $2
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 3 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 3 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 4 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 3'000
    assign \produce_w_nxt $2 [2:0]
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_w_bin$next 3'000
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 3 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 4 $7
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 3 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 3 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 4 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 3'000
    assign \consume_r_nxt $7 [2:0]
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
  end
  process $group_4
    assign \produce_enc_i 3'000
    assign \produce_enc_i \produce_w_nxt
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 3'000
    end
  end
  process $group_6
    assign \consume_enc_i 3'000
    assign \consume_enc_i \consume_r_nxt
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
  end
  process $group_8
    assign \consume_dec_i 3'000
    assign \consume_dec_i \consume_cdc_consume_w_gry
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 3 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 3 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume_w_bin$next 3'000
    end
  end
  process $group_10
    assign \produce_dec_i 3'000
    assign \produce_dec_i \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 3 \produce_r_bin
  process $group_11
    assign \produce_r_bin 3'000
    assign \produce_r_bin \produce_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [2]
    connect \B \consume_cdc_consume_w_gry [2]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [1]
    connect \B \consume_cdc_consume_w_gry [1]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [0]
    connect \B \consume_cdc_consume_w_gry [0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 3 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 3 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 4 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 4 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [2:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_level$next 3'000
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 3 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 4 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 4 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 3'000
    assign \r_level $27 [2:0]
  end
  process $group_16
    assign \storage_w_addr 2'00
    assign \storage_w_addr \produce_w_bin [1:0]
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
  end
  process $group_20
    assign \storage_r_addr 2'00
    assign \storage_r_addr \consume_r_nxt [1:0]
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
  end
  process $group_24
    assign \rst_dec_i 3'000
    assign \rst_dec_i \produce_cdc_produce_r_gry
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
  end
  cell $dff $36
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \produce_w_bin$next
    connect \Q \produce_w_bin
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \consume_r_bin$next
    connect \Q \consume_r_bin
  end
  cell $dff $38
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \produce_cdc_produce_w_gry$next
    connect \Q \produce_cdc_produce_w_gry
  end
  cell $dff $39
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \consume_cdc_consume_r_gry$next
    connect \Q \consume_cdc_consume_r_gry
  end
  cell $dff $40
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \consume_w_bin$next
    connect \Q \consume_w_bin
  end
  cell $dff $41
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \w_level$next
    connect \Q \w_level
  end
  cell $dff $42
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \r_rst$next
    connect \Q \r_rst
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.produce_enc"
module \produce_enc$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 3 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A \i
    connect \B \i [2:1]
    connect \Y $1
  end
  process $group_0
    assign \o 3'000
    assign \o $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.produce_cdc"
module \produce_cdc$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 3 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 3 output 3 \produce_r_gry
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \produce_r_gry 3'000
    assign \produce_r_gry \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.consume_enc"
module \consume_enc$3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 3 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A \i
    connect \B \i [2:1]
    connect \Y $1
  end
  process $group_0
    assign \o 3'000
    assign \o $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.consume_cdc"
module \consume_cdc$4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 3 input 2 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 3 output 3 \consume_w_gry
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 3 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \consume_w_gry 3'000
    assign \consume_w_gry \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.consume_dec"
module \consume_dec$5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $3
  end
  process $group_0
    assign \o 3'000
    assign \o [2] \i [2]
    assign \o [1] $1
    assign \o [0] $3
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.produce_dec"
module \produce_dec$6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $3
  end
  process $group_0
    assign \o 3'000
    assign \o [2] \i [2]
    assign \o [1] $1
    assign \o [0] $3
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.rst_cdc"
module \rst_cdc$7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 2 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \init 1'1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
  end
  attribute \init 1'1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \sdram_rst
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \sdram_clk
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
  end
  cell $adff $1
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \async_ff_rst
    connect \CLK \async_ff_clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $adff $2
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \async_ff_rst
    connect \CLK \async_ff_clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async.rst_dec"
module \rst_dec$8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $3
  end
  process $group_0
    assign \o 3'000
    assign \o [2] \i [2]
    assign \o [1] $1
    assign \o [0] $3
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo.fifo_dst_async"
module \fifo_dst_async
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 0 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 2 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 3 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 5 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 6 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 7 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 \produce_enc_o
  cell \produce_enc$1 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 3 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 3 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 3 \produce_cdc_produce_r_gry
  cell \produce_cdc$2 \produce_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 3 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 3 \consume_enc_o
  cell \consume_enc$3 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 3 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 3 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 3 \consume_cdc_consume_w_gry
  cell \consume_cdc$4 \consume_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 \consume_dec_o
  cell \consume_dec$5 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 \produce_dec_o
  cell \produce_dec$6 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 4 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 3
    parameter \WIDTH 16
    parameter \WORDS 4
    parameter \PRIORITY 0
    connect \ADDR 3'000
    connect \DATA 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 2 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 2 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \sdram_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$7 \rst_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_rst \rst_cdc_r_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 3 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 3 \rst_dec_o
  cell \rst_dec$8 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 3 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 4 $2
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 3 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 3 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 4 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 3'000
    assign \produce_w_nxt $2 [2:0]
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_w_bin$next 3'000
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 3 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 4 $7
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 3 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 3 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 4 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 3'000
    assign \consume_r_nxt $7 [2:0]
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
  end
  process $group_4
    assign \produce_enc_i 3'000
    assign \produce_enc_i \produce_w_nxt
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 3'000
    end
  end
  process $group_6
    assign \consume_enc_i 3'000
    assign \consume_enc_i \consume_r_nxt
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
  end
  process $group_8
    assign \consume_dec_i 3'000
    assign \consume_dec_i \consume_cdc_consume_w_gry
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 3 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 3 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume_w_bin$next 3'000
    end
  end
  process $group_10
    assign \produce_dec_i 3'000
    assign \produce_dec_i \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 3 \produce_r_bin
  process $group_11
    assign \produce_r_bin 3'000
    assign \produce_r_bin \produce_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [2]
    connect \B \consume_cdc_consume_w_gry [2]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [1]
    connect \B \consume_cdc_consume_w_gry [1]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [0]
    connect \B \consume_cdc_consume_w_gry [0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
  end
  attribute \init 3'000
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 3 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 3 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 4 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 4 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [2:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_level$next 3'000
    end
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 3 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 4 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 4 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 3'000
    assign \r_level $27 [2:0]
  end
  process $group_16
    assign \storage_w_addr 2'00
    assign \storage_w_addr \produce_w_bin [1:0]
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
  end
  process $group_20
    assign \storage_r_addr 2'00
    assign \storage_r_addr \consume_r_nxt [1:0]
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
  end
  process $group_24
    assign \rst_dec_i 3'000
    assign \rst_dec_i \produce_cdc_produce_r_gry
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
  end
  cell $dff $36
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \produce_w_bin$next
    connect \Q \produce_w_bin
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \consume_r_bin$next
    connect \Q \consume_r_bin
  end
  cell $dff $38
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \produce_cdc_produce_w_gry$next
    connect \Q \produce_cdc_produce_w_gry
  end
  cell $dff $39
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \consume_cdc_consume_r_gry$next
    connect \Q \consume_cdc_consume_r_gry
  end
  cell $dff $40
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \consume_w_bin$next
    connect \Q \consume_w_bin
  end
  cell $dff $41
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \w_level$next
    connect \Q \w_level
  end
  cell $dff $42
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \r_rst$next
    connect \Q \r_rst
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb.interface_fifo"
module \interface_fifo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 0 \rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 1 \clk
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 output 2 \ui_fifo__w_rdy
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 input 3 \ui_fifo__w_en
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 16 input 4 \ui_fifo__w_data
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 input 5 \ui_fifo__r_en
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 output 6 \ui_fifo__r_rdy
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 7 \sdram_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 8 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 9 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 10 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 11 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 12 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 14 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 output 16 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 17 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 18 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 20 \sdram_0__dq__i
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:217"
  wire width 1 \nsync_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:217"
  wire width 1 \nsync_rst
  attribute \enum_base_type "rw_cmds"
  attribute \enum_value_00 "RW_IDLE"
  attribute \enum_value_01 "RW_READ"
  attribute \enum_value_10 "RW_WRITE"
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 2 \readwriter_ui__rw_copi__task
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 2 \readwriter_ui__rw_copi__task$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 22 \readwriter_ui__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 22 \readwriter_ui__rw_copi__addr$next
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 16 \readwriter_ui__rw_copi__w_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 16 \readwriter_ui__rw_copi__w_data$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 1 \readwriter_ui__r_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 22 \readwriter_ui__r_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 16 \readwriter_ui__r_cipo__r_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143"
  wire width 1 \readwriter_ui__in_progress
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 4 \readwriter_controller_pin_ui__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 16 \readwriter_controller_pin_ui__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 13 \readwriter_controller_pin_ui__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 2 \readwriter_controller_pin_ui__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 22 \readwriter_controller_pin_ui__rw_copi__addr
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 16 \readwriter_controller_pin_ui__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 16 \readwriter_controller_pin_ui__rw_cipo__dq$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__rw_cipo__dq_oen$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 1 \readwriter_controller_pin_ui__rw_cipo__read_active$next
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 13 \readwriter_controller_pin_ui__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 13 \readwriter_controller_pin_ui__rw_cipo__a$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 2 \readwriter_controller_pin_ui__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 2 \readwriter_controller_pin_ui__rw_cipo__ba$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 22 \readwriter_controller_pin_ui__rw_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144"
  wire width 22 \readwriter_controller_pin_ui__rw_cipo__addr$next
  cell \readwriter \readwriter
    connect \rst \rst
    connect \clk \clk
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \ui__rw_copi__task \readwriter_ui__rw_copi__task
    connect \ui__rw_copi__addr \readwriter_ui__rw_copi__addr
    connect \ui__rw_copi__w_data \readwriter_ui__rw_copi__w_data
    connect \ui__r_cipo__read_active \readwriter_ui__r_cipo__read_active
    connect \ui__r_cipo__addr \readwriter_ui__r_cipo__addr
    connect \ui__r_cipo__r_data \readwriter_ui__r_cipo__r_data
    connect \ui__in_progress \readwriter_ui__in_progress
    connect \controller_pin_ui__cmd \readwriter_controller_pin_ui__cmd
    connect \controller_pin_ui__clk_en \readwriter_controller_pin_ui__clk_en
    connect \controller_pin_ui__dqm \readwriter_controller_pin_ui__dqm
    connect \controller_pin_ui__rw_copi__dq \readwriter_controller_pin_ui__rw_copi__dq
    connect \controller_pin_ui__rw_copi__dq_oen \readwriter_controller_pin_ui__rw_copi__dq_oen
    connect \controller_pin_ui__rw_copi__read_active \readwriter_controller_pin_ui__rw_copi__read_active
    connect \controller_pin_ui__rw_copi__a \readwriter_controller_pin_ui__rw_copi__a
    connect \controller_pin_ui__rw_copi__ba \readwriter_controller_pin_ui__rw_copi__ba
    connect \controller_pin_ui__rw_copi__addr \readwriter_controller_pin_ui__rw_copi__addr
    connect \controller_pin_ui__rw_cipo__dq \readwriter_controller_pin_ui__rw_cipo__dq
    connect \controller_pin_ui__rw_cipo__dq_oen \readwriter_controller_pin_ui__rw_cipo__dq_oen
    connect \controller_pin_ui__rw_cipo__read_active \readwriter_controller_pin_ui__rw_cipo__read_active
    connect \controller_pin_ui__rw_cipo__a \readwriter_controller_pin_ui__rw_cipo__a
    connect \controller_pin_ui__rw_cipo__ba \readwriter_controller_pin_ui__rw_cipo__ba
    connect \controller_pin_ui__rw_cipo__addr \readwriter_controller_pin_ui__rw_cipo__addr
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \refresher_ui__initialised
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \refresher_ui__enable_refresh
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \refresher_ui__enable_refresh$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \refresher_ui__refresh_in_progress
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 4 \refresher_controller_pin_ui__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 16 \refresher_controller_pin_ui__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 13 \refresher_controller_pin_ui__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 2 \refresher_controller_pin_ui__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 22 \refresher_controller_pin_ui__rw_copi__addr
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 16 \refresher_controller_pin_ui__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 16 \refresher_controller_pin_ui__rw_cipo__dq$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__rw_cipo__dq_oen$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 1 \refresher_controller_pin_ui__rw_cipo__read_active$next
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 13 \refresher_controller_pin_ui__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 13 \refresher_controller_pin_ui__rw_cipo__a$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 2 \refresher_controller_pin_ui__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 2 \refresher_controller_pin_ui__rw_cipo__ba$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 22 \refresher_controller_pin_ui__rw_cipo__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67"
  wire width 22 \refresher_controller_pin_ui__rw_cipo__addr$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68"
  wire width 1 \refresher_ui__request_to_refresh_soon
  cell \refresher \refresher
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \ui__initialised \refresher_ui__initialised
    connect \ui__enable_refresh \refresher_ui__enable_refresh
    connect \ui__refresh_in_progress \refresher_ui__refresh_in_progress
    connect \controller_pin_ui__cmd \refresher_controller_pin_ui__cmd
    connect \controller_pin_ui__clk_en \refresher_controller_pin_ui__clk_en
    connect \controller_pin_ui__dqm \refresher_controller_pin_ui__dqm
    connect \controller_pin_ui__rw_copi__dq \refresher_controller_pin_ui__rw_copi__dq
    connect \controller_pin_ui__rw_copi__dq_oen \refresher_controller_pin_ui__rw_copi__dq_oen
    connect \controller_pin_ui__rw_copi__read_active \refresher_controller_pin_ui__rw_copi__read_active
    connect \controller_pin_ui__rw_copi__a \refresher_controller_pin_ui__rw_copi__a
    connect \controller_pin_ui__rw_copi__ba \refresher_controller_pin_ui__rw_copi__ba
    connect \controller_pin_ui__rw_copi__addr \refresher_controller_pin_ui__rw_copi__addr
    connect \controller_pin_ui__rw_cipo__dq \refresher_controller_pin_ui__rw_cipo__dq
    connect \controller_pin_ui__rw_cipo__dq_oen \refresher_controller_pin_ui__rw_cipo__dq_oen
    connect \controller_pin_ui__rw_cipo__read_active \refresher_controller_pin_ui__rw_cipo__read_active
    connect \controller_pin_ui__rw_cipo__a \refresher_controller_pin_ui__rw_cipo__a
    connect \controller_pin_ui__rw_cipo__ba \refresher_controller_pin_ui__rw_cipo__ba
    connect \controller_pin_ui__rw_cipo__addr \refresher_controller_pin_ui__rw_cipo__addr
    connect \ui__request_to_refresh_soon \refresher_ui__request_to_refresh_soon
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__bus_is_refresh_not_readwrite
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__bus_is_refresh_not_readwrite$next
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \init 4'0000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 4 \pin_ctrl_ui__refresh__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 4 \pin_ctrl_ui__refresh__cmd$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__clk_en$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__dqm$next
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 \pin_ctrl_ui__refresh__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 \pin_ctrl_ui__refresh__rw_copi__dq$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__rw_copi__dq_oen$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__rw_copi__read_active$next
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 \pin_ctrl_ui__refresh__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 \pin_ctrl_ui__refresh__rw_copi__a$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 \pin_ctrl_ui__refresh__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 \pin_ctrl_ui__refresh__rw_copi__ba$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 \pin_ctrl_ui__refresh__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 \pin_ctrl_ui__refresh__rw_copi__addr$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 \pin_ctrl_ui__refresh__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__refresh__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 \pin_ctrl_ui__refresh__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 \pin_ctrl_ui__refresh__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 \pin_ctrl_ui__refresh__rw_cipo__addr
  attribute \enum_base_type "sdram_cmds"
  attribute \enum_value_0000 "CMD_DESL"
  attribute \enum_value_0001 "CMD_NOP"
  attribute \enum_value_0010 "CMD_BST"
  attribute \enum_value_0011 "CMD_READ"
  attribute \enum_value_0100 "CMD_READ_AP"
  attribute \enum_value_0101 "CMD_WRITE"
  attribute \enum_value_0110 "CMD_WRITE_AP"
  attribute \enum_value_0111 "CMD_ACT"
  attribute \enum_value_1000 "CMD_PRE"
  attribute \enum_value_1001 "CMD_PALL"
  attribute \enum_value_1010 "CMD_REF"
  attribute \enum_value_1011 "CMD_SELF"
  attribute \enum_value_1100 "CMD_MRS"
  attribute \enum_value_1101 "CMD_ILLEGAL"
  attribute \init 4'0000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 4 \pin_ctrl_ui__readwrite__cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 4 \pin_ctrl_ui__readwrite__cmd$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__clk_en$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__dqm$next
  attribute \init 16'0000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 \pin_ctrl_ui__readwrite__rw_copi__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 \pin_ctrl_ui__readwrite__rw_copi__dq$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__rw_copi__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__rw_copi__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__rw_copi__read_active$next
  attribute \init 13'0000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 \pin_ctrl_ui__readwrite__rw_copi__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 \pin_ctrl_ui__readwrite__rw_copi__a$next
  attribute \init 2'00
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 \pin_ctrl_ui__readwrite__rw_copi__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 \pin_ctrl_ui__readwrite__rw_copi__ba$next
  attribute \init 22'0000000000000000000000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 \pin_ctrl_ui__readwrite__rw_copi__addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 \pin_ctrl_ui__readwrite__rw_copi__addr$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 16 \pin_ctrl_ui__readwrite__rw_cipo__dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__rw_cipo__dq_oen
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 1 \pin_ctrl_ui__readwrite__rw_cipo__read_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 13 \pin_ctrl_ui__readwrite__rw_cipo__a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 2 \pin_ctrl_ui__readwrite__rw_cipo__ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53"
  wire width 22 \pin_ctrl_ui__readwrite__rw_cipo__addr
  cell \pin_ctrl \pin_ctrl
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \ui__bus_is_refresh_not_readwrite \pin_ctrl_ui__bus_is_refresh_not_readwrite
    connect \ui__refresh__cmd \pin_ctrl_ui__refresh__cmd
    connect \ui__refresh__clk_en \pin_ctrl_ui__refresh__clk_en
    connect \ui__refresh__dqm \pin_ctrl_ui__refresh__dqm
    connect \ui__refresh__rw_copi__dq \pin_ctrl_ui__refresh__rw_copi__dq
    connect \ui__refresh__rw_copi__dq_oen \pin_ctrl_ui__refresh__rw_copi__dq_oen
    connect \ui__refresh__rw_copi__read_active \pin_ctrl_ui__refresh__rw_copi__read_active
    connect \ui__refresh__rw_copi__a \pin_ctrl_ui__refresh__rw_copi__a
    connect \ui__refresh__rw_copi__ba \pin_ctrl_ui__refresh__rw_copi__ba
    connect \ui__refresh__rw_copi__addr \pin_ctrl_ui__refresh__rw_copi__addr
    connect \ui__refresh__rw_cipo__dq \pin_ctrl_ui__refresh__rw_cipo__dq
    connect \ui__refresh__rw_cipo__dq_oen \pin_ctrl_ui__refresh__rw_cipo__dq_oen
    connect \ui__refresh__rw_cipo__read_active \pin_ctrl_ui__refresh__rw_cipo__read_active
    connect \ui__refresh__rw_cipo__a \pin_ctrl_ui__refresh__rw_cipo__a
    connect \ui__refresh__rw_cipo__ba \pin_ctrl_ui__refresh__rw_cipo__ba
    connect \ui__refresh__rw_cipo__addr \pin_ctrl_ui__refresh__rw_cipo__addr
    connect \ui__readwrite__cmd \pin_ctrl_ui__readwrite__cmd
    connect \ui__readwrite__clk_en \pin_ctrl_ui__readwrite__clk_en
    connect \ui__readwrite__dqm \pin_ctrl_ui__readwrite__dqm
    connect \ui__readwrite__rw_copi__dq \pin_ctrl_ui__readwrite__rw_copi__dq
    connect \ui__readwrite__rw_copi__dq_oen \pin_ctrl_ui__readwrite__rw_copi__dq_oen
    connect \ui__readwrite__rw_copi__read_active \pin_ctrl_ui__readwrite__rw_copi__read_active
    connect \ui__readwrite__rw_copi__a \pin_ctrl_ui__readwrite__rw_copi__a
    connect \ui__readwrite__rw_copi__ba \pin_ctrl_ui__readwrite__rw_copi__ba
    connect \ui__readwrite__rw_copi__addr \pin_ctrl_ui__readwrite__rw_copi__addr
    connect \ui__readwrite__rw_cipo__dq \pin_ctrl_ui__readwrite__rw_cipo__dq
    connect \ui__readwrite__rw_cipo__dq_oen \pin_ctrl_ui__readwrite__rw_cipo__dq_oen
    connect \ui__readwrite__rw_cipo__read_active \pin_ctrl_ui__readwrite__rw_cipo__read_active
    connect \ui__readwrite__rw_cipo__a \pin_ctrl_ui__readwrite__rw_cipo__a
    connect \ui__readwrite__rw_cipo__ba \pin_ctrl_ui__readwrite__rw_cipo__ba
    connect \ui__readwrite__rw_cipo__addr \pin_ctrl_ui__readwrite__rw_cipo__addr
    connect \nsync_clk \nsync_clk
    connect \sdram_0__clk__o \sdram_0__clk__o
    connect \sdram_0__clk_en__o \sdram_0__clk_en__o
    connect \sdram_0__dqm__o \sdram_0__dqm__o
    connect \sdram_0__cs__o \sdram_0__cs__o
    connect \sdram_0__we__o \sdram_0__we__o
    connect \sdram_0__ras__o \sdram_0__ras__o
    connect \sdram_0__cas__o \sdram_0__cas__o
    connect \sdram_0__a__o \sdram_0__a__o
    connect \sdram_0__ba__o \sdram_0__ba__o
    connect \sdram_0__dq__o \sdram_0__dq__o
    connect \sdram_0__dq__oe \sdram_0__dq__oe
    connect \sdram_0__dq__i \sdram_0__dq__i
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_src_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_src_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_src_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_src_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_src_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_src_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 \fifo_src_r_level
  cell \fifo_src \fifo_src
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \fifo_src_w_data
    connect \w_rdy \fifo_src_w_rdy
    connect \w_en \fifo_src_w_en
    connect \r_rdy \fifo_src_r_rdy
    connect \r_en \fifo_src_r_en
    connect \r_data \fifo_src_r_data
    connect \r_level \fifo_src_r_level
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_dst_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_dst_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_dst_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_dst_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_dst_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_dst_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 \fifo_dst_r_level
  cell \fifo_dst \fifo_dst
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_data \fifo_dst_r_data
    connect \r_en \fifo_dst_r_en
    connect \r_rdy \fifo_dst_r_rdy
    connect \w_rdy \fifo_dst_w_rdy
    connect \w_data \fifo_dst_w_data
    connect \w_en \fifo_dst_w_en
    connect \r_level \fifo_dst_r_level
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_src_async_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_src_async_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_src_async_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_src_async_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_src_async_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_src_async_r_rdy
  cell \fifo_src_async \fifo_src_async
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \fifo_src_async_w_data
    connect \w_rdy \fifo_src_async_w_rdy
    connect \w_en \fifo_src_async_w_en
    connect \r_data \fifo_src_async_r_data
    connect \r_en \fifo_src_async_r_en
    connect \r_rdy \fifo_src_async_r_rdy
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_dst_async_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_dst_async_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_dst_async_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_dst_async_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_dst_async_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_dst_async_w_en
  cell \fifo_dst_async \fifo_dst_async
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_data \fifo_dst_async_r_data
    connect \r_rdy \fifo_dst_async_r_rdy
    connect \r_en \fifo_dst_async_r_en
    connect \w_data \fifo_dst_async_w_data
    connect \w_rdy \fifo_dst_async_w_rdy
    connect \w_en \fifo_dst_async_w_en
  end
  process $group_0
    assign \fifo_src_async_w_data 16'0000000000000000
    assign \fifo_src_async_w_data \ui_fifo__w_data
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:149"
  wire width 1 $1
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:149"
  cell $and $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_src_async_w_rdy
    connect \B \refresher_ui__initialised
    connect \Y $1
  end
  process $group_1
    assign \ui_fifo__w_rdy 1'0
    assign \ui_fifo__w_rdy $1
  end
  process $group_2
    assign \fifo_src_async_w_en 1'0
    assign \fifo_src_async_w_en \ui_fifo__w_en
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 16 \ui_fifo__r_data
  process $group_3
    assign \ui_fifo__r_data 16'0000000000000000
    assign \ui_fifo__r_data \fifo_dst_async_r_data
  end
  process $group_4
    assign \ui_fifo__r_rdy 1'0
    assign \ui_fifo__r_rdy \fifo_dst_async_r_rdy
  end
  process $group_5
    assign \fifo_dst_async_r_en 1'0
    assign \fifo_dst_async_r_en \ui_fifo__r_en
  end
  process $group_6
    assign \fifo_src_w_data 16'0000000000000000
    assign \fifo_src_w_data \fifo_src_async_r_data
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:163"
  wire width 1 $3
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:163"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_src_async_r_rdy
    connect \B \fifo_src_w_rdy
    connect \Y $3
  end
  process $group_7
    assign \fifo_src_async_r_en 1'0
    assign \fifo_src_async_r_en $3
  end
  process $group_8
    assign \fifo_src_w_en 1'0
    assign \fifo_src_w_en \fifo_src_async_r_en
  end
  process $group_9
    assign \fifo_dst_async_w_data 16'0000000000000000
    assign \fifo_dst_async_w_data \fifo_dst_r_data
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:163"
  wire width 1 $5
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:163"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_dst_r_rdy
    connect \B \fifo_dst_async_w_rdy
    connect \Y $5
  end
  process $group_10
    assign \fifo_dst_r_en 1'0
    assign \fifo_dst_r_en $5
  end
  process $group_11
    assign \fifo_dst_async_w_en 1'0
    assign \fifo_dst_async_w_en \fifo_dst_r_en
  end
  attribute \init 22'0000000000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 22 \fifo_control__words_stored_in_ram
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 22 \fifo_control__words_stored_in_ram$next
  attribute \init 22'0000000000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 22 \fifo_control__r_next_addr
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 22 \fifo_control__r_next_addr$next
  attribute \init 22'0000000000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 22 \fifo_control__w_next_addr
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 22 \fifo_control__w_next_addr$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:185"
  wire width 1 $7
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:185"
  cell $le $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 22
    parameter \Y_WIDTH 1
    connect \A \fifo_control__r_next_addr
    connect \B \fifo_control__w_next_addr
    connect \Y $7
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:186"
  wire width 23 $9
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:186"
  wire width 23 $10
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:186"
  cell $sub $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 22
    parameter \Y_WIDTH 23
    connect \A \fifo_control__w_next_addr
    connect \B \fifo_control__r_next_addr
    connect \Y $10
  end
  connect $9 $10
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:188"
  wire width 24 $12
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:188"
  wire width 23 $13
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:188"
  cell $sub $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 22
    parameter \Y_WIDTH 23
    connect \A 22'1111111111111111111111
    connect \B \fifo_control__r_next_addr
    connect \Y $13
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:188"
  wire width 24 $15
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:188"
  cell $add $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 24
    connect \A \fifo_control__w_next_addr
    connect \B $13
    connect \Y $15
  end
  connect $12 $15
  process $group_12
    assign \fifo_control__words_stored_in_ram$next \fifo_control__words_stored_in_ram
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:185"
    switch { $7 }
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:185"
      case 1'1
        assign \fifo_control__words_stored_in_ram$next $9 [21:0]
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:187"
      case
        assign \fifo_control__words_stored_in_ram$next $12 [21:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_control__words_stored_in_ram$next 22'0000000000000000000000
    end
  end
  attribute \enum_base_type "rw_cmds"
  attribute \enum_value_00 "RW_IDLE"
  attribute \enum_value_01 "RW_READ"
  attribute \enum_value_10 "RW_WRITE"
  attribute \init 2'00
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 2 \rw_ui__rw_copi__task
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 2 \rw_ui__rw_copi__task$next
  process $group_13
    assign \readwriter_ui__rw_copi__task$next \readwriter_ui__rw_copi__task
    assign \readwriter_ui__rw_copi__task$next \rw_ui__rw_copi__task
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_ui__rw_copi__task$next 2'00
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 22 \rw_ui__rw_copi__addr
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 22 \rw_ui__rw_copi__addr$next
  process $group_14
    assign \readwriter_ui__rw_copi__addr$next \readwriter_ui__rw_copi__addr
    assign \readwriter_ui__rw_copi__addr$next \rw_ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_ui__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 16 \rw_ui__rw_copi__w_data
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 16 \rw_ui__rw_copi__w_data$next
  process $group_15
    assign \readwriter_ui__rw_copi__w_data$next \readwriter_ui__rw_copi__w_data
    assign \readwriter_ui__rw_copi__w_data$next \rw_ui__rw_copi__w_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_ui__rw_copi__w_data$next 16'0000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 1 \rw_ui__r_cipo__read_active
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 1 \rw_ui__r_cipo__read_active$next
  process $group_16
    assign \rw_ui__r_cipo__read_active$next \rw_ui__r_cipo__read_active
    assign \rw_ui__r_cipo__read_active$next \readwriter_ui__r_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_ui__r_cipo__read_active$next 1'0
    end
  end
  attribute \init 22'0000000000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 22 \rw_ui__r_cipo__addr
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 22 \rw_ui__r_cipo__addr$next
  process $group_17
    assign \rw_ui__r_cipo__addr$next \rw_ui__r_cipo__addr
    assign \rw_ui__r_cipo__addr$next \readwriter_ui__r_cipo__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_ui__r_cipo__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 16 \rw_ui__r_cipo__r_data
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 16 \rw_ui__r_cipo__r_data$next
  process $group_18
    assign \rw_ui__r_cipo__r_data$next \rw_ui__r_cipo__r_data
    assign \rw_ui__r_cipo__r_data$next \readwriter_ui__r_cipo__r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_ui__r_cipo__r_data$next 16'0000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 1 \rw_ui__in_progress
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:192"
  wire width 1 \rw_ui__in_progress$next
  process $group_19
    assign \rw_ui__in_progress$next \rw_ui__in_progress
    assign \rw_ui__in_progress$next \readwriter_ui__in_progress
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_ui__in_progress$next 1'0
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 1 \fifo_control__fully_read
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  wire width 1 $17
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  cell $not $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_dst_r_rdy
    connect \Y $17
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  wire width 1 $19
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_src_w_rdy
    connect \B $17
    connect \Y $19
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:195"
  wire width 1 \fifo_router_fsm_state
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:195"
  wire width 1 \fifo_router_fsm_state$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  wire width 1 $21
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_router_fsm_state
    connect \B 1'0
    connect \Y $21
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  wire width 1 $23
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:200"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $19
    connect \B $21
    connect \Y $23
  end
  process $group_20
    assign \fifo_control__fully_read 1'0
    assign \fifo_control__fully_read $23
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  wire width 1 $25
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  cell $ne $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 1'0
    connect \Y $25
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:238"
  wire width 1 $27
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:238"
  cell $eq $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 1'0
    connect \Y $27
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
  wire width 1 $29
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
  cell $not $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rw_ui__r_cipo__read_active
    connect \Y $29
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
  wire width 1 $31
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
  cell $lt $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_dst_r_level
    connect \B 5'10000
    connect \Y $31
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
  wire width 1 $33
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B $31
    connect \Y $33
  end
  process $group_21
    assign \fifo_router_fsm_state$next \fifo_router_fsm_state
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:195"
    switch \fifo_router_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:211"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
        switch { \fifo_src_r_rdy $25 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
          case 2'-1
            assign \fifo_router_fsm_state$next 1'1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:216"
          case 2'1-
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:237"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:238"
        switch { $27 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:238"
          case 1'1
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
            switch { $33 }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:241"
              case 1'1
                assign \fifo_router_fsm_state$next 1'0
            end
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_router_fsm_state$next 1'0
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  wire width 1 $35
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  cell $ne $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 1'0
    connect \Y $35
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:220"
  wire width 1 $37
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:220"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_dst_w_rdy
    connect \B \fifo_src_r_rdy
    connect \Y $37
  end
  attribute \init 3'000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
  wire width 3 \fifo_controller_fsm_state
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
  wire width 3 \fifo_controller_fsm_state$next
  process $group_22
    assign \fifo_src_r_en 1'0
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:195"
    switch \fifo_router_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:211"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
        switch { \fifo_src_r_rdy $35 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
          case 2'-1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:216"
          case 2'1-
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
            switch { \fifo_dst_w_rdy }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
              case 1'1
                assign \fifo_src_r_en $37
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:225"
              case
                assign \fifo_src_r_en 1'0
            end
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:237"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        assign \fifo_src_r_en 1'1
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  wire width 1 $39
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  cell $ne $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 1'0
    connect \Y $39
  end
  process $group_23
    assign \fifo_dst_w_data 16'0000000000000000
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:195"
    switch \fifo_router_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:211"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
        switch { \fifo_src_r_rdy $39 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
          case 2'-1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:216"
          case 2'1-
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
            switch { \fifo_dst_w_rdy }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
              case 1'1
                assign \fifo_dst_w_data \fifo_src_r_data
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:225"
              case
                assign \fifo_dst_w_data 16'0000000000000000
            end
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:237"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:245"
        switch { \rw_ui__r_cipo__read_active }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:245"
          case 1'1
            assign \fifo_dst_w_data \rw_ui__r_cipo__r_data
        end
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  wire width 1 $41
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  cell $ne $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 1'0
    connect \Y $41
  end
  process $group_24
    assign \fifo_dst_w_en 1'0
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:195"
    switch \fifo_router_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:211"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
        switch { \fifo_src_r_rdy $41 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
          case 2'-1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:216"
          case 2'1-
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
            switch { \fifo_dst_w_rdy }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
              case 1'1
                assign \fifo_dst_w_en \fifo_src_r_en
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:225"
              case
                assign \fifo_dst_w_en 1'0
            end
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:237"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:245"
        switch { \rw_ui__r_cipo__read_active }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:245"
          case 1'1
            assign \fifo_dst_w_en 1'1
        end
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:174"
  wire width 1 \fifo_control__request_to_store_data_in_ram
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  wire width 1 $43
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
  cell $ne $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 1'0
    connect \Y $43
  end
  process $group_25
    assign \fifo_control__request_to_store_data_in_ram 1'0
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:195"
    switch \fifo_router_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:211"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
        switch { \fifo_src_r_rdy $43 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:212"
          case 2'-1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:216"
          case 2'1-
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
            switch { \fifo_dst_w_rdy }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:217"
              case 1'1
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:225"
              case
                assign \fifo_control__request_to_store_data_in_ram 1'1
            end
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:237"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:254"
  wire width 1 $45
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:254"
  cell $or $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refresher_ui__enable_refresh
    connect \B \refresher_ui__refresh_in_progress
    connect \Y $45
  end
  process $group_26
    assign \pin_ctrl_ui__bus_is_refresh_not_readwrite$next \pin_ctrl_ui__bus_is_refresh_not_readwrite
    assign \pin_ctrl_ui__bus_is_refresh_not_readwrite$next $45
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__bus_is_refresh_not_readwrite$next 1'0
    end
  end
  process $group_27
    assign \pin_ctrl_ui__refresh__cmd$next \pin_ctrl_ui__refresh__cmd
    assign \pin_ctrl_ui__refresh__cmd$next \refresher_controller_pin_ui__cmd
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__cmd$next 4'0000
    end
  end
  process $group_28
    assign \pin_ctrl_ui__refresh__clk_en$next \pin_ctrl_ui__refresh__clk_en
    assign \pin_ctrl_ui__refresh__clk_en$next \refresher_controller_pin_ui__clk_en
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__clk_en$next 1'0
    end
  end
  process $group_29
    assign \pin_ctrl_ui__refresh__dqm$next \pin_ctrl_ui__refresh__dqm
    assign \pin_ctrl_ui__refresh__dqm$next \refresher_controller_pin_ui__dqm
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__dqm$next 1'0
    end
  end
  process $group_30
    assign \pin_ctrl_ui__refresh__rw_copi__dq$next \pin_ctrl_ui__refresh__rw_copi__dq
    assign \pin_ctrl_ui__refresh__rw_copi__dq$next \refresher_controller_pin_ui__rw_copi__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__rw_copi__dq$next 16'0000000000000000
    end
  end
  process $group_31
    assign \pin_ctrl_ui__refresh__rw_copi__dq_oen$next \pin_ctrl_ui__refresh__rw_copi__dq_oen
    assign \pin_ctrl_ui__refresh__rw_copi__dq_oen$next \refresher_controller_pin_ui__rw_copi__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__rw_copi__dq_oen$next 1'0
    end
  end
  process $group_32
    assign \pin_ctrl_ui__refresh__rw_copi__read_active$next \pin_ctrl_ui__refresh__rw_copi__read_active
    assign \pin_ctrl_ui__refresh__rw_copi__read_active$next \refresher_controller_pin_ui__rw_copi__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__rw_copi__read_active$next 1'0
    end
  end
  process $group_33
    assign \pin_ctrl_ui__refresh__rw_copi__a$next \pin_ctrl_ui__refresh__rw_copi__a
    assign \pin_ctrl_ui__refresh__rw_copi__a$next \refresher_controller_pin_ui__rw_copi__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__rw_copi__a$next 13'0000000000000
    end
  end
  process $group_34
    assign \pin_ctrl_ui__refresh__rw_copi__ba$next \pin_ctrl_ui__refresh__rw_copi__ba
    assign \pin_ctrl_ui__refresh__rw_copi__ba$next \refresher_controller_pin_ui__rw_copi__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__rw_copi__ba$next 2'00
    end
  end
  process $group_35
    assign \pin_ctrl_ui__refresh__rw_copi__addr$next \pin_ctrl_ui__refresh__rw_copi__addr
    assign \pin_ctrl_ui__refresh__rw_copi__addr$next \refresher_controller_pin_ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__refresh__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  process $group_36
    assign \refresher_controller_pin_ui__rw_cipo__dq$next \refresher_controller_pin_ui__rw_cipo__dq
    assign \refresher_controller_pin_ui__rw_cipo__dq$next \pin_ctrl_ui__refresh__rw_cipo__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresher_controller_pin_ui__rw_cipo__dq$next 16'0000000000000000
    end
  end
  process $group_37
    assign \refresher_controller_pin_ui__rw_cipo__dq_oen$next \refresher_controller_pin_ui__rw_cipo__dq_oen
    assign \refresher_controller_pin_ui__rw_cipo__dq_oen$next \pin_ctrl_ui__refresh__rw_cipo__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresher_controller_pin_ui__rw_cipo__dq_oen$next 1'0
    end
  end
  process $group_38
    assign \refresher_controller_pin_ui__rw_cipo__read_active$next \refresher_controller_pin_ui__rw_cipo__read_active
    assign \refresher_controller_pin_ui__rw_cipo__read_active$next \pin_ctrl_ui__refresh__rw_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresher_controller_pin_ui__rw_cipo__read_active$next 1'0
    end
  end
  process $group_39
    assign \refresher_controller_pin_ui__rw_cipo__a$next \refresher_controller_pin_ui__rw_cipo__a
    assign \refresher_controller_pin_ui__rw_cipo__a$next \pin_ctrl_ui__refresh__rw_cipo__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresher_controller_pin_ui__rw_cipo__a$next 13'0000000000000
    end
  end
  process $group_40
    assign \refresher_controller_pin_ui__rw_cipo__ba$next \refresher_controller_pin_ui__rw_cipo__ba
    assign \refresher_controller_pin_ui__rw_cipo__ba$next \pin_ctrl_ui__refresh__rw_cipo__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresher_controller_pin_ui__rw_cipo__ba$next 2'00
    end
  end
  process $group_41
    assign \refresher_controller_pin_ui__rw_cipo__addr$next \refresher_controller_pin_ui__rw_cipo__addr
    assign \refresher_controller_pin_ui__rw_cipo__addr$next \pin_ctrl_ui__refresh__rw_cipo__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresher_controller_pin_ui__rw_cipo__addr$next 22'0000000000000000000000
    end
  end
  process $group_42
    assign \pin_ctrl_ui__readwrite__cmd$next \pin_ctrl_ui__readwrite__cmd
    assign \pin_ctrl_ui__readwrite__cmd$next \readwriter_controller_pin_ui__cmd
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__cmd$next 4'0000
    end
  end
  process $group_43
    assign \pin_ctrl_ui__readwrite__clk_en$next \pin_ctrl_ui__readwrite__clk_en
    assign \pin_ctrl_ui__readwrite__clk_en$next \readwriter_controller_pin_ui__clk_en
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__clk_en$next 1'0
    end
  end
  process $group_44
    assign \pin_ctrl_ui__readwrite__dqm$next \pin_ctrl_ui__readwrite__dqm
    assign \pin_ctrl_ui__readwrite__dqm$next \readwriter_controller_pin_ui__dqm
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__dqm$next 1'0
    end
  end
  process $group_45
    assign \pin_ctrl_ui__readwrite__rw_copi__dq$next \pin_ctrl_ui__readwrite__rw_copi__dq
    assign \pin_ctrl_ui__readwrite__rw_copi__dq$next \readwriter_controller_pin_ui__rw_copi__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__rw_copi__dq$next 16'0000000000000000
    end
  end
  process $group_46
    assign \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next \pin_ctrl_ui__readwrite__rw_copi__dq_oen
    assign \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next \readwriter_controller_pin_ui__rw_copi__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next 1'0
    end
  end
  process $group_47
    assign \pin_ctrl_ui__readwrite__rw_copi__read_active$next \pin_ctrl_ui__readwrite__rw_copi__read_active
    assign \pin_ctrl_ui__readwrite__rw_copi__read_active$next \readwriter_controller_pin_ui__rw_copi__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__rw_copi__read_active$next 1'0
    end
  end
  process $group_48
    assign \pin_ctrl_ui__readwrite__rw_copi__a$next \pin_ctrl_ui__readwrite__rw_copi__a
    assign \pin_ctrl_ui__readwrite__rw_copi__a$next \readwriter_controller_pin_ui__rw_copi__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__rw_copi__a$next 13'0000000000000
    end
  end
  process $group_49
    assign \pin_ctrl_ui__readwrite__rw_copi__ba$next \pin_ctrl_ui__readwrite__rw_copi__ba
    assign \pin_ctrl_ui__readwrite__rw_copi__ba$next \readwriter_controller_pin_ui__rw_copi__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__rw_copi__ba$next 2'00
    end
  end
  process $group_50
    assign \pin_ctrl_ui__readwrite__rw_copi__addr$next \pin_ctrl_ui__readwrite__rw_copi__addr
    assign \pin_ctrl_ui__readwrite__rw_copi__addr$next \readwriter_controller_pin_ui__rw_copi__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_ctrl_ui__readwrite__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  process $group_51
    assign \readwriter_controller_pin_ui__rw_cipo__dq$next \readwriter_controller_pin_ui__rw_cipo__dq
    assign \readwriter_controller_pin_ui__rw_cipo__dq$next \pin_ctrl_ui__readwrite__rw_cipo__dq
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_controller_pin_ui__rw_cipo__dq$next 16'0000000000000000
    end
  end
  process $group_52
    assign \readwriter_controller_pin_ui__rw_cipo__dq_oen$next \readwriter_controller_pin_ui__rw_cipo__dq_oen
    assign \readwriter_controller_pin_ui__rw_cipo__dq_oen$next \pin_ctrl_ui__readwrite__rw_cipo__dq_oen
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_controller_pin_ui__rw_cipo__dq_oen$next 1'0
    end
  end
  process $group_53
    assign \readwriter_controller_pin_ui__rw_cipo__read_active$next \readwriter_controller_pin_ui__rw_cipo__read_active
    assign \readwriter_controller_pin_ui__rw_cipo__read_active$next \pin_ctrl_ui__readwrite__rw_cipo__read_active
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_controller_pin_ui__rw_cipo__read_active$next 1'0
    end
  end
  process $group_54
    assign \readwriter_controller_pin_ui__rw_cipo__a$next \readwriter_controller_pin_ui__rw_cipo__a
    assign \readwriter_controller_pin_ui__rw_cipo__a$next \pin_ctrl_ui__readwrite__rw_cipo__a
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_controller_pin_ui__rw_cipo__a$next 13'0000000000000
    end
  end
  process $group_55
    assign \readwriter_controller_pin_ui__rw_cipo__ba$next \readwriter_controller_pin_ui__rw_cipo__ba
    assign \readwriter_controller_pin_ui__rw_cipo__ba$next \pin_ctrl_ui__readwrite__rw_cipo__ba
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_controller_pin_ui__rw_cipo__ba$next 2'00
    end
  end
  process $group_56
    assign \readwriter_controller_pin_ui__rw_cipo__addr$next \readwriter_controller_pin_ui__rw_cipo__addr
    assign \readwriter_controller_pin_ui__rw_cipo__addr$next \pin_ctrl_ui__readwrite__rw_cipo__addr
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readwriter_controller_pin_ui__rw_cipo__addr$next 22'0000000000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:263"
  wire width 1 \srcfifo_r_level_high_enough_to_burstread
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:263"
  wire width 1 \srcfifo_r_level_high_enough_to_burstread$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:273"
  wire width 1 $47
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:273"
  cell $gt $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_src_r_level
    connect \B 5'10000
    connect \Y $47
  end
  process $group_57
    assign \srcfifo_r_level_high_enough_to_burstread$next \srcfifo_r_level_high_enough_to_burstread
    assign \srcfifo_r_level_high_enough_to_burstread$next $47
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \srcfifo_r_level_high_enough_to_burstread$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:265"
  wire width 1 \ram_wont_overfill
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:265"
  wire width 1 \ram_wont_overfill$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:274"
  wire width 1 $49
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:274"
  cell $lt $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 22
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 22'1111111111111111101111
    connect \Y $49
  end
  process $group_58
    assign \ram_wont_overfill$next \ram_wont_overfill
    assign \ram_wont_overfill$next $49
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ram_wont_overfill$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:266"
  wire width 1 \using_ram
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:266"
  wire width 1 \using_ram$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:275"
  wire width 1 $51
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:275"
  cell $ne $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 1'0
    connect \Y $51
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:275"
  wire width 1 $53
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:275"
  cell $or $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_control__request_to_store_data_in_ram
    connect \B $51
    connect \Y $53
  end
  process $group_59
    assign \using_ram$next \using_ram
    assign \using_ram$next $53
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \using_ram$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:262"
  wire width 1 \next_srcfifo_readable_to_sdram
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:262"
  wire width 1 \next_srcfifo_readable_to_sdram$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:279"
  wire width 1 $55
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:279"
  cell $and $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \srcfifo_r_level_high_enough_to_burstread
    connect \B \ram_wont_overfill
    connect \Y $55
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:279"
  wire width 1 $57
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:279"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $55
    connect \B \using_ram
    connect \Y $57
  end
  process $group_60
    assign \next_srcfifo_readable_to_sdram$next \next_srcfifo_readable_to_sdram
    assign \next_srcfifo_readable_to_sdram$next $57
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \next_srcfifo_readable_to_sdram$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:269"
  wire width 1 \ram_wont_overread
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:269"
  wire width 1 \ram_wont_overread$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:283"
  wire width 1 $59
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:283"
  cell $ge $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_control__words_stored_in_ram
    connect \B 5'10000
    connect \Y $59
  end
  process $group_61
    assign \ram_wont_overread$next \ram_wont_overread
    assign \ram_wont_overread$next $59
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \ram_wont_overread$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:270"
  wire width 1 \dstfifo_w_space_enough
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:270"
  wire width 1 \dstfifo_w_space_enough$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:284"
  wire width 7 $61
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:284"
  cell $sub $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A 6'100000
    connect \B \fifo_dst_r_level
    connect \Y $61
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:284"
  wire width 1 $63
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:284"
  cell $ge $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $61
    connect \B 6'101010
    connect \Y $63
  end
  process $group_62
    assign \dstfifo_w_space_enough$next \dstfifo_w_space_enough
    assign \dstfifo_w_space_enough$next $63
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \dstfifo_w_space_enough$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:268"
  wire width 1 \next_dstfifo_writeable_from_sdram
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:268"
  wire width 1 \next_dstfifo_writeable_from_sdram$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:287"
  wire width 1 $65
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:287"
  cell $and $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_wont_overread
    connect \B \dstfifo_w_space_enough
    connect \Y $65
  end
  process $group_63
    assign \next_dstfifo_writeable_from_sdram$next \next_dstfifo_writeable_from_sdram
    assign \next_dstfifo_writeable_from_sdram$next $65
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \next_dstfifo_writeable_from_sdram$next 1'0
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:346"
  wire width 2 $67
  attribute \init 3'000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:297"
  wire width 3 \burst_index
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:297"
  wire width 3 \burst_index$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:346"
  wire width 1 $68
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:346"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $68
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:346"
  cell $mux $70
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $68
    connect \Y $67
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:417"
  wire width 2 $71
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:417"
  wire width 1 $72
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:417"
  cell $eq $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $72
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:417"
  cell $mux $74
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'01
    connect \S $72
    connect \Y $71
  end
  process $group_64
    assign \rw_ui__rw_copi__task$next \rw_ui__rw_copi__task
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
        switch { \refresher_ui__initialised }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
          case 1'1
            assign \rw_ui__rw_copi__task$next 2'00
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        assign \rw_ui__rw_copi__task$next $67
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        assign \rw_ui__rw_copi__task$next $71
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_ui__rw_copi__task$next 2'00
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:368"
  wire width 23 $75
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:368"
  wire width 23 $76
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:368"
  cell $add $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 23
    connect \A \fifo_control__w_next_addr
    connect \B 1'1
    connect \Y $76
  end
  connect $75 $76
  process $group_65
    assign \fifo_control__w_next_addr$next \fifo_control__w_next_addr
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
        switch { \refresher_ui__initialised }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
          case 1'1
            assign \fifo_control__w_next_addr$next 22'0000000000000000000000
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        assign \fifo_control__w_next_addr$next $75 [21:0]
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_control__w_next_addr$next 22'0000000000000000000000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:432"
  wire width 23 $78
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:432"
  wire width 23 $79
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:432"
  cell $add $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 22
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 23
    connect \A \fifo_control__r_next_addr
    connect \B 1'1
    connect \Y $79
  end
  connect $78 $79
  process $group_66
    assign \fifo_control__r_next_addr$next \fifo_control__r_next_addr
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
        switch { \refresher_ui__initialised }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
          case 1'1
            assign \fifo_control__r_next_addr$next 22'0000000000000000000000
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        assign \fifo_control__r_next_addr$next $78 [21:0]
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_control__r_next_addr$next 22'0000000000000000000000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  wire width 4 $81
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  cell $add $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $81
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  wire width 1 $83
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  cell $eq $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $81
    connect \B 4'1000
    connect \Y $83
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:298"
  wire width 1 \numburst_index
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:298"
  wire width 1 \numburst_index$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  wire width 2 $85
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  cell $add $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $85
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  wire width 1 $87
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  cell $eq $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $85
    connect \B 2'10
    connect \Y $87
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:384"
  wire width 1 $89
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:264"
  wire width 1 \too_busy_to_refresh
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:384"
  cell $not $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \too_busy_to_refresh
    connect \Y $89
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:384"
  wire width 1 $91
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:384"
  cell $and $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refresher_ui__request_to_refresh_soon
    connect \B $89
    connect \Y $91
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:388"
  wire width 1 $93
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:388"
  cell $not $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $93
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  wire width 4 $95
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  cell $add $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $95
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  wire width 1 $97
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  cell $eq $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $95
    connect \B 4'1000
    connect \Y $97
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  wire width 2 $99
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  cell $add $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $99
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  wire width 1 $101
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  cell $eq $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $99
    connect \B 2'10
    connect \Y $101
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:445"
  wire width 1 $103
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:445"
  cell $not $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \too_busy_to_refresh
    connect \Y $103
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:445"
  wire width 1 $105
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:445"
  cell $and $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refresher_ui__request_to_refresh_soon
    connect \B $103
    connect \Y $105
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:449"
  wire width 1 $107
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:449"
  cell $not $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $107
  end
  process $group_67
    assign \fifo_controller_fsm_state$next \fifo_controller_fsm_state
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
        switch { \refresher_ui__initialised }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:301"
          case 1'1
            assign \fifo_controller_fsm_state$next 3'001
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:319"
        switch { \refresher_ui__refresh_in_progress \refresher_ui__request_to_refresh_soon }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:319"
          case 2'-1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:323"
          case 2'1-
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:327"
          case
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:329"
            switch { \next_srcfifo_readable_to_sdram }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:329"
              case 1'1
                assign \fifo_controller_fsm_state$next 3'010
            end
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:333"
            switch { \next_dstfifo_writeable_from_sdram }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:333"
              case 1'1
                assign \fifo_controller_fsm_state$next 3'011
            end
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
        switch { $83 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
          case 1'1
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
            switch { $87 }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
              case 1'1
                attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:384"
                switch { $91 }
                  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:384"
                  case 1'1
                    assign \fifo_controller_fsm_state$next 3'001
                  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:387"
                  case
                    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:388"
                    switch { $93 }
                      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:388"
                      case 1'1
                        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:391"
                        switch { \next_dstfifo_writeable_from_sdram }
                          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:391"
                          case 1'1
                            assign \fifo_controller_fsm_state$next 3'011
                          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:393"
                          case
                            assign \fifo_controller_fsm_state$next 3'001
                        end
                    end
                end
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:399"
              case
            end
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:402"
          case
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
        switch { $97 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
          case 1'1
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
            switch { $101 }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
              case 1'1
                attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:445"
                switch { $105 }
                  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:445"
                  case 1'1
                    assign \fifo_controller_fsm_state$next 3'001
                  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:448"
                  case
                    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:449"
                    switch { $107 }
                      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:449"
                      case 1'1
                        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:452"
                        switch { \next_srcfifo_readable_to_sdram }
                          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:452"
                          case 1'1
                            assign \fifo_controller_fsm_state$next 3'010
                          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:454"
                          case
                            assign \fifo_controller_fsm_state$next 3'001
                        end
                    end
                end
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:460"
              case
            end
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:463"
          case
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_controller_fsm_state$next 3'000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:320"
  wire width 1 $109
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:320"
  cell $not $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rw_ui__in_progress
    connect \Y $109
  end
  process $group_68
    assign \refresher_ui__enable_refresh$next \refresher_ui__enable_refresh
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:319"
        switch { \refresher_ui__refresh_in_progress \refresher_ui__request_to_refresh_soon }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:319"
          case 2'-1
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:320"
            switch { $109 }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:320"
              case 1'1
                assign \refresher_ui__enable_refresh$next 1'1
            end
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:323"
          case 2'1-
            assign \refresher_ui__enable_refresh$next 1'0
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:327"
          case
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresher_ui__enable_refresh$next 1'0
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:349"
  wire width 1 $111
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:349"
  cell $eq $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $111
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:420"
  wire width 1 $113
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:420"
  cell $eq $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $113
  end
  process $group_69
    assign \rw_ui__rw_copi__addr$next \rw_ui__rw_copi__addr
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:349"
        switch { $111 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:349"
          case 1'1
            assign \rw_ui__rw_copi__addr$next \fifo_control__w_next_addr
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:352"
          case
            assign \rw_ui__rw_copi__addr$next 22'0000000000000000000000
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:420"
        switch { $113 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:420"
          case 1'1
            assign \rw_ui__rw_copi__addr$next \fifo_control__r_next_addr
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:422"
          case
            assign \rw_ui__rw_copi__addr$next 22'0000000000000000000000
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_ui__rw_copi__addr$next 22'0000000000000000000000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:357"
  wire width 1 \srcfifo_error
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:358"
  wire width 1 $115
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:358"
  cell $not $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_src_r_rdy
    connect \Y $115
  end
  process $group_70
    assign \srcfifo_error 1'0
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:358"
        switch { $115 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:358"
          case 1'1
            assign \srcfifo_error 1'1
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
  end
  process $group_71
    assign \rw_ui__rw_copi__w_data$next \rw_ui__rw_copi__w_data
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        assign \rw_ui__rw_copi__w_data$next \fifo_src_r_data
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_ui__rw_copi__w_data$next 16'0000000000000000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  wire width 4 $117
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  cell $add $118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $117
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  wire width 1 $119
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  cell $eq $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $117
    connect \B 4'1000
    connect \Y $119
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:403"
  wire width 4 $121
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:403"
  wire width 4 $122
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:403"
  cell $add $123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $122
  end
  connect $121 $122
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  wire width 4 $124
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  cell $add $125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $124
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  wire width 1 $126
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  cell $eq $127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $124
    connect \B 4'1000
    connect \Y $126
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:464"
  wire width 4 $128
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:464"
  wire width 4 $129
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:464"
  cell $add $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $129
  end
  connect $128 $129
  process $group_72
    assign \burst_index$next \burst_index
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
        switch { $119 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
          case 1'1
            assign \burst_index$next 3'000
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:402"
          case
            assign \burst_index$next $121 [2:0]
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
        switch { $126 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
          case 1'1
            assign \burst_index$next 3'000
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:463"
          case
            assign \burst_index$next $128 [2:0]
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \burst_index$next 3'000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  wire width 4 $131
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  cell $add $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $131
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  wire width 1 $133
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
  cell $eq $134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $131
    connect \B 4'1000
    connect \Y $133
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  wire width 2 $135
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  cell $add $136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $135
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  wire width 1 $137
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
  cell $eq $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $135
    connect \B 2'10
    connect \Y $137
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:400"
  wire width 2 $139
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:400"
  wire width 2 $140
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:400"
  cell $add $141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $140
  end
  connect $139 $140
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  wire width 4 $142
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  cell $add $143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $142
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  wire width 1 $144
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
  cell $eq $145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $142
    connect \B 4'1000
    connect \Y $144
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  wire width 2 $146
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  cell $add $147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $146
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  wire width 1 $148
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
  cell $eq $149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $146
    connect \B 2'10
    connect \Y $148
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:461"
  wire width 2 $150
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:461"
  wire width 2 $151
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:461"
  cell $add $152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $151
  end
  connect $150 $151
  process $group_73
    assign \numburst_index$next \numburst_index
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:295"
    switch \fifo_controller_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:300"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:312"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:345"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
        switch { $133 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:376"
          case 1'1
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
            switch { $137 }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:379"
              case 1'1
                assign \numburst_index$next 1'0
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:399"
              case
                assign \numburst_index$next $139 [0]
            end
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:402"
          case
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:407"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
        switch { $144 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:437"
          case 1'1
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
            switch { $148 }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:440"
              case 1'1
                assign \numburst_index$next 1'0
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:460"
              case
                assign \numburst_index$next $150 [0]
            end
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:463"
          case
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:470"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \numburst_index$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_0$next
  process $group_74
    assign \debug_flag_0$next \debug_flag_0
    assign \debug_flag_0$next \debug_flag_0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \nsync_rst
      case 1'1
        assign \debug_flag_0$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_1
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_1$next
  process $group_75
    assign \debug_flag_1$next \debug_flag_1
    assign \debug_flag_1$next \debug_flag_1
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \nsync_rst
      case 1'1
        assign \debug_flag_1$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_2
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_2$next
  process $group_76
    assign \debug_flag_2$next \debug_flag_2
    assign \debug_flag_2$next \debug_flag_2
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \nsync_rst
      case 1'1
        assign \debug_flag_2$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_3
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_3$next
  process $group_77
    assign \debug_flag_3$next \debug_flag_3
    assign \debug_flag_3$next \debug_flag_3
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \nsync_rst
      case 1'1
        assign \debug_flag_3$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_4
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_4$next
  process $group_78
    assign \debug_flag_4$next \debug_flag_4
    assign \debug_flag_4$next \debug_flag_4
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \nsync_rst
      case 1'1
        assign \debug_flag_4$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_5
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:816"
  wire width 1 \debug_flag_5$next
  process $group_79
    assign \debug_flag_5$next \debug_flag_5
    assign \debug_flag_5$next \debug_flag_5
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \nsync_rst
      case 1'1
        assign \debug_flag_5$next 1'0
    end
  end
  cell $dff $153
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \fifo_control__words_stored_in_ram$next
    connect \Q \fifo_control__words_stored_in_ram
  end
  cell $dff $154
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \readwriter_ui__rw_copi__task$next
    connect \Q \readwriter_ui__rw_copi__task
  end
  cell $dff $155
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \readwriter_ui__rw_copi__addr$next
    connect \Q \readwriter_ui__rw_copi__addr
  end
  cell $dff $156
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \readwriter_ui__rw_copi__w_data$next
    connect \Q \readwriter_ui__rw_copi__w_data
  end
  cell $dff $157
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \rw_ui__r_cipo__read_active$next
    connect \Q \rw_ui__r_cipo__read_active
  end
  cell $dff $158
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \rw_ui__r_cipo__addr$next
    connect \Q \rw_ui__r_cipo__addr
  end
  cell $dff $159
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \rw_ui__r_cipo__r_data$next
    connect \Q \rw_ui__r_cipo__r_data
  end
  cell $dff $160
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \rw_ui__in_progress$next
    connect \Q \rw_ui__in_progress
  end
  cell $dff $161
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \fifo_router_fsm_state$next
    connect \Q \fifo_router_fsm_state
  end
  cell $dff $162
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__bus_is_refresh_not_readwrite$next
    connect \Q \pin_ctrl_ui__bus_is_refresh_not_readwrite
  end
  cell $dff $163
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__cmd$next
    connect \Q \pin_ctrl_ui__refresh__cmd
  end
  cell $dff $164
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__clk_en$next
    connect \Q \pin_ctrl_ui__refresh__clk_en
  end
  cell $dff $165
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__dqm$next
    connect \Q \pin_ctrl_ui__refresh__dqm
  end
  cell $dff $166
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__rw_copi__dq$next
    connect \Q \pin_ctrl_ui__refresh__rw_copi__dq
  end
  cell $dff $167
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__rw_copi__dq_oen$next
    connect \Q \pin_ctrl_ui__refresh__rw_copi__dq_oen
  end
  cell $dff $168
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__rw_copi__read_active$next
    connect \Q \pin_ctrl_ui__refresh__rw_copi__read_active
  end
  cell $dff $169
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__rw_copi__a$next
    connect \Q \pin_ctrl_ui__refresh__rw_copi__a
  end
  cell $dff $170
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__rw_copi__ba$next
    connect \Q \pin_ctrl_ui__refresh__rw_copi__ba
  end
  cell $dff $171
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__refresh__rw_copi__addr$next
    connect \Q \pin_ctrl_ui__refresh__rw_copi__addr
  end
  cell $dff $172
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \refresher_controller_pin_ui__rw_cipo__dq$next
    connect \Q \refresher_controller_pin_ui__rw_cipo__dq
  end
  cell $dff $173
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \refresher_controller_pin_ui__rw_cipo__dq_oen$next
    connect \Q \refresher_controller_pin_ui__rw_cipo__dq_oen
  end
  cell $dff $174
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \refresher_controller_pin_ui__rw_cipo__read_active$next
    connect \Q \refresher_controller_pin_ui__rw_cipo__read_active
  end
  cell $dff $175
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \refresher_controller_pin_ui__rw_cipo__a$next
    connect \Q \refresher_controller_pin_ui__rw_cipo__a
  end
  cell $dff $176
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \refresher_controller_pin_ui__rw_cipo__ba$next
    connect \Q \refresher_controller_pin_ui__rw_cipo__ba
  end
  cell $dff $177
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \refresher_controller_pin_ui__rw_cipo__addr$next
    connect \Q \refresher_controller_pin_ui__rw_cipo__addr
  end
  cell $dff $178
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__cmd$next
    connect \Q \pin_ctrl_ui__readwrite__cmd
  end
  cell $dff $179
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__clk_en$next
    connect \Q \pin_ctrl_ui__readwrite__clk_en
  end
  cell $dff $180
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__dqm$next
    connect \Q \pin_ctrl_ui__readwrite__dqm
  end
  cell $dff $181
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__rw_copi__dq$next
    connect \Q \pin_ctrl_ui__readwrite__rw_copi__dq
  end
  cell $dff $182
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next
    connect \Q \pin_ctrl_ui__readwrite__rw_copi__dq_oen
  end
  cell $dff $183
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__rw_copi__read_active$next
    connect \Q \pin_ctrl_ui__readwrite__rw_copi__read_active
  end
  cell $dff $184
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__rw_copi__a$next
    connect \Q \pin_ctrl_ui__readwrite__rw_copi__a
  end
  cell $dff $185
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__rw_copi__ba$next
    connect \Q \pin_ctrl_ui__readwrite__rw_copi__ba
  end
  cell $dff $186
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \pin_ctrl_ui__readwrite__rw_copi__addr$next
    connect \Q \pin_ctrl_ui__readwrite__rw_copi__addr
  end
  cell $dff $187
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \readwriter_controller_pin_ui__rw_cipo__dq$next
    connect \Q \readwriter_controller_pin_ui__rw_cipo__dq
  end
  cell $dff $188
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \readwriter_controller_pin_ui__rw_cipo__dq_oen$next
    connect \Q \readwriter_controller_pin_ui__rw_cipo__dq_oen
  end
  cell $dff $189
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \readwriter_controller_pin_ui__rw_cipo__read_active$next
    connect \Q \readwriter_controller_pin_ui__rw_cipo__read_active
  end
  cell $dff $190
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \sdram_clk
    connect \D \readwriter_controller_pin_ui__rw_cipo__a$next
    connect \Q \readwriter_controller_pin_ui__rw_cipo__a
  end
  cell $dff $191
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \readwriter_controller_pin_ui__rw_cipo__ba$next
    connect \Q \readwriter_controller_pin_ui__rw_cipo__ba
  end
  cell $dff $192
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \readwriter_controller_pin_ui__rw_cipo__addr$next
    connect \Q \readwriter_controller_pin_ui__rw_cipo__addr
  end
  cell $dff $193
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \srcfifo_r_level_high_enough_to_burstread$next
    connect \Q \srcfifo_r_level_high_enough_to_burstread
  end
  cell $dff $194
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ram_wont_overfill$next
    connect \Q \ram_wont_overfill
  end
  cell $dff $195
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \using_ram$next
    connect \Q \using_ram
  end
  cell $dff $196
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \next_srcfifo_readable_to_sdram$next
    connect \Q \next_srcfifo_readable_to_sdram
  end
  cell $dff $197
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \ram_wont_overread$next
    connect \Q \ram_wont_overread
  end
  cell $dff $198
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \dstfifo_w_space_enough$next
    connect \Q \dstfifo_w_space_enough
  end
  cell $dff $199
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \next_dstfifo_writeable_from_sdram$next
    connect \Q \next_dstfifo_writeable_from_sdram
  end
  cell $dff $200
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \sdram_clk
    connect \D \rw_ui__rw_copi__task$next
    connect \Q \rw_ui__rw_copi__task
  end
  cell $dff $201
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \fifo_control__w_next_addr$next
    connect \Q \fifo_control__w_next_addr
  end
  cell $dff $202
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \fifo_control__r_next_addr$next
    connect \Q \fifo_control__r_next_addr
  end
  cell $dff $203
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \fifo_controller_fsm_state$next
    connect \Q \fifo_controller_fsm_state
  end
  cell $dff $204
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \refresher_ui__enable_refresh$next
    connect \Q \refresher_ui__enable_refresh
  end
  cell $dff $205
    parameter \CLK_POLARITY 1
    parameter \WIDTH 22
    connect \CLK \sdram_clk
    connect \D \rw_ui__rw_copi__addr$next
    connect \Q \rw_ui__rw_copi__addr
  end
  cell $dff $206
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \rw_ui__rw_copi__w_data$next
    connect \Q \rw_ui__rw_copi__w_data
  end
  cell $dff $207
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \burst_index$next
    connect \Q \burst_index
  end
  cell $dff $208
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \numburst_index$next
    connect \Q \numburst_index
  end
  cell $dff $209
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \nsync_clk
    connect \D \debug_flag_0$next
    connect \Q \debug_flag_0
  end
  cell $dff $210
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \nsync_clk
    connect \D \debug_flag_1$next
    connect \Q \debug_flag_1
  end
  cell $dff $211
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \nsync_clk
    connect \D \debug_flag_2$next
    connect \Q \debug_flag_2
  end
  cell $dff $212
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \nsync_clk
    connect \D \debug_flag_3$next
    connect \Q \debug_flag_3
  end
  cell $dff $213
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \nsync_clk
    connect \D \debug_flag_4$next
    connect \Q \debug_flag_4
  end
  cell $dff $214
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \nsync_clk
    connect \D \debug_flag_5$next
    connect \Q \debug_flag_5
  end
  connect \nsync_rst 1'0
  connect \too_busy_to_refresh 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.tb"
module \tb
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 0 \rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 input 2 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 4 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 5 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 6 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 7 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 8 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 9 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 output 10 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 11 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 12 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 14 \sdram_0__dq__i
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 \sdram_rst
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 \interface_fifo_ui_fifo__w_rdy
  attribute \init 1'0
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 \interface_fifo_ui_fifo__w_en
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 \interface_fifo_ui_fifo__w_en$next
  attribute \init 16'0000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 16 \interface_fifo_ui_fifo__w_data
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 16 \interface_fifo_ui_fifo__w_data$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 \interface_fifo_ui_fifo__r_en
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:69"
  wire width 1 \interface_fifo_ui_fifo__r_rdy
  cell \interface_fifo \interface_fifo
    connect \rst \rst
    connect \clk \clk
    connect \ui_fifo__w_rdy \interface_fifo_ui_fifo__w_rdy
    connect \ui_fifo__w_en \interface_fifo_ui_fifo__w_en
    connect \ui_fifo__w_data \interface_fifo_ui_fifo__w_data
    connect \ui_fifo__r_en \interface_fifo_ui_fifo__r_en
    connect \ui_fifo__r_rdy \interface_fifo_ui_fifo__r_rdy
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \sdram_0__clk__o \sdram_0__clk__o
    connect \sdram_0__clk_en__o \sdram_0__clk_en__o
    connect \sdram_0__dqm__o \sdram_0__dqm__o
    connect \sdram_0__cs__o \sdram_0__cs__o
    connect \sdram_0__we__o \sdram_0__we__o
    connect \sdram_0__ras__o \sdram_0__ras__o
    connect \sdram_0__cas__o \sdram_0__cas__o
    connect \sdram_0__a__o \sdram_0__a__o
    connect \sdram_0__ba__o \sdram_0__ba__o
    connect \sdram_0__dq__o \sdram_0__dq__o
    connect \sdram_0__dq__oe \sdram_0__dq__oe
    connect \sdram_0__dq__i \sdram_0__dq__i
  end
  attribute \init 3'000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:629"
  wire width 3 \testbench_fsm_state
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:629"
  wire width 3 \testbench_fsm_state$next
  attribute \init 16'0000000000000000
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:631"
  wire width 16 \write_counter
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:631"
  wire width 16 \write_counter$next
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  wire width 1 $1
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \write_counter
    connect \B 8'10100000
    connect \Y $1
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
  wire width 1 $3
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_counter
    connect \B 1'0
    connect \Y $3
  end
  process $group_0
    assign \testbench_fsm_state$next \testbench_fsm_state
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:629"
    switch \testbench_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:634"
      attribute \amaranth.decoding "INITIAL/0"
      case 3'000
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:636"
        switch { \interface_fifo_ui_fifo__w_rdy }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:636"
          case 1'1
            assign \testbench_fsm_state$next 3'001
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:639"
      attribute \amaranth.decoding "FILL_FIFOS/1"
      case 3'001
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
        switch { $1 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
          case 1'1
            assign \testbench_fsm_state$next 3'010
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:645"
          case
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:656"
      attribute \amaranth.decoding "READ_BACK_FIFOS/2"
      case 3'010
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
        switch { $3 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
          case 1'1
            assign \testbench_fsm_state$next 3'011
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:663"
          case
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:670"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:673"
      attribute \amaranth.decoding "DONE/3"
      case 3'011
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \testbench_fsm_state$next 3'000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  wire width 1 $5
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \write_counter
    connect \B 8'10100000
    connect \Y $5
  end
  process $group_1
    assign \interface_fifo_ui_fifo__w_en$next \interface_fifo_ui_fifo__w_en
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:629"
    switch \testbench_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:634"
      attribute \amaranth.decoding "INITIAL/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:639"
      attribute \amaranth.decoding "FILL_FIFOS/1"
      case 3'001
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
        switch { $5 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
          case 1'1
            assign \interface_fifo_ui_fifo__w_en$next 1'0
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:645"
          case
            assign \interface_fifo_ui_fifo__w_en$next \interface_fifo_ui_fifo__w_rdy
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:656"
      attribute \amaranth.decoding "READ_BACK_FIFOS/2"
      case 3'010
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:670"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:673"
      attribute \amaranth.decoding "DONE/3"
      case 3'011
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \interface_fifo_ui_fifo__w_en$next 1'0
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  wire width 1 $7
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \write_counter
    connect \B 8'10100000
    connect \Y $7
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:647"
  wire width 17 $9
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:647"
  wire width 17 $10
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:647"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \write_counter
    connect \B 1'1
    connect \Y $10
  end
  connect $9 $10
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:657"
  wire width 17 $12
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:657"
  wire width 17 $13
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:657"
  cell $sub $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \write_counter
    connect \B 1'1
    connect \Y $13
  end
  connect $12 $13
  process $group_2
    assign \write_counter$next \write_counter
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:629"
    switch \testbench_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:634"
      attribute \amaranth.decoding "INITIAL/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:639"
      attribute \amaranth.decoding "FILL_FIFOS/1"
      case 3'001
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
        switch { $7 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
          case 1'1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:645"
          case
            assign \write_counter$next $9 [15:0]
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:656"
      attribute \amaranth.decoding "READ_BACK_FIFOS/2"
      case 3'010
        assign \write_counter$next $12 [15:0]
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:670"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:673"
      attribute \amaranth.decoding "DONE/3"
      case 3'011
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \write_counter$next 16'0000000000000000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  wire width 1 $15
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \write_counter
    connect \B 8'10100000
    connect \Y $15
  end
  process $group_3
    assign \interface_fifo_ui_fifo__w_data$next \interface_fifo_ui_fifo__w_data
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:629"
    switch \testbench_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:634"
      attribute \amaranth.decoding "INITIAL/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:639"
      attribute \amaranth.decoding "FILL_FIFOS/1"
      case 3'001
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
        switch { $15 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:641"
          case 1'1
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:645"
          case
            attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:648"
            switch { \interface_fifo_ui_fifo__w_rdy }
              attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:648"
              case 1'1
                assign \interface_fifo_ui_fifo__w_data$next \write_counter
            end
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:656"
      attribute \amaranth.decoding "READ_BACK_FIFOS/2"
      case 3'010
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:670"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:673"
      attribute \amaranth.decoding "DONE/3"
      case 3'011
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \interface_fifo_ui_fifo__w_data$next 16'0000000000000000
    end
  end
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
  wire width 1 $17
  attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
  cell $eq $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_counter
    connect \B 1'0
    connect \Y $17
  end
  process $group_4
    assign \interface_fifo_ui_fifo__r_en 1'0
    attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:629"
    switch \testbench_fsm_state
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:634"
      attribute \amaranth.decoding "INITIAL/0"
      case 3'000
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:639"
      attribute \amaranth.decoding "FILL_FIFOS/1"
      case 3'001
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:656"
      attribute \amaranth.decoding "READ_BACK_FIFOS/2"
      case 3'010
        attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
        switch { $17 }
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:659"
          case 1'1
            assign \interface_fifo_ui_fifo__r_en 1'0
          attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:663"
          case
            assign \interface_fifo_ui_fifo__r_en \interface_fifo_ui_fifo__r_rdy
        end
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:670"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
      attribute \src "amaram/sdram_n_fifo_interface/interface_fifo.py:673"
      attribute \amaranth.decoding "DONE/3"
      case 3'011
    end
  end
  cell $dff $19
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \sdram_clk
    connect \D \testbench_fsm_state$next
    connect \Q \testbench_fsm_state
  end
  cell $dff $20
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sdram_clk
    connect \D \interface_fifo_ui_fifo__w_en$next
    connect \Q \interface_fifo_ui_fifo__w_en
  end
  cell $dff $21
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \write_counter$next
    connect \Q \write_counter
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \sdram_clk
    connect \D \interface_fifo_ui_fifo__w_data$next
    connect \Q \interface_fifo_ui_fifo__w_data
  end
  connect \sdram_rst 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_0"
module \pin_led_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_0__o
  cell \OB \led_0_0
    connect \I \led_0__o
    connect \O \led_0__io
  end
  connect \led_0__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_1"
module \pin_led_1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_1__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_1__o
  cell \OB \led_1_0
    connect \I \led_1__o
    connect \O \led_1__io
  end
  connect \led_1__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_2"
module \pin_led_2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_2__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_2__o
  cell \OB \led_2_0
    connect \I \led_2__o
    connect \O \led_2__io
  end
  connect \led_2__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_3"
module \pin_led_3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_3__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_3__o
  cell \OB \led_3_0
    connect \I \led_3__o
    connect \O \led_3__io
  end
  connect \led_3__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_4"
module \pin_led_4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_4__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_4__o
  cell \OB \led_4_0
    connect \I \led_4__o
    connect \O \led_4__io
  end
  connect \led_4__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_5"
module \pin_led_5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_5__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_5__o
  cell \OB \led_5_0
    connect \I \led_5__o
    connect \O \led_5__io
  end
  connect \led_5__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_6"
module \pin_led_6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_6__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_6__o
  cell \OB \led_6_0
    connect \I \led_6__o
    connect \O \led_6__io
  end
  connect \led_6__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_7"
module \pin_led_7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \led_7__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_7__o
  cell \OB \led_7_0
    connect \I \led_7__o
    connect \O \led_7__io
  end
  connect \led_7__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__en"
module \pin_esp32_spi_0__en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \esp32_spi_0__en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \esp32_spi_0__en__io
  cell \OB \esp32_spi_0__en_0
    connect \I \esp32_spi_0__en__o
    connect \O \esp32_spi_0__en__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__tx"
module \pin_esp32_spi_0__tx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \esp32_spi_0__tx__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \esp32_spi_0__tx__io
  cell \OB \esp32_spi_0__tx_0
    connect \I \esp32_spi_0__tx__o
    connect \O \esp32_spi_0__tx__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__rx"
module \pin_esp32_spi_0__rx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \esp32_spi_0__rx__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \esp32_spi_0__rx__io
  cell \IB \esp32_spi_0__rx_0
    connect \I \esp32_spi_0__rx__io
    connect \O \esp32_spi_0__rx__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio0"
module \pin_esp32_spi_0__gpio0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \esp32_spi_0__gpio0__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \esp32_spi_0__gpio0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio0__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \esp32_spi_0__gpio0__oe
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio0__i
  cell \BB \esp32_spi_0__gpio0_0
    connect \T { $1 }
    connect \I \esp32_spi_0__gpio0__o
    connect \O \esp32_spi_0__gpio0__i
    connect \B \esp32_spi_0__gpio0__io
  end
  connect \esp32_spi_0__gpio0__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio4_copi"
module \pin_esp32_spi_0__gpio4_copi
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 0 \esp32_spi_0__gpio4_copi__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio4_copi__i
  cell \IB \esp32_spi_0__gpio4_copi_0
    connect \I \esp32_spi_0__gpio4_copi__io
    connect \O \esp32_spi_0__gpio4_copi__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio5_cs"
module \pin_esp32_spi_0__gpio5_cs
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 0 \esp32_spi_0__gpio5_cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464"
  wire width 1 \esp32_spi_0__gpio5_cs__i_n
  cell \IB \esp32_spi_0__gpio5_cs_0
    connect \I \esp32_spi_0__gpio5_cs__io
    connect \O \esp32_spi_0__gpio5_cs__i_n
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio5_cs__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \esp32_spi_0__gpio5_cs__i_n
    connect \Y $1
  end
  process $group_0
    assign \esp32_spi_0__gpio5_cs__i 1'0
    assign \esp32_spi_0__gpio5_cs__i $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio12_cipo"
module \pin_esp32_spi_0__gpio12_cipo
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 0 \esp32_spi_0__gpio12_cipo__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio12_cipo__o
  cell \OB \esp32_spi_0__gpio12_cipo_0
    connect \I \esp32_spi_0__gpio12_cipo__o
    connect \O \esp32_spi_0__gpio12_cipo__io
  end
  connect \esp32_spi_0__gpio12_cipo__o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio16_sclk"
module \pin_esp32_spi_0__gpio16_sclk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 0 \esp32_spi_0__gpio16_sclk__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio16_sclk__i
  cell \IB \esp32_spi_0__gpio16_sclk_0
    connect \I \esp32_spi_0__gpio16_sclk__io
    connect \O \esp32_spi_0__gpio16_sclk__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__rx"
module \pin_uart_0__rx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \uart_0__rx__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \uart_0__rx__io
  cell \IB \uart_0__rx_0
    connect \I \uart_0__rx__io
    connect \O \uart_0__rx__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__tx"
module \pin_uart_0__tx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \uart_0__tx__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \uart_0__tx__io
  cell \OB \uart_0__tx_0
    connect \I \uart_0__tx__o
    connect \O \uart_0__tx__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__rts"
module \pin_uart_0__rts
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \uart_0__rts__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \uart_0__rts__io
  cell \IB \uart_0__rts_0
    connect \I \uart_0__rts__io
    connect \O \uart_0__rts__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__dtr"
module \pin_uart_0__dtr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \uart_0__dtr__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \uart_0__dtr__io
  cell \IB \uart_0__dtr_0
    connect \I \uart_0__dtr__io
    connect \O \uart_0__dtr__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_pwr_0"
module \pin_button_pwr_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_pwr_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_pwr_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464"
  wire width 1 \button_pwr_0__i_n
  cell \IB \button_pwr_0_0
    connect \I \button_pwr_0__io
    connect \O \button_pwr_0__i_n
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \button_pwr_0__i_n
    connect \Y $1
  end
  process $group_0
    assign \button_pwr_0__i 1'0
    assign \button_pwr_0__i $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_fire_0"
module \pin_button_fire_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_fire_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_fire_0__io
  cell \IB \button_fire_0_0
    connect \I \button_fire_0__io
    connect \O \button_fire_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_fire_1"
module \pin_button_fire_1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_fire_1__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_fire_1__io
  cell \IB \button_fire_1_0
    connect \I \button_fire_1__io
    connect \O \button_fire_1__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_up_0"
module \pin_button_up_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_up_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_up_0__io
  cell \IB \button_up_0_0
    connect \I \button_up_0__io
    connect \O \button_up_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_down_0"
module \pin_button_down_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_down_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_down_0__io
  cell \IB \button_down_0_0
    connect \I \button_down_0__io
    connect \O \button_down_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_left_0"
module \pin_button_left_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_left_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_left_0__io
  cell \IB \button_left_0_0
    connect \I \button_left_0__io
    connect \O \button_left_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_right_0"
module \pin_button_right_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_right_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_right_0__io
  cell \IB \button_right_0_0
    connect \I \button_right_0__io
    connect \O \button_right_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__clk"
module \pin_sdram_0__clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__clk__io
  cell \OB \sdram_0__clk_0
    connect \I \sdram_0__clk__o
    connect \O \sdram_0__clk__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__clk_en"
module \pin_sdram_0__clk_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__clk_en__io
  cell \OB \sdram_0__clk_en_0
    connect \I \sdram_0__clk_en__o
    connect \O \sdram_0__clk_en__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__cs"
module \pin_sdram_0__cs
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__cs__o_n
  cell \OB \sdram_0__cs_0
    connect \I \sdram_0__cs__o_n
    connect \O \sdram_0__cs__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__cs__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__cs__o_n 1'0
    assign \sdram_0__cs__o_n $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__we"
module \pin_sdram_0__we
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__we__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__we__o_n
  cell \OB \sdram_0__we_0
    connect \I \sdram_0__we__o_n
    connect \O \sdram_0__we__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__we__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__we__o_n 1'0
    assign \sdram_0__we__o_n $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__ras"
module \pin_sdram_0__ras
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__ras__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__ras__o_n
  cell \OB \sdram_0__ras_0
    connect \I \sdram_0__ras__o_n
    connect \O \sdram_0__ras__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__ras__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__ras__o_n 1'0
    assign \sdram_0__ras__o_n $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__cas"
module \pin_sdram_0__cas
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__cas__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__cas__o_n
  cell \OB \sdram_0__cas_0
    connect \I \sdram_0__cas__o_n
    connect \O \sdram_0__cas__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__cas__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__cas__o_n 1'0
    assign \sdram_0__cas__o_n $1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__ba"
module \pin_sdram_0__ba
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 input 0 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 1 \sdram_0__ba__io
  cell \OB \sdram_0__ba_0
    connect \I \sdram_0__ba__o [0]
    connect \O \sdram_0__ba__io [0]
  end
  cell \OB \sdram_0__ba_1
    connect \I \sdram_0__ba__o [1]
    connect \O \sdram_0__ba__io [1]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__a"
module \pin_sdram_0__a
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 input 0 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 13 output 1 \sdram_0__a__io
  cell \OB \sdram_0__a_0
    connect \I \sdram_0__a__o [0]
    connect \O \sdram_0__a__io [0]
  end
  cell \OB \sdram_0__a_1
    connect \I \sdram_0__a__o [1]
    connect \O \sdram_0__a__io [1]
  end
  cell \OB \sdram_0__a_2
    connect \I \sdram_0__a__o [2]
    connect \O \sdram_0__a__io [2]
  end
  cell \OB \sdram_0__a_3
    connect \I \sdram_0__a__o [3]
    connect \O \sdram_0__a__io [3]
  end
  cell \OB \sdram_0__a_4
    connect \I \sdram_0__a__o [4]
    connect \O \sdram_0__a__io [4]
  end
  cell \OB \sdram_0__a_5
    connect \I \sdram_0__a__o [5]
    connect \O \sdram_0__a__io [5]
  end
  cell \OB \sdram_0__a_6
    connect \I \sdram_0__a__o [6]
    connect \O \sdram_0__a__io [6]
  end
  cell \OB \sdram_0__a_7
    connect \I \sdram_0__a__o [7]
    connect \O \sdram_0__a__io [7]
  end
  cell \OB \sdram_0__a_8
    connect \I \sdram_0__a__o [8]
    connect \O \sdram_0__a__io [8]
  end
  cell \OB \sdram_0__a_9
    connect \I \sdram_0__a__o [9]
    connect \O \sdram_0__a__io [9]
  end
  cell \OB \sdram_0__a_10
    connect \I \sdram_0__a__o [10]
    connect \O \sdram_0__a__io [10]
  end
  cell \OB \sdram_0__a_11
    connect \I \sdram_0__a__o [11]
    connect \O \sdram_0__a__io [11]
  end
  cell \OB \sdram_0__a_12
    connect \I \sdram_0__a__o [12]
    connect \O \sdram_0__a__io [12]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__dq"
module \pin_sdram_0__dq
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 0 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 2 \sdram_0__dq__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 16 inout 3 \sdram_0__dq__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $4
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $6
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $10
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $22
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $26
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $28
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $30
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $32
  end
  connect $1 { $2 $4 $6 $8 $10 $12 $14 $16 $18 $20 $22 $24 $26 $28 $30 $32 }
  cell \BB \sdram_0__dq_0
    connect \T $1 [0]
    connect \I \sdram_0__dq__o [0]
    connect \O \sdram_0__dq__i [0]
    connect \B \sdram_0__dq__io [0]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $35
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $35
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $37
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $37
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $39
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $39
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $41
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $41
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $43
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $43
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $45
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $45
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $47
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $47
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $49
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $49
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $51
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $51
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $53
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $53
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $55
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $55
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $57
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $57
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $59
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $59
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $61
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $61
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $63
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $63
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $65
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $65
  end
  connect $34 { $35 $37 $39 $41 $43 $45 $47 $49 $51 $53 $55 $57 $59 $61 $63 $65 }
  cell \BB \sdram_0__dq_1
    connect \T $34 [1]
    connect \I \sdram_0__dq__o [1]
    connect \O \sdram_0__dq__i [1]
    connect \B \sdram_0__dq__io [1]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $67
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $68
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $68
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $70
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $70
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $72
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $72
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $74
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $74
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $76
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $76
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $78
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $78
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $80
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $80
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $82
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $82
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $84
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $84
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $86
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $86
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $88
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $88
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $90
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $90
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $92
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $92
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $94
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $94
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $96
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $96
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $98
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $98
  end
  connect $67 { $68 $70 $72 $74 $76 $78 $80 $82 $84 $86 $88 $90 $92 $94 $96 $98 }
  cell \BB \sdram_0__dq_2
    connect \T $67 [2]
    connect \I \sdram_0__dq__o [2]
    connect \O \sdram_0__dq__i [2]
    connect \B \sdram_0__dq__io [2]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $100
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $101
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $101
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $103
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $103
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $105
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $105
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $107
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $107
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $109
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $109
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $111
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $111
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $113
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $113
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $115
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $115
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $117
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $117
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $119
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $119
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $121
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $121
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $123
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $123
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $125
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $125
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $127
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $127
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $129
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $129
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $131
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $131
  end
  connect $100 { $101 $103 $105 $107 $109 $111 $113 $115 $117 $119 $121 $123 $125 $127 $129 $131 }
  cell \BB \sdram_0__dq_3
    connect \T $100 [3]
    connect \I \sdram_0__dq__o [3]
    connect \O \sdram_0__dq__i [3]
    connect \B \sdram_0__dq__io [3]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $133
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $134
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $134
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $136
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $136
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $138
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $138
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $140
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $140
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $142
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $142
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $144
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $144
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $146
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $146
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $148
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $148
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $150
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $150
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $152
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $152
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $154
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $154
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $156
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $156
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $158
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $158
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $160
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $160
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $162
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $162
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $164
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $164
  end
  connect $133 { $134 $136 $138 $140 $142 $144 $146 $148 $150 $152 $154 $156 $158 $160 $162 $164 }
  cell \BB \sdram_0__dq_4
    connect \T $133 [4]
    connect \I \sdram_0__dq__o [4]
    connect \O \sdram_0__dq__i [4]
    connect \B \sdram_0__dq__io [4]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $166
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $167
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $167
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $169
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $169
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $171
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $171
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $173
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $173
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $175
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $175
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $177
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $177
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $179
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $179
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $181
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $181
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $183
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $183
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $185
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $185
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $187
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $187
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $189
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $189
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $191
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $191
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $193
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $193
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $195
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $195
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $197
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $197
  end
  connect $166 { $167 $169 $171 $173 $175 $177 $179 $181 $183 $185 $187 $189 $191 $193 $195 $197 }
  cell \BB \sdram_0__dq_5
    connect \T $166 [5]
    connect \I \sdram_0__dq__o [5]
    connect \O \sdram_0__dq__i [5]
    connect \B \sdram_0__dq__io [5]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $199
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $200
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $200
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $202
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $202
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $204
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $204
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $206
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $206
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $208
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $208
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $210
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $210
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $212
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $212
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $214
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $214
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $216
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $216
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $218
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $218
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $220
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $220
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $222
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $222
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $224
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $224
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $226
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $226
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $228
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $228
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $230
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $230
  end
  connect $199 { $200 $202 $204 $206 $208 $210 $212 $214 $216 $218 $220 $222 $224 $226 $228 $230 }
  cell \BB \sdram_0__dq_6
    connect \T $199 [6]
    connect \I \sdram_0__dq__o [6]
    connect \O \sdram_0__dq__i [6]
    connect \B \sdram_0__dq__io [6]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $232
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $233
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $233
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $235
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $235
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $237
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $237
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $239
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $239
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $241
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $241
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $243
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $243
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $245
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $245
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $247
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $247
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $249
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $249
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $251
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $251
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $253
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $253
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $255
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $255
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $257
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $257
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $259
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $259
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $261
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $261
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $263
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $263
  end
  connect $232 { $233 $235 $237 $239 $241 $243 $245 $247 $249 $251 $253 $255 $257 $259 $261 $263 }
  cell \BB \sdram_0__dq_7
    connect \T $232 [7]
    connect \I \sdram_0__dq__o [7]
    connect \O \sdram_0__dq__i [7]
    connect \B \sdram_0__dq__io [7]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $265
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $266
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $266
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $268
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $268
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $270
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $270
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $272
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $272
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $274
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $274
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $276
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $276
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $278
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $278
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $280
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $280
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $282
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $282
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $284
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $284
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $286
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $286
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $288
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $288
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $290
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $290
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $292
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $292
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $294
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $294
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $296
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $296
  end
  connect $265 { $266 $268 $270 $272 $274 $276 $278 $280 $282 $284 $286 $288 $290 $292 $294 $296 }
  cell \BB \sdram_0__dq_8
    connect \T $265 [8]
    connect \I \sdram_0__dq__o [8]
    connect \O \sdram_0__dq__i [8]
    connect \B \sdram_0__dq__io [8]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $298
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $299
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $299
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $301
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $301
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $303
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $303
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $305
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $305
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $307
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $307
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $309
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $309
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $311
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $311
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $313
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $313
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $315
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $315
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $317
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $317
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $319
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $319
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $321
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $321
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $323
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $323
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $325
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $325
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $327
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $327
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $329
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $329
  end
  connect $298 { $299 $301 $303 $305 $307 $309 $311 $313 $315 $317 $319 $321 $323 $325 $327 $329 }
  cell \BB \sdram_0__dq_9
    connect \T $298 [9]
    connect \I \sdram_0__dq__o [9]
    connect \O \sdram_0__dq__i [9]
    connect \B \sdram_0__dq__io [9]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $331
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $332
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $332
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $334
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $334
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $336
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $336
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $338
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $338
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $340
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $340
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $342
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $342
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $344
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $344
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $346
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $346
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $348
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $348
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $350
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $350
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $352
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $352
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $354
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $354
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $356
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $356
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $358
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $358
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $360
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $360
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $362
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $362
  end
  connect $331 { $332 $334 $336 $338 $340 $342 $344 $346 $348 $350 $352 $354 $356 $358 $360 $362 }
  cell \BB \sdram_0__dq_10
    connect \T $331 [10]
    connect \I \sdram_0__dq__o [10]
    connect \O \sdram_0__dq__i [10]
    connect \B \sdram_0__dq__io [10]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $364
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $365
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $365
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $367
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $367
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $369
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $369
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $371
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $371
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $373
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $373
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $375
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $375
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $377
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $377
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $379
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $379
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $381
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $381
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $383
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $383
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $385
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $385
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $387
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $387
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $389
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $389
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $391
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $391
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $393
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $393
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $395
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $395
  end
  connect $364 { $365 $367 $369 $371 $373 $375 $377 $379 $381 $383 $385 $387 $389 $391 $393 $395 }
  cell \BB \sdram_0__dq_11
    connect \T $364 [11]
    connect \I \sdram_0__dq__o [11]
    connect \O \sdram_0__dq__i [11]
    connect \B \sdram_0__dq__io [11]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $397
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $398
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $398
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $400
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $400
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $402
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $402
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $404
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $404
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $406
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $406
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $408
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $408
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $410
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $410
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $412
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $412
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $414
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $414
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $416
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $416
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $418
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $418
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $420
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $420
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $422
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $422
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $424
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $424
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $426
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $426
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $428
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $428
  end
  connect $397 { $398 $400 $402 $404 $406 $408 $410 $412 $414 $416 $418 $420 $422 $424 $426 $428 }
  cell \BB \sdram_0__dq_12
    connect \T $397 [12]
    connect \I \sdram_0__dq__o [12]
    connect \O \sdram_0__dq__i [12]
    connect \B \sdram_0__dq__io [12]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $430
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $431
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $431
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $433
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $433
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $435
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $435
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $437
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $437
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $439
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $439
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $441
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $441
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $443
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $443
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $445
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $445
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $447
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $447
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $449
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $449
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $451
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $451
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $453
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $453
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $455
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $455
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $457
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $457
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $459
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $459
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $461
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $461
  end
  connect $430 { $431 $433 $435 $437 $439 $441 $443 $445 $447 $449 $451 $453 $455 $457 $459 $461 }
  cell \BB \sdram_0__dq_13
    connect \T $430 [13]
    connect \I \sdram_0__dq__o [13]
    connect \O \sdram_0__dq__i [13]
    connect \B \sdram_0__dq__io [13]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $463
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $464
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $464
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $466
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $466
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $468
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $468
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $470
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $470
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $472
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $472
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $474
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $474
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $476
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $476
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $478
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $478
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $480
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $480
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $482
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $482
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $484
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $484
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $486
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $486
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $488
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $488
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $490
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $490
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $492
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $492
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $494
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $494
  end
  connect $463 { $464 $466 $468 $470 $472 $474 $476 $478 $480 $482 $484 $486 $488 $490 $492 $494 }
  cell \BB \sdram_0__dq_14
    connect \T $463 [14]
    connect \I \sdram_0__dq__o [14]
    connect \O \sdram_0__dq__i [14]
    connect \B \sdram_0__dq__io [14]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $496
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $497
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $497
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $499
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $499
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $501
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $501
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $503
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $503
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $505
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $505
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $507
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $507
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $509
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $509
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $511
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $511
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $513
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $513
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $515
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $515
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $517
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $517
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $519
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $519
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $521
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $521
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $523
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $523
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $525
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $525
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $527
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $527
  end
  connect $496 { $497 $499 $501 $503 $505 $507 $509 $511 $513 $515 $517 $519 $521 $523 $525 $527 }
  cell \BB \sdram_0__dq_15
    connect \T $496 [15]
    connect \I \sdram_0__dq__o [15]
    connect \O \sdram_0__dq__i [15]
    connect \B \sdram_0__dq__io [15]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__dqm"
module \pin_sdram_0__dqm
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 input 0 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 1 \sdram_0__dqm__io
  cell \OB \sdram_0__dqm_0
    connect \I \sdram_0__dqm__o [0]
    connect \O \sdram_0__dqm__io [0]
  end
  cell \OB \sdram_0__dqm_1
    connect \I \sdram_0__dqm__o [1]
    connect \O \sdram_0__dqm__io [1]
  end
end
attribute \generator "Amaranth"
attribute \top 1
attribute \amaranth.hierarchy "top"
module \top
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \esp32_spi_0__gpio0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 16 inout 1 \sdram_0__dq__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 2 \led_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 3 \led_1__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 4 \led_2__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 5 \led_3__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 6 \led_4__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 7 \led_5__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 8 \led_6__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 9 \led_7__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 10 \esp32_spi_0__en__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 11 \esp32_spi_0__tx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 12 \esp32_spi_0__rx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 13 \esp32_spi_0__gpio4_copi__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 14 \esp32_spi_0__gpio5_cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 15 \esp32_spi_0__gpio12_cipo__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 16 \esp32_spi_0__gpio16_sclk__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 17 \uart_0__rx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 18 \uart_0__tx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 19 \uart_0__rts__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 20 \uart_0__dtr__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 21 \clk25_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 22 \button_pwr_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 23 \button_fire_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 24 \button_fire_1__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 25 \button_up_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 26 \button_down_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 27 \button_left_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 28 \button_right_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 29 \sdram_0__clk__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 30 \sdram_0__clk_en__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 31 \sdram_0__cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 32 \sdram_0__we__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 33 \sdram_0__ras__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 34 \sdram_0__cas__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 35 \sdram_0__ba__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 13 output 36 \sdram_0__a__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 37 \sdram_0__dqm__io
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 \clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52"
  wire width 1 \rst
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30"
  wire width 1 \sync_1e6_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30"
  wire width 1 \sync_1e6_clk$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30"
  wire width 1 \sync_1e6_rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53"
  wire width 1 \ecp5pll_sdram_clk
  cell \ecp5pll \ecp5pll
    connect \clk \clk
    connect \clk25_0__io \clk25_0__io
    connect \sdram_clk \ecp5pll_sdram_clk
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__pwr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__pwr$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__fireA
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__fireA$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__fireB
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__fireB$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__up
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__up$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__down
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__down$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__left
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__left$next
  attribute \init 1'0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__right
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
  wire width 1 \i_button_ffsync_i_unsync_buttons__right$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94"
  wire width 1 \i_button_ffsync_i_buttons__pwr
  cell \i_button_ffsync \i_button_ffsync
    connect \i_unsync_buttons__pwr \i_button_ffsync_i_unsync_buttons__pwr
    connect \i_unsync_buttons__fireA \i_button_ffsync_i_unsync_buttons__fireA
    connect \i_unsync_buttons__fireB \i_button_ffsync_i_unsync_buttons__fireB
    connect \i_unsync_buttons__up \i_button_ffsync_i_unsync_buttons__up
    connect \i_unsync_buttons__down \i_button_ffsync_i_unsync_buttons__down
    connect \i_unsync_buttons__left \i_button_ffsync_i_unsync_buttons__left
    connect \i_unsync_buttons__right \i_button_ffsync_i_unsync_buttons__right
    connect \i_buttons__pwr \i_button_ffsync_i_buttons__pwr
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \tb_sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \tb_sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 \tb_sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \tb_sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \tb_sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \tb_sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \tb_sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 \tb_sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 \tb_sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 \tb_sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \tb_sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 \tb_sdram_0__dq__i
  cell \tb \tb
    connect \rst \rst
    connect \clk \clk
    connect \sdram_clk \ecp5pll_sdram_clk
    connect \sdram_0__clk__o \tb_sdram_0__clk__o
    connect \sdram_0__clk_en__o \tb_sdram_0__clk_en__o
    connect \sdram_0__dqm__o \tb_sdram_0__dqm__o
    connect \sdram_0__cs__o \tb_sdram_0__cs__o
    connect \sdram_0__we__o \tb_sdram_0__we__o
    connect \sdram_0__ras__o \tb_sdram_0__ras__o
    connect \sdram_0__cas__o \tb_sdram_0__cas__o
    connect \sdram_0__a__o \tb_sdram_0__a__o
    connect \sdram_0__ba__o \tb_sdram_0__ba__o
    connect \sdram_0__dq__o \tb_sdram_0__dq__o
    connect \sdram_0__dq__oe \tb_sdram_0__dq__oe
    connect \sdram_0__dq__i \tb_sdram_0__dq__i
  end
  cell \pin_led_0 \pin_led_0
    connect \led_0__io \led_0__io
  end
  cell \pin_led_1 \pin_led_1
    connect \led_1__io \led_1__io
  end
  cell \pin_led_2 \pin_led_2
    connect \led_2__io \led_2__io
  end
  cell \pin_led_3 \pin_led_3
    connect \led_3__io \led_3__io
  end
  cell \pin_led_4 \pin_led_4
    connect \led_4__io \led_4__io
  end
  cell \pin_led_5 \pin_led_5
    connect \led_5__io \led_5__io
  end
  cell \pin_led_6 \pin_led_6
    connect \led_6__io \led_6__io
  end
  cell \pin_led_7 \pin_led_7
    connect \led_7__io \led_7__io
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__en_esp32_spi_0__en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__en_esp32_spi_0__en__o$next
  cell \pin_esp32_spi_0__en \pin_esp32_spi_0__en
    connect \esp32_spi_0__en__o \pin_esp32_spi_0__en_esp32_spi_0__en__o
    connect \esp32_spi_0__en__io \esp32_spi_0__en__io
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__tx_esp32_spi_0__tx__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next
  cell \pin_esp32_spi_0__tx \pin_esp32_spi_0__tx
    connect \esp32_spi_0__tx__o \pin_esp32_spi_0__tx_esp32_spi_0__tx__o
    connect \esp32_spi_0__tx__io \esp32_spi_0__tx__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__rx_esp32_spi_0__rx__i
  cell \pin_esp32_spi_0__rx \pin_esp32_spi_0__rx
    connect \esp32_spi_0__rx__i \pin_esp32_spi_0__rx_esp32_spi_0__rx__i
    connect \esp32_spi_0__rx__io \esp32_spi_0__rx__io
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next
  cell \pin_esp32_spi_0__gpio0 \pin_esp32_spi_0__gpio0
    connect \esp32_spi_0__gpio0__o \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o
    connect \esp32_spi_0__gpio0__io \esp32_spi_0__gpio0__io
  end
  cell \pin_esp32_spi_0__gpio4_copi \pin_esp32_spi_0__gpio4_copi
    connect \esp32_spi_0__gpio4_copi__io \esp32_spi_0__gpio4_copi__io
  end
  cell \pin_esp32_spi_0__gpio5_cs \pin_esp32_spi_0__gpio5_cs
    connect \esp32_spi_0__gpio5_cs__io \esp32_spi_0__gpio5_cs__io
  end
  cell \pin_esp32_spi_0__gpio12_cipo \pin_esp32_spi_0__gpio12_cipo
    connect \esp32_spi_0__gpio12_cipo__io \esp32_spi_0__gpio12_cipo__io
  end
  cell \pin_esp32_spi_0__gpio16_sclk \pin_esp32_spi_0__gpio16_sclk
    connect \esp32_spi_0__gpio16_sclk__io \esp32_spi_0__gpio16_sclk__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__rx_uart_0__rx__i
  cell \pin_uart_0__rx \pin_uart_0__rx
    connect \uart_0__rx__i \pin_uart_0__rx_uart_0__rx__i
    connect \uart_0__rx__io \uart_0__rx__io
  end
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__tx_uart_0__tx__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__tx_uart_0__tx__o$next
  cell \pin_uart_0__tx \pin_uart_0__tx
    connect \uart_0__tx__o \pin_uart_0__tx_uart_0__tx__o
    connect \uart_0__tx__io \uart_0__tx__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__rts_uart_0__rts__i
  cell \pin_uart_0__rts \pin_uart_0__rts
    connect \uart_0__rts__i \pin_uart_0__rts_uart_0__rts__i
    connect \uart_0__rts__io \uart_0__rts__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__dtr_uart_0__dtr__i
  cell \pin_uart_0__dtr \pin_uart_0__dtr
    connect \uart_0__dtr__i \pin_uart_0__dtr_uart_0__dtr__i
    connect \uart_0__dtr__io \uart_0__dtr__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_pwr_0_button_pwr_0__i
  cell \pin_button_pwr_0 \pin_button_pwr_0
    connect \button_pwr_0__i \pin_button_pwr_0_button_pwr_0__i
    connect \button_pwr_0__io \button_pwr_0__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_fire_0_button_fire_0__i
  cell \pin_button_fire_0 \pin_button_fire_0
    connect \button_fire_0__i \pin_button_fire_0_button_fire_0__i
    connect \button_fire_0__io \button_fire_0__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_fire_1_button_fire_1__i
  cell \pin_button_fire_1 \pin_button_fire_1
    connect \button_fire_1__i \pin_button_fire_1_button_fire_1__i
    connect \button_fire_1__io \button_fire_1__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_up_0_button_up_0__i
  cell \pin_button_up_0 \pin_button_up_0
    connect \button_up_0__i \pin_button_up_0_button_up_0__i
    connect \button_up_0__io \button_up_0__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_down_0_button_down_0__i
  cell \pin_button_down_0 \pin_button_down_0
    connect \button_down_0__i \pin_button_down_0_button_down_0__i
    connect \button_down_0__io \button_down_0__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_left_0_button_left_0__i
  cell \pin_button_left_0 \pin_button_left_0
    connect \button_left_0__i \pin_button_left_0_button_left_0__i
    connect \button_left_0__io \button_left_0__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_right_0_button_right_0__i
  cell \pin_button_right_0 \pin_button_right_0
    connect \button_right_0__i \pin_button_right_0_button_right_0__i
    connect \button_right_0__io \button_right_0__io
  end
  cell \pin_sdram_0__clk \pin_sdram_0__clk
    connect \sdram_0__clk__o \tb_sdram_0__clk__o
    connect \sdram_0__clk__io \sdram_0__clk__io
  end
  cell \pin_sdram_0__clk_en \pin_sdram_0__clk_en
    connect \sdram_0__clk_en__o \tb_sdram_0__clk_en__o
    connect \sdram_0__clk_en__io \sdram_0__clk_en__io
  end
  cell \pin_sdram_0__cs \pin_sdram_0__cs
    connect \sdram_0__cs__o \tb_sdram_0__cs__o
    connect \sdram_0__cs__io \sdram_0__cs__io
  end
  cell \pin_sdram_0__we \pin_sdram_0__we
    connect \sdram_0__we__o \tb_sdram_0__we__o
    connect \sdram_0__we__io \sdram_0__we__io
  end
  cell \pin_sdram_0__ras \pin_sdram_0__ras
    connect \sdram_0__ras__o \tb_sdram_0__ras__o
    connect \sdram_0__ras__io \sdram_0__ras__io
  end
  cell \pin_sdram_0__cas \pin_sdram_0__cas
    connect \sdram_0__cas__o \tb_sdram_0__cas__o
    connect \sdram_0__cas__io \sdram_0__cas__io
  end
  cell \pin_sdram_0__ba \pin_sdram_0__ba
    connect \sdram_0__ba__o \tb_sdram_0__ba__o
    connect \sdram_0__ba__io \sdram_0__ba__io
  end
  cell \pin_sdram_0__a \pin_sdram_0__a
    connect \sdram_0__a__o \tb_sdram_0__a__o
    connect \sdram_0__a__io \sdram_0__a__io
  end
  cell \pin_sdram_0__dq \pin_sdram_0__dq
    connect \sdram_0__dq__o \tb_sdram_0__dq__o
    connect \sdram_0__dq__oe \tb_sdram_0__dq__oe
    connect \sdram_0__dq__i \tb_sdram_0__dq__i
    connect \sdram_0__dq__io \sdram_0__dq__io
  end
  cell \pin_sdram_0__dqm \pin_sdram_0__dqm
    connect \sdram_0__dqm__o \tb_sdram_0__dqm__o
    connect \sdram_0__dqm__io \sdram_0__dqm__io
  end
  attribute \init 4'0000
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:34"
  wire width 4 \clk_counter
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:34"
  wire width 4 \clk_counter$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36"
  wire width 5 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36"
  wire width 5 $2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36"
  cell $add $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \clk_counter
    connect \B 1'1
    connect \Y $2
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36"
  wire width 5 $4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36"
  wire width 1 $5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \clk_counter
    connect \B 4'1011
    connect \Y $5
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36"
  cell $mux $7
    parameter \WIDTH 5
    connect \A $2
    connect \B 5'00000
    connect \S $5
    connect \Y $4
  end
  connect $1 $4
  process $group_0
    assign \clk_counter$next \clk_counter
    assign \clk_counter$next $1 [3:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \clk_counter$next 4'0000
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37"
  wire width 1 $8
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sync_1e6_clk
    connect \Y $8
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37"
  wire width 1 $10
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37"
  wire width 1 $11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_counter
    connect \B 1'0
    connect \Y $11
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37"
  cell $mux $13
    parameter \WIDTH 1
    connect \A \sync_1e6_clk
    connect \B $8
    connect \S $11
    connect \Y $10
  end
  process $group_1
    assign \sync_1e6_clk$next \sync_1e6_clk
    assign \sync_1e6_clk$next $10
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \sync_1e6_clk$next 1'0
    end
  end
  process $group_2
    assign \i_button_ffsync_i_unsync_buttons__pwr$next \i_button_ffsync_i_unsync_buttons__pwr
    assign \i_button_ffsync_i_unsync_buttons__pwr$next { \pin_button_pwr_0_button_pwr_0__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sync_1e6_rst
      case 1'1
        assign \i_button_ffsync_i_unsync_buttons__pwr$next 1'0
    end
  end
  process $group_3
    assign \i_button_ffsync_i_unsync_buttons__fireA$next \i_button_ffsync_i_unsync_buttons__fireA
    assign \i_button_ffsync_i_unsync_buttons__fireA$next { \pin_button_fire_0_button_fire_0__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sync_1e6_rst
      case 1'1
        assign \i_button_ffsync_i_unsync_buttons__fireA$next 1'0
    end
  end
  process $group_4
    assign \i_button_ffsync_i_unsync_buttons__fireB$next \i_button_ffsync_i_unsync_buttons__fireB
    assign \i_button_ffsync_i_unsync_buttons__fireB$next { \pin_button_fire_1_button_fire_1__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sync_1e6_rst
      case 1'1
        assign \i_button_ffsync_i_unsync_buttons__fireB$next 1'0
    end
  end
  process $group_5
    assign \i_button_ffsync_i_unsync_buttons__up$next \i_button_ffsync_i_unsync_buttons__up
    assign \i_button_ffsync_i_unsync_buttons__up$next { \pin_button_up_0_button_up_0__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sync_1e6_rst
      case 1'1
        assign \i_button_ffsync_i_unsync_buttons__up$next 1'0
    end
  end
  process $group_6
    assign \i_button_ffsync_i_unsync_buttons__down$next \i_button_ffsync_i_unsync_buttons__down
    assign \i_button_ffsync_i_unsync_buttons__down$next { \pin_button_down_0_button_down_0__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sync_1e6_rst
      case 1'1
        assign \i_button_ffsync_i_unsync_buttons__down$next 1'0
    end
  end
  process $group_7
    assign \i_button_ffsync_i_unsync_buttons__left$next \i_button_ffsync_i_unsync_buttons__left
    assign \i_button_ffsync_i_unsync_buttons__left$next { \pin_button_left_0_button_left_0__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sync_1e6_rst
      case 1'1
        assign \i_button_ffsync_i_unsync_buttons__left$next 1'0
    end
  end
  process $group_8
    assign \i_button_ffsync_i_unsync_buttons__right$next \i_button_ffsync_i_unsync_buttons__right
    assign \i_button_ffsync_i_unsync_buttons__right$next { \pin_button_right_0_button_right_0__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sync_1e6_rst
      case 1'1
        assign \i_button_ffsync_i_unsync_buttons__right$next 1'0
    end
  end
  process $group_9
    assign \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next \pin_esp32_spi_0__tx_esp32_spi_0__tx__o
    assign { \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next } { \pin_uart_0__rx_uart_0__rx__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next 1'0
    end
  end
  process $group_10
    assign \pin_uart_0__tx_uart_0__tx__o$next \pin_uart_0__tx_uart_0__tx__o
    assign { \pin_uart_0__tx_uart_0__tx__o$next } { \pin_esp32_spi_0__rx_esp32_spi_0__rx__i }
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \pin_uart_0__tx_uart_0__tx__o$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  wire width 1 $14
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__dtr_uart_0__dtr__i
    connect \B 1'1
    connect \Y $14
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  wire width 1 $16
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  cell $eq $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__rts_uart_0__rts__i
    connect \B 1'1
    connect \Y $16
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  wire width 1 $18
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  cell $and $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $14
    connect \B $16
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $22
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125"
  wire width 1 $24
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $20
    connect \B $22
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'1
    connect \Y $26
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $28
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128"
  wire width 1 $30
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $30
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $32
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'1
    connect \Y $34
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131"
  wire width 1 $36
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131"
  cell $and $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $32
    connect \B $34
    connect \Y $36
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:123"
  wire width 1 $38
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:123"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_button_ffsync_i_buttons__pwr
    connect \Y $38
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:123"
  wire width 1 $40
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:123"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $38
    connect \Y $40
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:126"
  wire width 1 $42
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:126"
  cell $not $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_button_ffsync_i_buttons__pwr
    connect \Y $42
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:126"
  wire width 1 $44
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:126"
  cell $and $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $42
    connect \Y $44
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:129"
  wire width 1 $46
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:129"
  cell $not $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_button_ffsync_i_buttons__pwr
    connect \Y $46
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:129"
  wire width 1 $48
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:129"
  cell $and $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $46
    connect \Y $48
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:132"
  wire width 1 $50
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:132"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_button_ffsync_i_buttons__pwr
    connect \Y $50
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:132"
  wire width 1 $52
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:132"
  cell $and $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $50
    connect \Y $52
  end
  process $group_11
    assign \pin_esp32_spi_0__en_esp32_spi_0__en__o$next \pin_esp32_spi_0__en_esp32_spi_0__en__o
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
    switch { $36 $30 $24 $18 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
      case 4'---1
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o$next } $40
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125"
      case 4'--1-
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o$next } $44
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128"
      case 4'-1--
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o$next } $48
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131"
      case 4'1---
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o$next } $52
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \pin_esp32_spi_0__en_esp32_spi_0__en__o$next 1'0
    end
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  wire width 1 $54
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  cell $eq $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__dtr_uart_0__dtr__i
    connect \B 1'1
    connect \Y $54
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  wire width 1 $56
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  cell $eq $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__rts_uart_0__rts__i
    connect \B 1'1
    connect \Y $56
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  wire width 1 $58
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
  cell $and $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B $56
    connect \Y $58
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $60
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $60
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $62
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $62
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125"
  wire width 1 $64
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125"
  cell $and $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $60
    connect \B $62
    connect \Y $64
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $66
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'1
    connect \Y $66
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $68
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $68
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128"
  wire width 1 $70
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128"
  cell $and $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $66
    connect \B $68
    connect \Y $70
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $72
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $72
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $74
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'1
    connect \Y $74
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131"
  wire width 1 $76
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131"
  cell $and $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $72
    connect \B $74
    connect \Y $76
  end
  process $group_12
    assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
    switch { $76 $70 $64 $58 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122"
      case 4'---1
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125"
      case 4'--1-
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128"
      case 4'-1--
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131"
      case 4'1---
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next 1'0
    end
  end
  cell $dff $78
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \clk_counter$next
    connect \Q \clk_counter
  end
  cell $dff $79
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sync_1e6_clk$next
    connect \Q \sync_1e6_clk
  end
  cell $dff $80
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next
    connect \Q \pin_esp32_spi_0__tx_esp32_spi_0__tx__o
  end
  cell $dff $81
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \pin_uart_0__tx_uart_0__tx__o$next
    connect \Q \pin_uart_0__tx_uart_0__tx__o
  end
  cell $dff $82
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \pin_esp32_spi_0__en_esp32_spi_0__en__o$next
    connect \Q \pin_esp32_spi_0__en_esp32_spi_0__en__o
  end
  cell $dff $83
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next
    connect \Q \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o
  end
  cell $dff $84
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sync_1e6_clk
    connect \D \i_button_ffsync_i_unsync_buttons__pwr$next
    connect \Q \i_button_ffsync_i_unsync_buttons__pwr
  end
  cell $dff $85
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sync_1e6_clk
    connect \D \i_button_ffsync_i_unsync_buttons__fireA$next
    connect \Q \i_button_ffsync_i_unsync_buttons__fireA
  end
  cell $dff $86
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sync_1e6_clk
    connect \D \i_button_ffsync_i_unsync_buttons__fireB$next
    connect \Q \i_button_ffsync_i_unsync_buttons__fireB
  end
  cell $dff $87
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sync_1e6_clk
    connect \D \i_button_ffsync_i_unsync_buttons__up$next
    connect \Q \i_button_ffsync_i_unsync_buttons__up
  end
  cell $dff $88
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sync_1e6_clk
    connect \D \i_button_ffsync_i_unsync_buttons__down$next
    connect \Q \i_button_ffsync_i_unsync_buttons__down
  end
  cell $dff $89
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sync_1e6_clk
    connect \D \i_button_ffsync_i_unsync_buttons__left$next
    connect \Q \i_button_ffsync_i_unsync_buttons__left
  end
  cell $dff $90
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \sync_1e6_clk
    connect \D \i_button_ffsync_i_unsync_buttons__right$next
    connect \Q \i_button_ffsync_i_unsync_buttons__right
  end
  connect \rst 1'0
  connect \sync_1e6_rst 1'0
end
