INFO: [VRFC 10-163] Analyzing VHDL file "D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
