{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 310 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 790 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 830 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 290 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 810 -defaultsOSRD
preplace port hdmi_tx -pg 1 -y 760 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 330 -defaultsOSRD
preplace port cam_iic -pg 1 -y 350 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 870 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 850 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 910 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 890 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 10 -y 780 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -y 640 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 9 -y 720 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 9 -y 370 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -y 890 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 10 -y 360 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 8 -y 770 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 10 -y 570 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 8 -y 550 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 11 -y 760 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 7 -y 370 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst rgb_change_0 -pg 1 -lvl 7 -y 540 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -y 440 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 710 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 10 -y 120 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -y 810 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -y 610 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 11 -y 370 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 11 1 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 6 950 540 NJ 540 1580J 580 1950J 640 NJ 640 NJ
preplace netloc dphy_data_hs_p_1 1 0 4 NJ 850 NJ 850 NJ 850 NJ
preplace netloc s_axil_clk_50 1 1 10 200 520 590 930 880 670 1260 890 NJ 890 NJ 890 2360 880 2760 560 3150J 640 3470
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 910 NJ 910 NJ 910 NJ
preplace netloc clk_wiz_0_locked 1 1 1 220
preplace netloc axi_vdma_0_s2mm_introut 1 9 1 3180
preplace netloc DVIClocking_0_SerialClk 1 7 4 2360 650 2750J 590 3130J 650 3470J
preplace netloc mm_clk_150 1 1 10 200J 710 NJ 710 NJ 710 1300 750 1600 560 1970 450 2330 670 2740 570 3170 480 3460
preplace netloc dphy_hs_clock_1 1 0 4 NJ 790 NJ 790 NJ 790 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 10 1 N
preplace netloc processing_system7_0_M_AXI_GP0 1 2 10 600 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 3970
preplace netloc axi_vdma_0_M_AXI_MM2S 1 9 1 3140
preplace netloc axi_mem_intercon_1_M00_AXI 1 10 1 N
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 8 1 2720
preplace netloc dphy_clk_lp_p_1 1 0 4 NJ 810 NJ 810 NJ 810 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 9 1 3160
preplace netloc v_tc_0_irq 1 9 1 3140
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 570 920 860J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 11 210 510 580J 690 870J 530 NJ 530 1610J 570 1970J 630 2340 460 2750J 500 NJ 500 3480J 510 3960
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 830 NJ 830 NJ 830 NJ
preplace netloc processing_system7_0_IIC_0 1 11 1 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 910
preplace netloc axi_mem_intercon_M00_AXI 1 10 1 3460
preplace netloc dphy_data_hs_n_1 1 0 4 NJ 870 NJ 870 NJ 870 NJ
preplace netloc rgb2dvi_0_TMDS 1 11 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 870
preplace netloc v_axi4s_vid_out_0_locked 1 10 1 3490
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 8 600 940 930 690 1250 760 1580 880 1980 780 2330 870 2780 580 3190
preplace netloc xlconcat_0_dout 1 10 1 3490
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 8 3 2790 910 NJ 910 3460
preplace netloc ref_clk_200 1 1 3 NJ 720 NJ 720 890
preplace netloc rgb_change_0_S00_AXI_Master 1 7 1 2320
preplace netloc processing_system7_0_FIXED_IO 1 11 1 NJ
preplace netloc AXI_GammaCorrection_0_AXI_Stream_Master 1 8 1 2730
preplace netloc clk_wiz_1_locked 1 4 3 1300 380 NJ 380 NJ
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 8 560 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 3200
preplace netloc axi_vdma_0_mm2s_introut 1 9 1 3200
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1290
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 3 1290 360 NJ 360 NJ
preplace netloc processing_system7_0_GPIO_0 1 11 1 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 5 900 720 1270J 740 NJ 740 NJ 740 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 920 590 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 12 20 630 210J 700 NJ 700 940 520 NJ 520 NJ 520 1950J 440 NJ 440 2770J 490 NJ 490 3500J 500 3970
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 1960
preplace netloc v_tc_0_vtiming_out 1 9 1 3150
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 6 860 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 9 1 3160
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1280
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 890 NJ 890 NJ 890 NJ
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 1590
preplace netloc DVIClocking_0_aLockedOut 1 7 1 2350
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 8 2 2710 860 NJ
preplace netloc PixelClk_Generator_clk_out1 1 7 4 2370 660 2750 850 3170 920 3500
levelinfo -pg 1 0 110 390 730 1100 1440 1780 2150 2540 2960 3330 3730 3990 -top 0 -bot 1060
",
}
{
   da_axi4_cnt: "1",
   da_clkrst_cnt: "2",
}
