<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="tp_fu_v2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test_top.fdo"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="top_cpu_6.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1434981432" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1434981432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435747036" xil_pn:in_ck="-2724805495453056533" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1435747036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_core.v"/>
      <outfile xil_pn:name="input_fifo.v"/>
      <outfile xil_pn:name="test_top.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_cpu_1.v"/>
      <outfile xil_pn:name="top_cpu_2.v"/>
      <outfile xil_pn:name="top_cpu_3.v"/>
      <outfile xil_pn:name="top_cpu_4.v"/>
      <outfile xil_pn:name="top_cpu_5.v"/>
      <outfile xil_pn:name="top_cpu_6.v"/>
      <outfile xil_pn:name="top_cpu_7.v"/>
      <outfile xil_pn:name="tp_fu.v"/>
    </transform>
    <transform xil_pn:end_ts="1434981717" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2668969582041607529" xil_pn:start_ts="1434981717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434981717" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-788845692208186515" xil_pn:start_ts="1434981717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434952304" xil_pn:in_ck="-2474684135078177846" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3076531565295234663" xil_pn:start_ts="1434952303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_32x512.ngc"/>
      <outfile xil_pn:name="fifo_32x512.v"/>
      <outfile xil_pn:name="ipcore_dir/input_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/input_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1435747036" xil_pn:in_ck="-2724805495453056533" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1435747036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_core.v"/>
      <outfile xil_pn:name="input_fifo.v"/>
      <outfile xil_pn:name="test_top.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_cpu_1.v"/>
      <outfile xil_pn:name="top_cpu_2.v"/>
      <outfile xil_pn:name="top_cpu_3.v"/>
      <outfile xil_pn:name="top_cpu_4.v"/>
      <outfile xil_pn:name="top_cpu_5.v"/>
      <outfile xil_pn:name="top_cpu_6.v"/>
      <outfile xil_pn:name="top_cpu_7.v"/>
      <outfile xil_pn:name="tp_fu.v"/>
    </transform>
    <transform xil_pn:end_ts="1435747038" xil_pn:in_ck="3873606925491821613" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7467018039074122700" xil_pn:start_ts="1435747036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="test_top.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1434950195" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-892678610156544562" xil_pn:start_ts="1434950195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434950196" xil_pn:in_ck="-2474684135078177846" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3076531565295234663" xil_pn:start_ts="1434950195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_32x512.ngc"/>
      <outfile xil_pn:name="fifo_32x512.v"/>
      <outfile xil_pn:name="ipcore_dir/input_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/input_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1434950196" xil_pn:in_ck="-236823476042837848" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1434950196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434950196" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4861304912705368374" xil_pn:start_ts="1434950196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434950196" xil_pn:in_ck="-236823476042837848" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1434950196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434950196" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-103707477100898575" xil_pn:start_ts="1434950196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435720483" xil_pn:in_ck="-8937902821679991851" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1814337873573001641" xil_pn:start_ts="1435720460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top.lso"/>
      <outfile xil_pn:name="top.ngc"/>
      <outfile xil_pn:name="top.ngr"/>
      <outfile xil_pn:name="top.prj"/>
      <outfile xil_pn:name="top.stx"/>
      <outfile xil_pn:name="top.syr"/>
      <outfile xil_pn:name="top.xst"/>
      <outfile xil_pn:name="top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
