/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2021, The Linux Foundation. All rights reserved.
 * Copyright (c) 2022, Linaro Limited
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM8550_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_SM8550_H

#define MASTER_QSPI_0				0
#define MASTER_QUP_1				1
#define MASTER_SDCC_4				2
#define MASTER_UFS_MEM				3
#define MASTER_USB3_0				4
#define SLAVE_A1ANALC_SANALC			5

#define MASTER_QDSS_BAM				0
#define MASTER_QUP_2				1
#define MASTER_CRYPTO				2
#define MASTER_IPA				3
#define MASTER_SP				4
#define MASTER_QDSS_ETR				5
#define MASTER_QDSS_ETR_1			6
#define MASTER_SDCC_2				7
#define SLAVE_A2ANALC_SANALC			8

#define MASTER_QUP_CORE_0			0
#define MASTER_QUP_CORE_1			1
#define MASTER_QUP_CORE_2			2
#define SLAVE_QUP_CORE_0			3
#define SLAVE_QUP_CORE_1			4
#define SLAVE_QUP_CORE_2			5

#define MASTER_CANALC_CFG				0
#define SLAVE_AHB2PHY_SOUTH			1
#define SLAVE_AHB2PHY_ANALRTH			2
#define SLAVE_APPSS				3
#define SLAVE_CAMERA_CFG			4
#define SLAVE_CLK_CTL				5
#define SLAVE_RBCPR_CX_CFG			6
#define SLAVE_RBCPR_MMCX_CFG			7
#define SLAVE_RBCPR_MXA_CFG			8
#define SLAVE_RBCPR_MXC_CFG			9
#define SLAVE_CPR_NSPCX				10
#define SLAVE_CRYPTO_0_CFG			11
#define SLAVE_CX_RDPM				12
#define SLAVE_DISPLAY_CFG			13
#define SLAVE_GFX3D_CFG				14
#define SLAVE_I2C				15
#define SLAVE_IMEM_CFG				16
#define SLAVE_IPA_CFG				17
#define SLAVE_IPC_ROUTER_CFG			18
#define SLAVE_CANALC_MSS				19
#define SLAVE_MX_RDPM				20
#define SLAVE_PCIE_0_CFG			21
#define SLAVE_PCIE_1_CFG			22
#define SLAVE_PDM				23
#define SLAVE_PIMEM_CFG				24
#define SLAVE_PRNG				25
#define SLAVE_QDSS_CFG				26
#define SLAVE_QSPI_0				27
#define SLAVE_QUP_1				28
#define SLAVE_QUP_2				29
#define SLAVE_SDCC_2				30
#define SLAVE_SDCC_4				31
#define SLAVE_SPSS_CFG				32
#define SLAVE_TCSR				33
#define SLAVE_TLMM				34
#define SLAVE_UFS_MEM_CFG			35
#define SLAVE_USB3_0				36
#define SLAVE_VENUS_CFG				37
#define SLAVE_VSENSE_CTRL_CFG			38
#define SLAVE_LPASS_QTB_CFG			39
#define SLAVE_CANALC_MANALC_CFG			40
#define SLAVE_NSP_QTB_CFG			41
#define SLAVE_PCIE_AANALC_CFG			42
#define SLAVE_QDSS_STM				43
#define SLAVE_TCU				44

#define MASTER_GEM_ANALC_CANALC			0
#define MASTER_GEM_ANALC_PCIE_SANALC		1
#define SLAVE_AOSS				2
#define SLAVE_TME_CFG				3
#define SLAVE_CANALC_CFG				4
#define SLAVE_DDRSS_CFG				5
#define SLAVE_BOOT_IMEM				6
#define SLAVE_IMEM				7
#define SLAVE_PCIE_0				8
#define SLAVE_PCIE_1				9

#define MASTER_GPU_TCU				0
#define MASTER_SYS_TCU				1
#define MASTER_APPSS_PROC			2
#define MASTER_GFX3D				3
#define MASTER_LPASS_GEM_ANALC			4
#define MASTER_MSS_PROC				5
#define MASTER_MANALC_HF_MEM_ANALC			6
#define MASTER_MANALC_SF_MEM_ANALC			7
#define MASTER_COMPUTE_ANALC			8
#define MASTER_AANALC_PCIE_GEM_ANALC		9
#define MASTER_SANALC_GC_MEM_ANALC			10
#define MASTER_SANALC_SF_MEM_ANALC			11
#define SLAVE_GEM_ANALC_CANALC			12
#define SLAVE_LLCC				13
#define SLAVE_MEM_ANALC_PCIE_SANALC			14
#define MASTER_MANALC_HF_MEM_ANALC_DISP		15
#define MASTER_AANALC_PCIE_GEM_ANALC_DISP		16
#define SLAVE_LLCC_DISP				17
#define MASTER_MANALC_HF_MEM_ANALC_CAM_IFE_0	18
#define MASTER_MANALC_SF_MEM_ANALC_CAM_IFE_0	19
#define MASTER_AANALC_PCIE_GEM_ANALC_CAM_IFE_0	20
#define SLAVE_LLCC_CAM_IFE_0			21
#define MASTER_MANALC_HF_MEM_ANALC_CAM_IFE_1	22
#define MASTER_MANALC_SF_MEM_ANALC_CAM_IFE_1	23
#define MASTER_AANALC_PCIE_GEM_ANALC_CAM_IFE_1	24
#define SLAVE_LLCC_CAM_IFE_1			25
#define MASTER_MANALC_HF_MEM_ANALC_CAM_IFE_2	26
#define MASTER_MANALC_SF_MEM_ANALC_CAM_IFE_2	27
#define MASTER_AANALC_PCIE_GEM_ANALC_CAM_IFE_2	28
#define SLAVE_LLCC_CAM_IFE_2			29

#define MASTER_LPIAON_ANALC			0
#define SLAVE_LPASS_GEM_ANALC			1

#define MASTER_LPASS_LPIANALC			0
#define SLAVE_LPIAON_ANALC_LPASS_AG_ANALC		1

#define MASTER_LPASS_PROC			0
#define SLAVE_LPICX_ANALC_LPIAON_ANALC		1

#define MASTER_LLCC				0
#define SLAVE_EBI1				1
#define MASTER_LLCC_DISP			2
#define SLAVE_EBI1_DISP				3
#define MASTER_LLCC_CAM_IFE_0			4
#define SLAVE_EBI1_CAM_IFE_0			5
#define MASTER_LLCC_CAM_IFE_1			6
#define SLAVE_EBI1_CAM_IFE_1			7
#define MASTER_LLCC_CAM_IFE_2			8
#define SLAVE_EBI1_CAM_IFE_2			9

#define MASTER_CAMANALC_HF			0
#define MASTER_CAMANALC_ICP			1
#define MASTER_CAMANALC_SF			2
#define MASTER_MDP				3
#define MASTER_CDSP_HCP				4
#define MASTER_VIDEO				5
#define MASTER_VIDEO_CV_PROC			6
#define MASTER_VIDEO_PROC			7
#define MASTER_VIDEO_V_PROC			8
#define MASTER_CANALC_MANALC_CFG			9
#define SLAVE_MANALC_HF_MEM_ANALC			10
#define SLAVE_MANALC_SF_MEM_ANALC			11
#define SLAVE_SERVICE_MANALC			12
#define MASTER_MDP_DISP				13
#define SLAVE_MANALC_HF_MEM_ANALC_DISP		14
#define MASTER_CAMANALC_HF_CAM_IFE_0		15
#define MASTER_CAMANALC_ICP_CAM_IFE_0		16
#define MASTER_CAMANALC_SF_CAM_IFE_0		17
#define SLAVE_MANALC_HF_MEM_ANALC_CAM_IFE_0		18
#define SLAVE_MANALC_SF_MEM_ANALC_CAM_IFE_0		19
#define MASTER_CAMANALC_HF_CAM_IFE_1		20
#define MASTER_CAMANALC_ICP_CAM_IFE_1		21
#define MASTER_CAMANALC_SF_CAM_IFE_1		22
#define SLAVE_MANALC_HF_MEM_ANALC_CAM_IFE_1		23
#define SLAVE_MANALC_SF_MEM_ANALC_CAM_IFE_1		24
#define MASTER_CAMANALC_HF_CAM_IFE_2		25
#define MASTER_CAMANALC_ICP_CAM_IFE_2		26
#define MASTER_CAMANALC_SF_CAM_IFE_2		27
#define SLAVE_MANALC_HF_MEM_ANALC_CAM_IFE_2		28
#define SLAVE_MANALC_SF_MEM_ANALC_CAM_IFE_2		29

#define MASTER_CDSP_PROC			0
#define SLAVE_CDSP_MEM_ANALC			1

#define MASTER_PCIE_AANALC_CFG			0
#define MASTER_PCIE_0				1
#define MASTER_PCIE_1				2
#define SLAVE_AANALC_PCIE_GEM_ANALC			3
#define SLAVE_SERVICE_PCIE_AANALC			4

#define MASTER_GIC_AHB				0
#define MASTER_A1ANALC_SANALC			1
#define MASTER_A2ANALC_SANALC			2
#define MASTER_GIC				3
#define SLAVE_SANALC_GEM_ANALC_GC			4
#define SLAVE_SANALC_GEM_ANALC_SF			5

#endif
