# DigitalSystems_StateMachine
This is the fifth project of the Digital System course at the university and it is about state machines. In this project, I have implemented two sequence detectors using SystemVerilog HDL(Hardware Description Language) and then I have synthesized them. 
