<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - arch/amd64/amd64/identcpu.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">arch/amd64/amd64</a> - identcpu.c<span style="font-size: 80%;"> (source / <a href="identcpu.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">428</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">11</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*      $OpenBSD: identcpu.c,v 1.108 2018/08/24 06:25:40 jsg Exp $      */</a>
<span class="lineNum">       2 </span>            : /*      $NetBSD: identcpu.c,v 1.1 2003/04/26 18:39:28 fvdl Exp $        */
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : /*
<span class="lineNum">       5 </span>            :  * Copyright (c) 2003 Wasabi Systems, Inc.
<span class="lineNum">       6 </span>            :  * All rights reserved.
<span class="lineNum">       7 </span>            :  *
<span class="lineNum">       8 </span>            :  * Written by Frank van der Linden for Wasabi Systems, Inc.
<span class="lineNum">       9 </span>            :  *
<span class="lineNum">      10 </span>            :  * Redistribution and use in source and binary forms, with or without
<span class="lineNum">      11 </span>            :  * modification, are permitted provided that the following conditions
<span class="lineNum">      12 </span>            :  * are met:
<span class="lineNum">      13 </span>            :  * 1. Redistributions of source code must retain the above copyright
<span class="lineNum">      14 </span>            :  *    notice, this list of conditions and the following disclaimer.
<span class="lineNum">      15 </span>            :  * 2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      16 </span>            :  *    notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      17 </span>            :  *    documentation and/or other materials provided with the distribution.
<span class="lineNum">      18 </span>            :  * 3. All advertising materials mentioning features or use of this software
<span class="lineNum">      19 </span>            :  *    must display the following acknowledgement:
<span class="lineNum">      20 </span>            :  *      This product includes software developed for the NetBSD Project by
<span class="lineNum">      21 </span>            :  *      Wasabi Systems, Inc.
<span class="lineNum">      22 </span>            :  * 4. The name of Wasabi Systems, Inc. may not be used to endorse
<span class="lineNum">      23 </span>            :  *    or promote products derived from this software without specific prior
<span class="lineNum">      24 </span>            :  *    written permission.
<span class="lineNum">      25 </span>            :  *
<span class="lineNum">      26 </span>            :  * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND
<span class="lineNum">      27 </span>            :  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
<span class="lineNum">      28 </span>            :  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
<span class="lineNum">      29 </span>            :  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC
<span class="lineNum">      30 </span>            :  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<span class="lineNum">      31 </span>            :  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<span class="lineNum">      32 </span>            :  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<span class="lineNum">      33 </span>            :  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<span class="lineNum">      34 </span>            :  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<span class="lineNum">      35 </span>            :  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
<span class="lineNum">      36 </span>            :  * POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #include &lt;sys/param.h&gt;
<span class="lineNum">      40 </span>            : #include &lt;sys/systm.h&gt;
<span class="lineNum">      41 </span>            : #include &lt;sys/sysctl.h&gt;
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span>            : #include &quot;vmm.h&quot;
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : #include &lt;machine/cpu.h&gt;
<span class="lineNum">      46 </span>            : #include &lt;machine/cpufunc.h&gt;
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : void    replacesmap(void);
<span class="lineNum">      49 </span>            : void    replacemeltdown(void);
<span class="lineNum">      50 </span>            : uint64_t cpu_freq(struct cpu_info *);
<span class="lineNum">      51 </span>            : void    tsc_timecounter_init(struct cpu_info *, uint64_t);
<span class="lineNum">      52 </span>            : #if NVMM &gt; 0
<span class="lineNum">      53 </span>            : void    cpu_check_vmm_cap(struct cpu_info *);
<span class="lineNum">      54 </span>            : #endif /* NVMM &gt; 0 */
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : /* sysctl wants this. */
<span class="lineNum">      57 </span>            : char cpu_model[48];
<span class="lineNum">      58 </span>            : int cpuspeed;
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span>            : int amd64_has_xcrypt;
<span class="lineNum">      61 </span>            : #ifdef CRYPTO
<span class="lineNum">      62 </span>            : int amd64_has_pclmul;
<span class="lineNum">      63 </span>            : int amd64_has_aesni;
<span class="lineNum">      64 </span>            : #endif
<span class="lineNum">      65 </span>            : int has_rdrand;
<span class="lineNum">      66 </span>            : int has_rdseed;
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : #include &quot;pvbus.h&quot;
<span class="lineNum">      69 </span>            : #if NPVBUS &gt; 0
<span class="lineNum">      70 </span>            : #include &lt;dev/pv/pvvar.h&gt;
<span class="lineNum">      71 </span>            : #endif
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : const struct {
<span class="lineNum">      74 </span>            :         u_int32_t       bit;
<span class="lineNum">      75 </span>            :         char            str[12];
<span class="lineNum">      76 </span>            : } cpu_cpuid_features[] = {
<span class="lineNum">      77 </span>            :         { CPUID_FPU,    &quot;FPU&quot; },
<span class="lineNum">      78 </span>            :         { CPUID_VME,    &quot;VME&quot; },
<span class="lineNum">      79 </span>            :         { CPUID_DE,     &quot;DE&quot; },
<span class="lineNum">      80 </span>            :         { CPUID_PSE,    &quot;PSE&quot; },
<span class="lineNum">      81 </span>            :         { CPUID_TSC,    &quot;TSC&quot; },
<span class="lineNum">      82 </span>            :         { CPUID_MSR,    &quot;MSR&quot; },
<span class="lineNum">      83 </span>            :         { CPUID_PAE,    &quot;PAE&quot; },
<span class="lineNum">      84 </span>            :         { CPUID_MCE,    &quot;MCE&quot; },
<span class="lineNum">      85 </span>            :         { CPUID_CX8,    &quot;CX8&quot; },
<span class="lineNum">      86 </span>            :         { CPUID_APIC,   &quot;APIC&quot; },
<span class="lineNum">      87 </span>            :         { CPUID_SEP,    &quot;SEP&quot; },
<span class="lineNum">      88 </span>            :         { CPUID_MTRR,   &quot;MTRR&quot; },
<span class="lineNum">      89 </span>            :         { CPUID_PGE,    &quot;PGE&quot; },
<span class="lineNum">      90 </span>            :         { CPUID_MCA,    &quot;MCA&quot; },
<span class="lineNum">      91 </span>            :         { CPUID_CMOV,   &quot;CMOV&quot; },
<span class="lineNum">      92 </span>            :         { CPUID_PAT,    &quot;PAT&quot; },
<span class="lineNum">      93 </span>            :         { CPUID_PSE36,  &quot;PSE36&quot; },
<span class="lineNum">      94 </span>            :         { CPUID_PSN,    &quot;PSN&quot; },
<span class="lineNum">      95 </span>            :         { CPUID_CFLUSH, &quot;CFLUSH&quot; },
<span class="lineNum">      96 </span>            :         { CPUID_DS,     &quot;DS&quot; },
<span class="lineNum">      97 </span>            :         { CPUID_ACPI,   &quot;ACPI&quot; },
<span class="lineNum">      98 </span>            :         { CPUID_MMX,    &quot;MMX&quot; },
<span class="lineNum">      99 </span>            :         { CPUID_FXSR,   &quot;FXSR&quot; },
<span class="lineNum">     100 </span>            :         { CPUID_SSE,    &quot;SSE&quot; },
<span class="lineNum">     101 </span>            :         { CPUID_SSE2,   &quot;SSE2&quot; },
<span class="lineNum">     102 </span>            :         { CPUID_SS,     &quot;SS&quot; },
<span class="lineNum">     103 </span>            :         { CPUID_HTT,    &quot;HTT&quot; },
<span class="lineNum">     104 </span>            :         { CPUID_TM,     &quot;TM&quot; },
<span class="lineNum">     105 </span>            :         { CPUID_PBE,    &quot;PBE&quot; }
<span class="lineNum">     106 </span>            : }, cpu_ecpuid_features[] = {
<span class="lineNum">     107 </span>            :         { CPUID_MPC,            &quot;MPC&quot; },
<span class="lineNum">     108 </span>            :         { CPUID_NXE,            &quot;NXE&quot; },
<span class="lineNum">     109 </span>            :         { CPUID_MMXX,           &quot;MMXX&quot; },
<span class="lineNum">     110 </span>            :         { CPUID_FFXSR,          &quot;FFXSR&quot; },
<span class="lineNum">     111 </span>            :         { CPUID_PAGE1GB,        &quot;PAGE1GB&quot; },
<span class="lineNum">     112 </span>            :         { CPUID_RDTSCP,         &quot;RDTSCP&quot; },
<span class="lineNum">     113 </span>            :         { CPUID_LONG,           &quot;LONG&quot; },
<span class="lineNum">     114 </span>            :         { CPUID_3DNOW2,         &quot;3DNOW2&quot; },
<span class="lineNum">     115 </span>            :         { CPUID_3DNOW,          &quot;3DNOW&quot; }
<span class="lineNum">     116 </span>            : }, cpu_cpuid_ecxfeatures[] = {
<span class="lineNum">     117 </span>            :         { CPUIDECX_SSE3,        &quot;SSE3&quot; },
<span class="lineNum">     118 </span>            :         { CPUIDECX_PCLMUL,      &quot;PCLMUL&quot; },
<span class="lineNum">     119 </span>            :         { CPUIDECX_DTES64,      &quot;DTES64&quot; },
<span class="lineNum">     120 </span>            :         { CPUIDECX_MWAIT,       &quot;MWAIT&quot; },
<span class="lineNum">     121 </span>            :         { CPUIDECX_DSCPL,       &quot;DS-CPL&quot; },
<span class="lineNum">     122 </span>            :         { CPUIDECX_VMX,         &quot;VMX&quot; },
<span class="lineNum">     123 </span>            :         { CPUIDECX_SMX,         &quot;SMX&quot; },
<span class="lineNum">     124 </span>            :         { CPUIDECX_EST,         &quot;EST&quot; },
<span class="lineNum">     125 </span>            :         { CPUIDECX_TM2,         &quot;TM2&quot; },
<span class="lineNum">     126 </span>            :         { CPUIDECX_SSSE3,       &quot;SSSE3&quot; },
<span class="lineNum">     127 </span>            :         { CPUIDECX_CNXTID,      &quot;CNXT-ID&quot; },
<span class="lineNum">     128 </span>            :         { CPUIDECX_SDBG,        &quot;SDBG&quot; },
<span class="lineNum">     129 </span>            :         { CPUIDECX_FMA3,        &quot;FMA3&quot; },
<span class="lineNum">     130 </span>            :         { CPUIDECX_CX16,        &quot;CX16&quot; },
<span class="lineNum">     131 </span>            :         { CPUIDECX_XTPR,        &quot;xTPR&quot; },
<span class="lineNum">     132 </span>            :         { CPUIDECX_PDCM,        &quot;PDCM&quot; },
<span class="lineNum">     133 </span>            :         { CPUIDECX_PCID,        &quot;PCID&quot; },
<span class="lineNum">     134 </span>            :         { CPUIDECX_DCA,         &quot;DCA&quot; },
<span class="lineNum">     135 </span>            :         { CPUIDECX_SSE41,       &quot;SSE4.1&quot; },
<span class="lineNum">     136 </span>            :         { CPUIDECX_SSE42,       &quot;SSE4.2&quot; },
<span class="lineNum">     137 </span>            :         { CPUIDECX_X2APIC,      &quot;x2APIC&quot; },
<span class="lineNum">     138 </span>            :         { CPUIDECX_MOVBE,       &quot;MOVBE&quot; },
<span class="lineNum">     139 </span>            :         { CPUIDECX_POPCNT,      &quot;POPCNT&quot; },
<span class="lineNum">     140 </span>            :         { CPUIDECX_DEADLINE,    &quot;DEADLINE&quot; },
<span class="lineNum">     141 </span>            :         { CPUIDECX_AES,         &quot;AES&quot; },
<span class="lineNum">     142 </span>            :         { CPUIDECX_XSAVE,       &quot;XSAVE&quot; },
<span class="lineNum">     143 </span>            :         { CPUIDECX_OSXSAVE,     &quot;OSXSAVE&quot; },
<span class="lineNum">     144 </span>            :         { CPUIDECX_AVX,         &quot;AVX&quot; },
<span class="lineNum">     145 </span>            :         { CPUIDECX_F16C,        &quot;F16C&quot; },
<span class="lineNum">     146 </span>            :         { CPUIDECX_RDRAND,      &quot;RDRAND&quot; },
<span class="lineNum">     147 </span>            :         { CPUIDECX_HV,          &quot;HV&quot; },
<span class="lineNum">     148 </span>            : }, cpu_ecpuid_ecxfeatures[] = {
<span class="lineNum">     149 </span>            :         { CPUIDECX_LAHF,        &quot;LAHF&quot; },
<span class="lineNum">     150 </span>            :         { CPUIDECX_CMPLEG,      &quot;CMPLEG&quot; },
<span class="lineNum">     151 </span>            :         { CPUIDECX_SVM,         &quot;SVM&quot; },
<span class="lineNum">     152 </span>            :         { CPUIDECX_EAPICSP,     &quot;EAPICSP&quot;},
<span class="lineNum">     153 </span>            :         { CPUIDECX_AMCR8,       &quot;AMCR8&quot;},
<span class="lineNum">     154 </span>            :         { CPUIDECX_ABM,         &quot;ABM&quot; },
<span class="lineNum">     155 </span>            :         { CPUIDECX_SSE4A,       &quot;SSE4A&quot; },
<span class="lineNum">     156 </span>            :         { CPUIDECX_MASSE,       &quot;MASSE&quot; },
<span class="lineNum">     157 </span>            :         { CPUIDECX_3DNOWP,      &quot;3DNOWP&quot; },
<span class="lineNum">     158 </span>            :         { CPUIDECX_OSVW,        &quot;OSVW&quot; },
<span class="lineNum">     159 </span>            :         { CPUIDECX_IBS,         &quot;IBS&quot; },
<span class="lineNum">     160 </span>            :         { CPUIDECX_XOP,         &quot;XOP&quot; },
<span class="lineNum">     161 </span>            :         { CPUIDECX_SKINIT,      &quot;SKINIT&quot; },
<span class="lineNum">     162 </span>            :         { CPUIDECX_LWP,         &quot;WDT&quot; },
<span class="lineNum">     163 </span>            :         { CPUIDECX_FMA4,        &quot;FMA4&quot; },
<span class="lineNum">     164 </span>            :         { CPUIDECX_TCE,         &quot;TCE&quot; },
<span class="lineNum">     165 </span>            :         { CPUIDECX_NODEID,      &quot;NODEID&quot; },
<span class="lineNum">     166 </span>            :         { CPUIDECX_TBM,         &quot;TBM&quot; },
<span class="lineNum">     167 </span>            :         { CPUIDECX_TOPEXT,      &quot;TOPEXT&quot; },
<span class="lineNum">     168 </span>            :         { CPUIDECX_CPCTR,       &quot;CPCTR&quot; },
<span class="lineNum">     169 </span>            :         { CPUIDECX_DBKP,        &quot;DBKP&quot; },
<span class="lineNum">     170 </span>            :         { CPUIDECX_PERFTSC,     &quot;PERFTSC&quot; },
<span class="lineNum">     171 </span>            :         { CPUIDECX_PCTRL3,      &quot;PCTRL3&quot; },
<span class="lineNum">     172 </span>            :         { CPUIDECX_MWAITX,      &quot;MWAITX&quot; },
<span class="lineNum">     173 </span>            : }, cpu_seff0_ebxfeatures[] = {
<span class="lineNum">     174 </span>            :         { SEFF0EBX_FSGSBASE,    &quot;FSGSBASE&quot; },
<span class="lineNum">     175 </span>            :         { SEFF0EBX_SGX,         &quot;SGX&quot; },
<span class="lineNum">     176 </span>            :         { SEFF0EBX_BMI1,        &quot;BMI1&quot; },
<span class="lineNum">     177 </span>            :         { SEFF0EBX_HLE,         &quot;HLE&quot; },
<span class="lineNum">     178 </span>            :         { SEFF0EBX_AVX2,        &quot;AVX2&quot; },
<span class="lineNum">     179 </span>            :         { SEFF0EBX_SMEP,        &quot;SMEP&quot; },
<span class="lineNum">     180 </span>            :         { SEFF0EBX_BMI2,        &quot;BMI2&quot; },
<span class="lineNum">     181 </span>            :         { SEFF0EBX_ERMS,        &quot;ERMS&quot; },
<span class="lineNum">     182 </span>            :         { SEFF0EBX_INVPCID,     &quot;INVPCID&quot; },
<span class="lineNum">     183 </span>            :         { SEFF0EBX_RTM,         &quot;RTM&quot; },
<span class="lineNum">     184 </span>            :         { SEFF0EBX_PQM,         &quot;PQM&quot; },
<span class="lineNum">     185 </span>            :         { SEFF0EBX_MPX,         &quot;MPX&quot; },
<span class="lineNum">     186 </span>            :         { SEFF0EBX_AVX512F,     &quot;AVX512F&quot; },
<span class="lineNum">     187 </span>            :         { SEFF0EBX_AVX512DQ,    &quot;AVX512DQ&quot; },
<span class="lineNum">     188 </span>            :         { SEFF0EBX_RDSEED,      &quot;RDSEED&quot; },
<span class="lineNum">     189 </span>            :         { SEFF0EBX_ADX,         &quot;ADX&quot; },
<span class="lineNum">     190 </span>            :         { SEFF0EBX_SMAP,        &quot;SMAP&quot; },
<span class="lineNum">     191 </span>            :         { SEFF0EBX_AVX512IFMA,  &quot;AVX512IFMA&quot; },
<span class="lineNum">     192 </span>            :         { SEFF0EBX_PCOMMIT,     &quot;PCOMMIT&quot; },
<span class="lineNum">     193 </span>            :         { SEFF0EBX_CLFLUSHOPT,  &quot;CLFLUSHOPT&quot; },
<span class="lineNum">     194 </span>            :         { SEFF0EBX_CLWB,        &quot;CLWB&quot; },
<span class="lineNum">     195 </span>            :         { SEFF0EBX_PT,          &quot;PT&quot; },
<span class="lineNum">     196 </span>            :         { SEFF0EBX_AVX512PF,    &quot;AVX512PF&quot; },
<span class="lineNum">     197 </span>            :         { SEFF0EBX_AVX512ER,    &quot;AVX512ER&quot; },
<span class="lineNum">     198 </span>            :         { SEFF0EBX_AVX512CD,    &quot;AVX512CD&quot; },
<span class="lineNum">     199 </span>            :         { SEFF0EBX_SHA,         &quot;SHA&quot; },
<span class="lineNum">     200 </span>            :         { SEFF0EBX_AVX512BW,    &quot;AVX512BW&quot; },
<span class="lineNum">     201 </span>            :         { SEFF0EBX_AVX512VL,    &quot;AVX512VL&quot; },
<span class="lineNum">     202 </span>            : }, cpu_seff0_ecxfeatures[] = {
<span class="lineNum">     203 </span>            :         { SEFF0ECX_PREFETCHWT1, &quot;PREFETCHWT1&quot; },
<span class="lineNum">     204 </span>            :         { SEFF0ECX_AVX512VBMI,  &quot;AVX512VBMI&quot; },
<span class="lineNum">     205 </span>            :         { SEFF0ECX_UMIP,        &quot;UMIP&quot; },
<span class="lineNum">     206 </span>            :         { SEFF0ECX_PKU,         &quot;PKU&quot; },
<span class="lineNum">     207 </span>            : }, cpu_seff0_edxfeatures[] = {
<span class="lineNum">     208 </span>            :         { SEFF0EDX_AVX512_4FNNIW, &quot;AVX512FNNIW&quot; },
<span class="lineNum">     209 </span>            :         { SEFF0EDX_AVX512_4FMAPS, &quot;AVX512FMAPS&quot; },
<span class="lineNum">     210 </span>            :         { SEFF0EDX_IBRS,        &quot;IBRS,IBPB&quot; },
<span class="lineNum">     211 </span>            :         { SEFF0EDX_STIBP,       &quot;STIBP&quot; },
<span class="lineNum">     212 </span>            :         { SEFF0EDX_L1DF,        &quot;L1DF&quot; },
<span class="lineNum">     213 </span>            :          /* SEFF0EDX_ARCH_CAP (not printed) */
<span class="lineNum">     214 </span>            :         { SEFF0EDX_SSBD,        &quot;SSBD&quot; },
<span class="lineNum">     215 </span>            : }, cpu_tpm_eaxfeatures[] = {
<span class="lineNum">     216 </span>            :         { TPM_SENSOR,           &quot;SENSOR&quot; },
<span class="lineNum">     217 </span>            :         { TPM_ARAT,             &quot;ARAT&quot; },
<span class="lineNum">     218 </span>            : }, cpu_cpuid_perf_eax[] = {
<span class="lineNum">     219 </span>            :         { CPUIDEAX_VERID,       &quot;PERF&quot; },
<span class="lineNum">     220 </span>            : }, cpu_cpuid_apmi_edx[] = {
<span class="lineNum">     221 </span>            :         { CPUIDEDX_ITSC,        &quot;ITSC&quot; },
<span class="lineNum">     222 </span>            : }, cpu_amdspec_ebxfeatures[] = {
<span class="lineNum">     223 </span>            :         { CPUIDEBX_IBPB,        &quot;IBPB&quot; },
<span class="lineNum">     224 </span>            :         { CPUIDEBX_IBRS,        &quot;IBRS&quot; },
<span class="lineNum">     225 </span>            :         { CPUIDEBX_STIBP,       &quot;STIBP&quot; },
<span class="lineNum">     226 </span>            :         { CPUIDEBX_SSBD,        &quot;SSBD&quot; },
<span class="lineNum">     227 </span>            :         { CPUIDEBX_VIRT_SSBD,   &quot;VIRTSSBD&quot; },
<span class="lineNum">     228 </span>            :         { CPUIDEBX_SSBD_NOTREQ, &quot;SSBDNR&quot; },
<span class="lineNum">     229 </span>            : }, cpu_xsave_extfeatures[] = {
<span class="lineNum">     230 </span>            :         { XSAVE_XSAVEOPT,       &quot;XSAVEOPT&quot; },
<span class="lineNum">     231 </span>            :         { XSAVE_XSAVEC,         &quot;XSAVEC&quot; },
<span class="lineNum">     232 </span>            :         { XSAVE_XGETBV1,        &quot;XGETBV1&quot; },
<span class="lineNum">     233 </span>            :         { XSAVE_XSAVES,         &quot;XSAVES&quot; },
<span class="lineNum">     234 </span>            : };
<a name="235"><span class="lineNum">     235 </span>            : </a>
<span class="lineNum">     236 </span>            : int
<span class="lineNum">     237 </span><span class="lineNoCov">          0 : cpu_amd64speed(int *freq)</span>
<span class="lineNum">     238 </span>            : {
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         *freq = cpuspeed;</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">     241 </span>            : }
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">     244 </span>            : void    intelcore_update_sensor(void *args);
<span class="lineNum">     245 </span>            : /*
<span class="lineNum">     246 </span>            :  * Temperature read on the CPU is relative to the maximum
<span class="lineNum">     247 </span>            :  * temperature supported by the CPU, Tj(Max).
<span class="lineNum">     248 </span>            :  * Refer to:
<span class="lineNum">     249 </span>            :  * 64-ia-32-architectures-software-developer-vol-3c-part-3-manual.pdf
<span class="lineNum">     250 </span>            :  * Section 35 and
<span class="lineNum">     251 </span>            :  * http://www.intel.com/content/dam/www/public/us/en/documents/
<span class="lineNum">     252 </span>            :  * white-papers/cpu-monitoring-dts-peci-paper.pdf
<span class="lineNum">     253 </span>            :  *
<span class="lineNum">     254 </span>            :  * The temperature on Intel CPUs can be between 70 and 105 degC, since
<span class="lineNum">     255 </span>            :  * Westmere we can read the TJmax from the die. For older CPUs we have
<span class="lineNum">     256 </span>            :  * to guess or use undocumented MSRs. Then we subtract the temperature
<span class="lineNum">     257 </span>            :  * portion of thermal status from max to get current temperature.
<a name="258"><span class="lineNum">     258 </span>            :  */</a>
<span class="lineNum">     259 </span>            : void
<span class="lineNum">     260 </span><span class="lineNoCov">          0 : intelcore_update_sensor(void *args)</span>
<span class="lineNum">     261 </span>            : {
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         struct cpu_info *ci = (struct cpu_info *) args;</span>
<span class="lineNum">     263 </span>            :         u_int64_t msr;
<span class="lineNum">     264 </span>            :         int max = 100;
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span>            :         /* Only some Core family chips have MSR_TEMPERATURE_TARGET. */
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_model == 0x0e &amp;&amp;</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :             (rdmsr(MSR_TEMPERATURE_TARGET_UNDOCUMENTED) &amp;</span>
<span class="lineNum">     269 </span>            :              MSR_TEMPERATURE_TARGET_LOW_BIT_UNDOCUMENTED))
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 max = 85;</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            :         /*
<span class="lineNum">     273 </span>            :          * Newer CPUs can tell you what their max temperature is.
<span class="lineNum">     274 </span>            :          * See: '64-ia-32-architectures-software-developer-
<span class="lineNum">     275 </span>            :          * vol-3c-part-3-manual.pdf'
<span class="lineNum">     276 </span>            :          */
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_model &gt; 0x17 &amp;&amp; ci-&gt;ci_model != 0x1c &amp;&amp;</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :             ci-&gt;ci_model != 0x26 &amp;&amp; ci-&gt;ci_model != 0x27 &amp;&amp;</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :             ci-&gt;ci_model != 0x35 &amp;&amp; ci-&gt;ci_model != 0x36)</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 max = MSR_TEMPERATURE_TARGET_TJMAX(</span>
<span class="lineNum">     281 </span>            :                     rdmsr(MSR_TEMPERATURE_TARGET));
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         msr = rdmsr(MSR_THERM_STATUS);</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         if (msr &amp; MSR_THERM_STATUS_VALID_BIT) {</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.value = max - MSR_THERM_STATUS_TEMP(msr);</span>
<span class="lineNum">     286 </span>            :                 /* micro degrees */
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.value *= 1000000;</span>
<span class="lineNum">     288 </span>            :                 /* kelvin */
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.value += 273150000;</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.flags &amp;= ~SENSOR_FINVALID;</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.value = 0;</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.flags |= SENSOR_FINVALID;</span>
<span class="lineNum">     294 </span>            :         }
<span class="lineNum">     295 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span>            : #endif
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span>            : void (*setperf_setup)(struct cpu_info *);
<span class="lineNum">     300 </span>            : 
<span class="lineNum">     301 </span>            : void via_nano_setup(struct cpu_info *ci);
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            : void cpu_topology(struct cpu_info *ci);
<a name="304"><span class="lineNum">     304 </span>            : </a>
<span class="lineNum">     305 </span>            : void
<span class="lineNum">     306 </span><span class="lineNoCov">          0 : via_nano_setup(struct cpu_info *ci)</span>
<span class="lineNum">     307 </span>            : {
<span class="lineNum">     308 </span>            :         u_int32_t regs[4], val;
<span class="lineNum">     309 </span>            :         u_int64_t msreg;
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         int model = (ci-&gt;ci_signature &gt;&gt; 4) &amp; 15;</span>
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :         if (model &gt;= 9) {</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 CPUID(0xC0000000, regs[0], regs[1], regs[2], regs[3]);</span>
<span class="lineNum">     314 </span>            :                 val = regs[0];
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 if (val &gt;= 0xC0000001) {</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                         CPUID(0xC0000001, regs[0], regs[1], regs[2], regs[3]);</span>
<span class="lineNum">     317 </span>            :                         val = regs[3];
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">     319 </span>            :                         val = 0;
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 if (val &amp; (C3_CPUID_HAS_RNG | C3_CPUID_HAS_ACE))</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                         printf(&quot;%s:&quot;, ci-&gt;ci_dev-&gt;dv_xname);</span>
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            :                 /* Enable RNG if present and disabled */
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 if (val &amp; C3_CPUID_HAS_RNG) {</span>
<span class="lineNum">     326 </span>            :                         extern int viac3_rnd_present;
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                         if (!(val &amp; C3_CPUID_DO_RNG)) {</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                                 msreg = rdmsr(0x110B);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                                 msreg |= 0x40;</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                                 wrmsr(0x110B, msreg);</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                         viac3_rnd_present = 1;</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         printf(&quot; RNG&quot;);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            :                 /* Enable AES engine if present and disabled */
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 if (val &amp; C3_CPUID_HAS_ACE) {</span>
<span class="lineNum">     339 </span>            : #ifdef CRYPTO
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                         if (!(val &amp; C3_CPUID_DO_ACE)) {</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                                 msreg = rdmsr(0x1107);</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                                 msreg |= (0x01 &lt;&lt; 28);</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                                 wrmsr(0x1107, msreg);</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                         amd64_has_xcrypt |= C3_HAS_AES;</span>
<span class="lineNum">     346 </span>            : #endif /* CRYPTO */
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         printf(&quot; AES&quot;);</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     349 </span>            : 
<span class="lineNum">     350 </span>            :                 /* Enable ACE2 engine if present and disabled */
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 if (val &amp; C3_CPUID_HAS_ACE2) {</span>
<span class="lineNum">     352 </span>            : #ifdef CRYPTO
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                         if (!(val &amp; C3_CPUID_DO_ACE2)) {</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                                 msreg = rdmsr(0x1107);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                                 msreg |= (0x01 &lt;&lt; 28);</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :                                 wrmsr(0x1107, msreg);</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                         amd64_has_xcrypt |= C3_HAS_AESCTR;</span>
<span class="lineNum">     359 </span>            : #endif /* CRYPTO */
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                         printf(&quot; AES-CTR&quot;);</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     362 </span>            : 
<span class="lineNum">     363 </span>            :                 /* Enable SHA engine if present and disabled */
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 if (val &amp; C3_CPUID_HAS_PHE) {</span>
<span class="lineNum">     365 </span>            : #ifdef CRYPTO
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                         if (!(val &amp; C3_CPUID_DO_PHE)) {</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                                 msreg = rdmsr(0x1107);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                                 msreg |= (0x01 &lt;&lt; 28/**/);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                                 wrmsr(0x1107, msreg);</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                         amd64_has_xcrypt |= C3_HAS_SHA;</span>
<span class="lineNum">     372 </span>            : #endif /* CRYPTO */
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                         printf(&quot; SHA1 SHA256&quot;);</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span>            :                 /* Enable MM engine if present and disabled */
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 if (val &amp; C3_CPUID_HAS_PMM) {</span>
<span class="lineNum">     378 </span>            : #ifdef CRYPTO
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                         if (!(val &amp; C3_CPUID_DO_PMM)) {</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                                 msreg = rdmsr(0x1107);</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                                 msreg |= (0x01 &lt;&lt; 28/**/);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                                 wrmsr(0x1107, msreg);</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                         amd64_has_xcrypt |= C3_HAS_MM;</span>
<span class="lineNum">     385 </span>            : #endif /* CRYPTO */
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                         printf(&quot; RSA&quot;);</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                 printf(&quot;\n&quot;);</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     391 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span>            : #ifndef SMALL_KERNEL
<a name="394"><span class="lineNum">     394 </span>            : void via_update_sensor(void *args);</a>
<span class="lineNum">     395 </span>            : void
<span class="lineNum">     396 </span><span class="lineNoCov">          0 : via_update_sensor(void *args)</span>
<span class="lineNum">     397 </span>            : {
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         struct cpu_info *ci = (struct cpu_info *) args;</span>
<span class="lineNum">     399 </span>            :         u_int64_t msr;
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         msr = rdmsr(MSR_CENT_TMTEMPERATURE);</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         ci-&gt;ci_sensor.value = (msr &amp; 0xffffff);</span>
<span class="lineNum">     403 </span>            :         /* micro degrees */
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         ci-&gt;ci_sensor.value *= 1000000;</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         ci-&gt;ci_sensor.value += 273150000;</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         ci-&gt;ci_sensor.flags &amp;= ~SENSOR_FINVALID;</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     408 </span>            : #endif
<a name="409"><span class="lineNum">     409 </span>            : </a>
<span class="lineNum">     410 </span>            : uint64_t
<span class="lineNum">     411 </span><span class="lineNoCov">          0 : cpu_freq_ctr(struct cpu_info *ci)</span>
<span class="lineNum">     412 </span>            : {
<span class="lineNum">     413 </span>            :         uint64_t count, last_count, msr;
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         if ((ci-&gt;ci_flags &amp; CPUF_CONST_TSC) == 0 ||</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :             (cpu_perf_eax &amp; CPUIDEAX_VERID) &lt;= 1 ||</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :             CPUIDEDX_NUM_FC(cpu_perf_edx) &lt;= 1)</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         msr = rdmsr(MSR_PERF_FIXED_CTR_CTRL);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         if (msr &amp; MSR_PERF_FIXED_CTR_FC(1, MSR_PERF_FIXED_CTR_FC_MASK)) {</span>
<span class="lineNum">     422 </span>            :                 /* some hypervisor is dicking us around */
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     424 </span>            :         }
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         msr |= MSR_PERF_FIXED_CTR_FC(1, MSR_PERF_FIXED_CTR_FC_1);</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         wrmsr(MSR_PERF_FIXED_CTR_CTRL, msr);</span>
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         msr = rdmsr(MSR_PERF_GLOBAL_CTRL) | MSR_PERF_GLOBAL_CTR1_EN;</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         wrmsr(MSR_PERF_GLOBAL_CTRL, msr);</span>
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         last_count = rdmsr(MSR_PERF_FIXED_CTR1);</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         delay(100000);</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         count = rdmsr(MSR_PERF_FIXED_CTR1);</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         msr = rdmsr(MSR_PERF_FIXED_CTR_CTRL);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         msr &amp;= MSR_PERF_FIXED_CTR_FC(1, MSR_PERF_FIXED_CTR_FC_MASK);</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         wrmsr(MSR_PERF_FIXED_CTR_CTRL, msr);</span>
<span class="lineNum">     439 </span>            : 
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         msr = rdmsr(MSR_PERF_GLOBAL_CTRL);</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         msr &amp;= ~MSR_PERF_GLOBAL_CTR1_EN;</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         wrmsr(MSR_PERF_GLOBAL_CTRL, msr);</span>
<span class="lineNum">     443 </span>            : 
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         return ((count - last_count) * 10);</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 : }</span>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<span class="lineNum">     447 </span>            : uint64_t
<span class="lineNum">     448 </span><span class="lineNoCov">          0 : cpu_freq(struct cpu_info *ci)</span>
<span class="lineNum">     449 </span>            : {
<span class="lineNum">     450 </span>            :         uint64_t last_count, count;
<span class="lineNum">     451 </span>            : 
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         count = cpu_freq_ctr(ci);</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         if (count != 0)</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 return (count);</span>
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         last_count = rdtsc();</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         delay(100000);</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         count = rdtsc();</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         return ((count - last_count) * 10);</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 : }</span>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<span class="lineNum">     463 </span>            : void
<span class="lineNum">     464 </span><span class="lineNoCov">          0 : identifycpu(struct cpu_info *ci)</span>
<span class="lineNum">     465 </span>            : {
<span class="lineNum">     466 </span>            :         uint64_t freq = 0;
<span class="lineNum">     467 </span>            :         u_int32_t dummy, val;
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         char mycpu_model[48];</span>
<span class="lineNum">     469 </span>            :         int i;
<span class="lineNum">     470 </span>            :         char *brandstr_from, *brandstr_to;
<span class="lineNum">     471 </span>            :         int skipspace;
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         CPUID(1, ci-&gt;ci_signature, val, dummy, ci-&gt;ci_feature_flags);</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         CPUID(0x80000000, ci-&gt;ci_pnfeatset, dummy, dummy, dummy);</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_pnfeatset &gt;= 0x80000001) {</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                 CPUID(0x80000001, ci-&gt;ci_efeature_eax, dummy,</span>
<span class="lineNum">     477 </span>            :                     ci-&gt;ci_efeature_ecx, ci-&gt;ci_feature_eflags);
<span class="lineNum">     478 </span>            :                 /* Other bits may clash */
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_feature_flags |= (ci-&gt;ci_feature_eflags &amp; CPUID_NXE);</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_flags &amp; CPUF_PRIMARY)</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                         ecpu_ecxfeature = ci-&gt;ci_efeature_ecx;</span>
<span class="lineNum">     482 </span>            :                 /* Let cpu_feature be the common bits */
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 cpu_feature &amp;= ci-&gt;ci_feature_flags;</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     485 </span>            : 
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         CPUID(0x80000002, ci-&gt;ci_brand[0],</span>
<span class="lineNum">     487 </span>            :             ci-&gt;ci_brand[1], ci-&gt;ci_brand[2], ci-&gt;ci_brand[3]);
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         CPUID(0x80000003, ci-&gt;ci_brand[4],</span>
<span class="lineNum">     489 </span>            :             ci-&gt;ci_brand[5], ci-&gt;ci_brand[6], ci-&gt;ci_brand[7]);
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         CPUID(0x80000004, ci-&gt;ci_brand[8],</span>
<span class="lineNum">     491 </span>            :             ci-&gt;ci_brand[9], ci-&gt;ci_brand[10], ci-&gt;ci_brand[11]);
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         strlcpy(mycpu_model, (char *)ci-&gt;ci_brand, sizeof(mycpu_model));</span>
<span class="lineNum">     493 </span>            : 
<span class="lineNum">     494 </span>            :         /* Remove leading, trailing and duplicated spaces from mycpu_model */
<span class="lineNum">     495 </span>            :         brandstr_from = brandstr_to = mycpu_model;
<span class="lineNum">     496 </span>            :         skipspace = 1;
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :         while (*brandstr_from != '\0') {</span>
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                 if (!skipspace || *brandstr_from != ' ') {</span>
<span class="lineNum">     499 </span>            :                         skipspace = 0;
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                         *(brandstr_to++) = *brandstr_from;</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 if (*brandstr_from == ' ')</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                         skipspace = 1;</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 brandstr_from++;</span>
<span class="lineNum">     505 </span>            :         }
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         if (skipspace &amp;&amp; brandstr_to &gt; mycpu_model)</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :                 brandstr_to--;</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         *brandstr_to = '\0';</span>
<span class="lineNum">     509 </span>            : 
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :         if (mycpu_model[0] == 0)</span>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 strlcpy(mycpu_model, &quot;Opteron or Athlon 64&quot;,</span>
<span class="lineNum">     512 </span>            :                     sizeof(mycpu_model));
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span>            :         /* If primary cpu, fill in the global cpu_model used by sysctl */
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_flags &amp; CPUF_PRIMARY)</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :                 strlcpy(cpu_model, mycpu_model, sizeof(cpu_model));</span>
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         ci-&gt;ci_family = (ci-&gt;ci_signature &gt;&gt; 8) &amp; 0x0f;</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         ci-&gt;ci_model = (ci-&gt;ci_signature &gt;&gt; 4) &amp; 0x0f;</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_family == 0x6 || ci-&gt;ci_family == 0xf) {</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_family += (ci-&gt;ci_signature &gt;&gt; 20) &amp; 0xff;</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_model += ((ci-&gt;ci_signature &gt;&gt; 16) &amp; 0x0f) &lt;&lt; 4;</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_feature_flags &amp;&amp; ci-&gt;ci_feature_flags &amp; CPUID_TSC) {</span>
<span class="lineNum">     526 </span>            :                 /* Has TSC, check if it's constant */
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 if (!strcmp(cpu_vendor, &quot;GenuineIntel&quot;)) {</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                         if ((ci-&gt;ci_family == 0x0f &amp;&amp; ci-&gt;ci_model &gt;= 0x03) ||</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                             (ci-&gt;ci_family == 0x06 &amp;&amp; ci-&gt;ci_model &gt;= 0x0e)) {</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_flags |= CPUF_CONST_TSC;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 } else if (!strcmp(cpu_vendor, &quot;CentaurHauls&quot;)) {</span>
<span class="lineNum">     533 </span>            :                         /* VIA */
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                         if (ci-&gt;ci_model &gt;= 0x0f) {</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_flags |= CPUF_CONST_TSC;</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 } else if (!strcmp(cpu_vendor, &quot;AuthenticAMD&quot;)) {</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                         if (cpu_apmi_edx &amp; CPUIDEDX_ITSC) {</span>
<span class="lineNum">     539 </span>            :                                 /* Invariant TSC indicates constant TSC on
<span class="lineNum">     540 </span>            :                                  * AMD.
<span class="lineNum">     541 </span>            :                                  */
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_flags |= CPUF_CONST_TSC;</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     544 </span>            :                 }
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span>            :                 /* Check if it's an invariant TSC */
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 if (cpu_apmi_edx &amp; CPUIDEDX_ITSC)</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_flags |= CPUF_INVAR_TSC;</span>
<span class="lineNum">     549 </span>            :         }
<span class="lineNum">     550 </span>            : 
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         freq = cpu_freq(ci);</span>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :         amd_cpu_cacheinfo(ci);</span>
<span class="lineNum">     554 </span>            : 
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :         printf(&quot;%s: %s&quot;, ci-&gt;ci_dev-&gt;dv_xname, mycpu_model);</span>
<span class="lineNum">     556 </span>            : 
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         if (freq != 0)</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 printf(&quot;, %llu.%02llu MHz&quot;, (freq + 4999) / 1000000,</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :                     ((freq + 4999) / 10000) % 100);</span>
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_flags &amp; CPUF_PRIMARY) {</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 cpuspeed = (freq + 4999) / 1000000;</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 cpu_cpuspeed = cpu_amd64speed;</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         printf(&quot;, %02x-%02x-%02x&quot;, ci-&gt;ci_family, ci-&gt;ci_model,</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :             ci-&gt;ci_signature &amp; 0x0f);</span>
<span class="lineNum">     568 </span>            : 
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :         printf(&quot;\n%s: &quot;, ci-&gt;ci_dev-&gt;dv_xname);</span>
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(cpu_cpuid_features); i++)</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_feature_flags &amp; cpu_cpuid_features[i].bit)</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                         printf(&quot;%s%s&quot;, i? &quot;,&quot; : &quot;&quot;, cpu_cpuid_features[i].str);</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(cpu_cpuid_ecxfeatures); i++)</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 if (cpu_ecxfeature &amp; cpu_cpuid_ecxfeatures[i].bit)</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                         printf(&quot;,%s&quot;, cpu_cpuid_ecxfeatures[i].str);</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(cpu_ecpuid_features); i++)</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_feature_eflags &amp; cpu_ecpuid_features[i].bit)</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                         printf(&quot;,%s&quot;, cpu_ecpuid_features[i].str);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(cpu_ecpuid_ecxfeatures); i++)</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :                 if (ecpu_ecxfeature &amp; cpu_ecpuid_ecxfeatures[i].bit)</span>
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :                         printf(&quot;,%s&quot;, cpu_ecpuid_ecxfeatures[i].str);</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(cpu_cpuid_perf_eax); i++)</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :                 if (cpu_perf_eax &amp; cpu_cpuid_perf_eax[i].bit)</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                         printf(&quot;,%s&quot;, cpu_cpuid_perf_eax[i].str);</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(cpu_cpuid_apmi_edx); i++)</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 if (cpu_apmi_edx &amp; cpu_cpuid_apmi_edx[i].bit)</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                         printf(&quot;,%s&quot;, cpu_cpuid_apmi_edx[i].str);</span>
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         if (cpuid_level &gt;= 0x07) {</span>
<span class="lineNum">     591 </span>            :                 /* &quot;Structured Extended Feature Flags&quot; */
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 CPUID_LEAF(0x7, 0, dummy, ci-&gt;ci_feature_sefflags_ebx,</span>
<span class="lineNum">     593 </span>            :                     ci-&gt;ci_feature_sefflags_ecx, ci-&gt;ci_feature_sefflags_edx);
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; nitems(cpu_seff0_ebxfeatures); i++)</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                         if (ci-&gt;ci_feature_sefflags_ebx &amp;</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                             cpu_seff0_ebxfeatures[i].bit)</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                                 printf(&quot;,%s&quot;, cpu_seff0_ebxfeatures[i].str);</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; nitems(cpu_seff0_ecxfeatures); i++)</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                         if (ci-&gt;ci_feature_sefflags_ecx &amp;</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :                             cpu_seff0_ecxfeatures[i].bit)</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                                 printf(&quot;,%s&quot;, cpu_seff0_ecxfeatures[i].str);</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; nitems(cpu_seff0_edxfeatures); i++)</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                         if (ci-&gt;ci_feature_sefflags_edx &amp;</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                             cpu_seff0_edxfeatures[i].bit)</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :                                 printf(&quot;,%s&quot;, cpu_seff0_edxfeatures[i].str);</span>
<span class="lineNum">     606 </span>            :         }
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :         if (!strcmp(cpu_vendor, &quot;GenuineIntel&quot;) &amp;&amp; cpuid_level &gt;= 0x06) {</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 CPUID(0x06, ci-&gt;ci_feature_tpmflags, dummy, dummy, dummy);</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; nitems(cpu_tpm_eaxfeatures); i++)</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                         if (ci-&gt;ci_feature_tpmflags &amp;</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                             cpu_tpm_eaxfeatures[i].bit)</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                                 printf(&quot;,%s&quot;, cpu_tpm_eaxfeatures[i].str);</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         } else if (!strcmp(cpu_vendor, &quot;AuthenticAMD&quot;)) {</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_family &gt;= 0x12)</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_feature_tpmflags |= TPM_ARAT;</span>
<span class="lineNum">     617 </span>            :         }
<span class="lineNum">     618 </span>            : 
<span class="lineNum">     619 </span>            :         /* AMD speculation control features */
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         if (!strcmp(cpu_vendor, &quot;AuthenticAMD&quot;)) {</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_pnfeatset &gt;= 0x80000008) {</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                         CPUID(0x80000008, dummy, ci-&gt;ci_feature_amdspec_ebx,</span>
<span class="lineNum">     623 </span>            :                             dummy, dummy);
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; nitems(cpu_amdspec_ebxfeatures); i++)</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :                                 if (ci-&gt;ci_feature_amdspec_ebx &amp;</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                                     cpu_amdspec_ebxfeatures[i].bit)</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                                         printf(&quot;,%s&quot;,</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                                             cpu_amdspec_ebxfeatures[i].str);</span>
<span class="lineNum">     629 </span>            :                 }
<span class="lineNum">     630 </span>            :         }
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span>            :         /* xsave subfeatures */
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :         if (cpuid_level &gt;= 0xd) {</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 CPUID_LEAF(0xd, 1, val, dummy, dummy, dummy);</span>
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; nitems(cpu_xsave_extfeatures); i++)</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                         if (val &amp; cpu_xsave_extfeatures[i].bit)</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :                                 printf(&quot;,%s&quot;, cpu_xsave_extfeatures[i].str);</span>
<span class="lineNum">     638 </span>            :         }
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :         if (cpu_meltdown)</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 printf(&quot;,MELTDOWN&quot;);</span>
<span class="lineNum">     642 </span>            :         else
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 replacemeltdown();</span>
<span class="lineNum">     644 </span>            : 
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :         printf(&quot;\n&quot;);</span>
<span class="lineNum">     646 </span>            : 
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :         x86_print_cacheinfo(ci);</span>
<span class="lineNum">     648 </span>            : 
<span class="lineNum">     649 </span>            :         /*
<span class="lineNum">     650 </span>            :          * &quot;Mitigation G-2&quot; per AMD's Whitepaper &quot;Software Techniques
<span class="lineNum">     651 </span>            :          * for Managing Speculation on AMD Processors&quot;
<span class="lineNum">     652 </span>            :          *
<span class="lineNum">     653 </span>            :          * By setting MSR C001_1029[1]=1, LFENCE becomes a dispatch
<span class="lineNum">     654 </span>            :          * serializing instruction.
<span class="lineNum">     655 </span>            :          *
<span class="lineNum">     656 </span>            :          * This MSR is available on all AMD families &gt;= 10h, except 11h
<span class="lineNum">     657 </span>            :          * where LFENCE is always serializing.
<span class="lineNum">     658 </span>            :          */
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :         if (!strcmp(cpu_vendor, &quot;AuthenticAMD&quot;)) {</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_family &gt;= 0x10 &amp;&amp; ci-&gt;ci_family != 0x11) {</span>
<span class="lineNum">     661 </span>            :                         uint64_t msr;
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                         msr = rdmsr(MSR_DE_CFG);</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :                         if ((msr &amp; DE_CFG_SERIALIZE_LFENCE) == 0) {</span>
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :                                 msr |= DE_CFG_SERIALIZE_LFENCE;</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                                 wrmsr(MSR_DE_CFG, msr);</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     669 </span>            :         }
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span>            :         /*
<span class="lineNum">     672 </span>            :          * Attempt to disable Silicon Debug and lock the configuration
<span class="lineNum">     673 </span>            :          * if it's enabled and unlocked.
<span class="lineNum">     674 </span>            :          */
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         if (!strcmp(cpu_vendor, &quot;GenuineIntel&quot;) &amp;&amp;</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :             (cpu_ecxfeature &amp; CPUIDECX_SDBG)) {</span>
<span class="lineNum">     677 </span>            :                 uint64_t msr;
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_DEBUG_INTERFACE);</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 if ((msr &amp; IA32_DEBUG_INTERFACE_ENABLE) &amp;&amp;</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                     (msr &amp; IA32_DEBUG_INTERFACE_LOCK) == 0) {</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                         msr &amp;= IA32_DEBUG_INTERFACE_MASK;</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                         msr |= IA32_DEBUG_INTERFACE_LOCK;</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                         wrmsr(IA32_DEBUG_INTERFACE, msr);</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 } else if (msr &amp; IA32_DEBUG_INTERFACE_ENABLE)</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: cannot disable silicon debug\n&quot;,</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                             ci-&gt;ci_dev-&gt;dv_xname);</span>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_flags &amp; CPUF_PRIMARY) {</span>
<span class="lineNum">     691 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                 if (!strcmp(cpu_vendor, &quot;AuthenticAMD&quot;) &amp;&amp;</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :                     ci-&gt;ci_pnfeatset &gt;= 0x80000007) {</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                         CPUID(0x80000007, dummy, dummy, dummy, val);</span>
<span class="lineNum">     695 </span>            : 
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                         if (val &amp; 0x06) {</span>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                                 if ((ci-&gt;ci_signature &amp; 0xF00) == 0xF00)</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                                         setperf_setup = k8_powernow_init;</span>
<span class="lineNum">     699 </span>            :                         }
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                         if (ci-&gt;ci_family &gt;= 0x10)</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                                 setperf_setup = k1x_init;</span>
<span class="lineNum">     702 </span>            :                 }
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 if (cpu_ecxfeature &amp; CPUIDECX_EST)</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                         setperf_setup = est_init;</span>
<span class="lineNum">     706 </span>            : #endif
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 if (cpu_ecxfeature &amp; CPUIDECX_RDRAND)</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                         has_rdrand = 1;</span>
<span class="lineNum">     710 </span>            : 
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_feature_sefflags_ebx &amp; SEFF0EBX_RDSEED)</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                         has_rdseed = 1;</span>
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_feature_sefflags_ebx &amp; SEFF0EBX_SMAP)</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                         replacesmap();</span>
<span class="lineNum">     716 </span>            :         }
<span class="lineNum">     717 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         if (!strncmp(mycpu_model, &quot;Intel&quot;, 5)) {</span>
<span class="lineNum">     719 </span>            :                 u_int32_t cflushsz;
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                 CPUID(0x01, dummy, cflushsz, dummy, dummy);</span>
<span class="lineNum">     722 </span>            :                 /* cflush cacheline size is equal to bits 15-8 of ebx * 8 */
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_cflushsz = ((cflushsz &gt;&gt; 8) &amp; 0xff) * 8;</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         if (CPU_IS_PRIMARY(ci) &amp;&amp; (ci-&gt;ci_feature_tpmflags &amp; TPM_SENSOR)) {</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 strlcpy(ci-&gt;ci_sensordev.xname, ci-&gt;ci_dev-&gt;dv_xname,</span>
<span class="lineNum">     728 </span>            :                     sizeof(ci-&gt;ci_sensordev.xname));
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.type = SENSOR_TEMP;</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 sensor_task_register(ci, intelcore_update_sensor, 5);</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 sensor_attach(&amp;ci-&gt;ci_sensordev, &amp;ci-&gt;ci_sensor);</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 sensordev_install(&amp;ci-&gt;ci_sensordev);</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     734 </span>            : #endif
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span>            : #ifdef CRYPTO
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_flags &amp; CPUF_PRIMARY) {</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                 if (cpu_ecxfeature &amp; CPUIDECX_PCLMUL)</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                         amd64_has_pclmul = 1;</span>
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 if (cpu_ecxfeature &amp; CPUIDECX_AES)</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :                         amd64_has_aesni = 1;</span>
<span class="lineNum">     743 </span>            :         }
<span class="lineNum">     744 </span>            : #endif
<span class="lineNum">     745 </span>            : 
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :         if (!strcmp(cpu_vendor, &quot;AuthenticAMD&quot;))</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 amd64_errata(ci);</span>
<span class="lineNum">     748 </span>            : 
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         if (CPU_IS_PRIMARY(ci) &amp;&amp; !strcmp(cpu_vendor, &quot;CentaurHauls&quot;)) {</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 ci-&gt;cpu_setup = via_nano_setup;</span>
<span class="lineNum">     751 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :                 strlcpy(ci-&gt;ci_sensordev.xname, ci-&gt;ci_dev-&gt;dv_xname,</span>
<span class="lineNum">     753 </span>            :                     sizeof(ci-&gt;ci_sensordev.xname));
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_sensor.type = SENSOR_TEMP;</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 sensor_task_register(ci, via_update_sensor, 5);</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 sensor_attach(&amp;ci-&gt;ci_sensordev, &amp;ci-&gt;ci_sensor);</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 sensordev_install(&amp;ci-&gt;ci_sensordev);</span>
<span class="lineNum">     758 </span>            : #endif
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     760 </span>            : 
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         tsc_timecounter_init(ci, freq);</span>
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         cpu_topology(ci);</span>
<span class="lineNum">     764 </span>            : #if NVMM &gt; 0
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :         cpu_check_vmm_cap(ci);</span>
<span class="lineNum">     766 </span>            : #endif /* NVMM &gt; 0 */
<span class="lineNum">     767 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">     770 </span>            : /*
<span class="lineNum">     771 </span>            :  * Base 2 logarithm of an int. returns 0 for 0 (yeye, I know).
<a name="772"><span class="lineNum">     772 </span>            :  */</a>
<span class="lineNum">     773 </span>            : static int
<span class="lineNum">     774 </span><span class="lineNoCov">          0 : log2(unsigned int i)</span>
<span class="lineNum">     775 </span>            : {
<span class="lineNum">     776 </span>            :         int ret = 0;
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         while (i &gt;&gt;= 1)</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                 ret++;</span>
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         return (ret);</span>
<span class="lineNum">     782 </span>            : }
<a name="783"><span class="lineNum">     783 </span>            : </a>
<span class="lineNum">     784 </span>            : static int
<span class="lineNum">     785 </span><span class="lineNoCov">          0 : mask_width(u_int x)</span>
<span class="lineNum">     786 </span>            : {
<span class="lineNum">     787 </span>            :         int bit;
<span class="lineNum">     788 </span>            :         int mask;
<span class="lineNum">     789 </span>            :         int powerof2;
<span class="lineNum">     790 </span>            : 
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :         powerof2 = ((x - 1) &amp; x) == 0;</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :         mask = (x &lt;&lt; (1 - powerof2)) - 1;</span>
<span class="lineNum">     793 </span>            : 
<span class="lineNum">     794 </span>            :         /* fls */
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         if (mask == 0)</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         for (bit = 1; mask != 1; bit++)</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                 mask = (unsigned int)mask &gt;&gt; 1;</span>
<span class="lineNum">     799 </span>            : 
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         return (bit);</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     802 </span>            : #endif
<span class="lineNum">     803 </span>            : 
<span class="lineNum">     804 </span>            : /*
<span class="lineNum">     805 </span>            :  * Build up cpu topology for given cpu, must run on the core itself.
<a name="806"><span class="lineNum">     806 </span>            :  */</a>
<span class="lineNum">     807 </span>            : void
<span class="lineNum">     808 </span><span class="lineNoCov">          0 : cpu_topology(struct cpu_info *ci)</span>
<span class="lineNum">     809 </span>            : {
<span class="lineNum">     810 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">     811 </span>            :         u_int32_t eax, ebx, ecx, edx;
<span class="lineNum">     812 </span>            :         u_int32_t apicid, max_apicid = 0, max_coreid = 0;
<span class="lineNum">     813 </span>            :         u_int32_t smt_bits = 0, core_bits, pkg_bits = 0;
<span class="lineNum">     814 </span>            :         u_int32_t smt_mask = 0, core_mask, pkg_mask = 0;
<span class="lineNum">     815 </span>            : 
<span class="lineNum">     816 </span>            :         /* We need at least apicid at CPUID 1 */
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :         if (cpuid_level &lt; 1)</span>
<span class="lineNum">     818 </span>            :                 goto no_topology;
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span>            :         /* Initial apicid */
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :         CPUID(1, eax, ebx, ecx, edx);</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         apicid = (ebx &gt;&gt; 24) &amp; 0xff;</span>
<span class="lineNum">     823 </span>            : 
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :         if (strcmp(cpu_vendor, &quot;AuthenticAMD&quot;) == 0) {</span>
<span class="lineNum">     825 </span>            :                 /* We need at least apicid at CPUID 0x80000008 */
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_pnfeatset &lt; 0x80000008)</span>
<span class="lineNum">     827 </span>            :                         goto no_topology;
<span class="lineNum">     828 </span>            : 
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_pnfeatset &gt;= 0x8000001e) {</span>
<span class="lineNum">     830 </span>            :                         struct cpu_info *ci_other;
<span class="lineNum">     831 </span>            :                         CPU_INFO_ITERATOR cii;
<span class="lineNum">     832 </span>            : 
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                         CPUID(0x8000001e, eax, ebx, ecx, edx);</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_core_id = ebx &amp; 0xff;</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_pkg_id = ecx &amp; 0xff;</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_smt_id = 0;</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                         CPU_INFO_FOREACH(cii, ci_other) {</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :                                 if (ci != ci_other &amp;&amp;</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                                     ci_other-&gt;ci_core_id == ci-&gt;ci_core_id)</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                                         ci-&gt;ci_smt_id++;</span>
<span class="lineNum">     841 </span>            :                         }
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         CPUID(0x80000008, eax, ebx, ecx, edx);</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                         core_bits = (ecx &gt;&gt; 12) &amp; 0xf;</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         if (core_bits == 0)</span>
<span class="lineNum">     846 </span>            :                                 goto no_topology;
<span class="lineNum">     847 </span>            :                         /* So coreidsize 2 gives 3, 3 gives 7... */
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                         core_mask = (1 &lt;&lt; core_bits) - 1;</span>
<span class="lineNum">     849 </span>            :                         /* Core id is the least significant considering mask */
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_core_id = apicid &amp; core_mask;</span>
<span class="lineNum">     851 </span>            :                         /* Pkg id is the upper remaining bits */
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_pkg_id = apicid &amp; ~core_mask;</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_pkg_id &gt;&gt;= core_bits;</span>
<span class="lineNum">     854 </span>            :                 }
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         } else if (strcmp(cpu_vendor, &quot;GenuineIntel&quot;) == 0) {</span>
<span class="lineNum">     856 </span>            :                 /* We only support leaf 1/4 detection */
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 if (cpuid_level &lt; 4)</span>
<span class="lineNum">     858 </span>            :                         goto no_topology;
<span class="lineNum">     859 </span>            :                 /* Get max_apicid */
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 CPUID(1, eax, ebx, ecx, edx);</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 max_apicid = (ebx &gt;&gt; 16) &amp; 0xff;</span>
<span class="lineNum">     862 </span>            :                 /* Get max_coreid */
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 CPUID_LEAF(4, 0, eax, ebx, ecx, edx);</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 max_coreid = ((eax &gt;&gt; 26) &amp; 0x3f) + 1;</span>
<span class="lineNum">     865 </span>            :                 /* SMT */
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                 smt_bits = mask_width(max_apicid / max_coreid);</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 smt_mask = (1 &lt;&lt; smt_bits) - 1;</span>
<span class="lineNum">     868 </span>            :                 /* Core */
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                 core_bits = log2(max_coreid);</span>
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :                 core_mask = (1 &lt;&lt; (core_bits + smt_bits)) - 1;</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 core_mask ^= smt_mask;</span>
<span class="lineNum">     872 </span>            :                 /* Pkg */
<span class="lineNum">     873 </span>            :                 pkg_bits = core_bits + smt_bits;
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 pkg_mask = -1 &lt;&lt; core_bits;</span>
<span class="lineNum">     875 </span>            : 
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_smt_id = apicid &amp; smt_mask;</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_core_id = (apicid &amp; core_mask) &gt;&gt; smt_bits;</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_pkg_id = (apicid &amp; pkg_mask) &gt;&gt; pkg_bits;</span>
<span class="lineNum">     879 </span>            :         } else
<span class="lineNum">     880 </span>            :                 goto no_topology;
<span class="lineNum">     881 </span>            : #ifdef DEBUG
<span class="lineNum">     882 </span>            :         printf(&quot;cpu%d: smt %u, core %u, pkg %u &quot;
<span class="lineNum">     883 </span>            :                 &quot;(apicid 0x%x, max_apicid 0x%x, max_coreid 0x%x, smt_bits 0x%x, smt_mask 0x%x, &quot;
<span class="lineNum">     884 </span>            :                 &quot;core_bits 0x%x, core_mask 0x%x, pkg_bits 0x%x, pkg_mask 0x%x)\n&quot;,
<span class="lineNum">     885 </span>            :                 ci-&gt;ci_cpuid, ci-&gt;ci_smt_id, ci-&gt;ci_core_id, ci-&gt;ci_pkg_id,
<span class="lineNum">     886 </span>            :                 apicid, max_apicid, max_coreid, smt_bits, smt_mask, core_bits,
<span class="lineNum">     887 </span>            :                 core_mask, pkg_bits, pkg_mask);
<span class="lineNum">     888 </span>            : #else
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :         printf(&quot;cpu%d: smt %u, core %u, package %u\n&quot;, ci-&gt;ci_cpuid,</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_smt_id, ci-&gt;ci_core_id, ci-&gt;ci_pkg_id);</span>
<span class="lineNum">     891 </span>            : 
<span class="lineNum">     892 </span>            : #endif
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     894 </span>            :         /* We can't map, so consider ci_core_id as ci_cpuid */
<span class="lineNum">     895 </span>            : no_topology:
<span class="lineNum">     896 </span>            : #endif
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :         ci-&gt;ci_smt_id  = 0;</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :         ci-&gt;ci_core_id = ci-&gt;ci_cpuid;</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :         ci-&gt;ci_pkg_id  = 0;</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     901 </span>            : 
<span class="lineNum">     902 </span>            : #if NVMM &gt; 0
<span class="lineNum">     903 </span>            : /*
<span class="lineNum">     904 </span>            :  * cpu_check_vmm_cap
<span class="lineNum">     905 </span>            :  *
<span class="lineNum">     906 </span>            :  * Checks for VMM capabilities for 'ci'. Initializes certain per-cpu VMM
<span class="lineNum">     907 </span>            :  * state in 'ci' if virtualization extensions are found.
<span class="lineNum">     908 </span>            :  *
<span class="lineNum">     909 </span>            :  * Parameters:
<span class="lineNum">     910 </span>            :  *  ci: the cpu being checked
<a name="911"><span class="lineNum">     911 </span>            :  */</a>
<span class="lineNum">     912 </span>            : void
<span class="lineNum">     913 </span><span class="lineNoCov">          0 : cpu_check_vmm_cap(struct cpu_info *ci)</span>
<span class="lineNum">     914 </span>            : {
<span class="lineNum">     915 </span>            :         uint64_t msr;
<span class="lineNum">     916 </span>            :         uint32_t cap, dummy, edx;
<span class="lineNum">     917 </span>            : 
<span class="lineNum">     918 </span>            :         /*
<span class="lineNum">     919 </span>            :          * Check for workable VMX
<span class="lineNum">     920 </span>            :          */
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :         if (cpu_ecxfeature &amp; CPUIDECX_VMX) {</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                 msr = rdmsr(MSR_IA32_FEATURE_CONTROL);</span>
<span class="lineNum">     923 </span>            : 
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                 if (!(msr &amp; IA32_FEATURE_CONTROL_LOCK))</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_flags |= CI_VMM_VMX;</span>
<span class="lineNum">     926 </span>            :                 else {
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                         if (msr &amp; IA32_FEATURE_CONTROL_VMX_EN)</span>
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_vmm_flags |= CI_VMM_VMX;</span>
<span class="lineNum">     929 </span>            :                         else
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_vmm_flags |= CI_VMM_DIS;</span>
<span class="lineNum">     931 </span>            :                 }
<span class="lineNum">     932 </span>            :         }
<span class="lineNum">     933 </span>            : 
<span class="lineNum">     934 </span>            :         /*
<span class="lineNum">     935 </span>            :          * Check for EPT (Intel Nested Paging) and other secondary
<span class="lineNum">     936 </span>            :          * controls
<span class="lineNum">     937 </span>            :          */
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_vmm_flags &amp; CI_VMM_VMX) {</span>
<span class="lineNum">     939 </span>            :                 /* Secondary controls available? */
<span class="lineNum">     940 </span>            :                 /* XXX should we check true procbased ctls here if avail? */
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_VMX_PROCBASED_CTLS);</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                 if (msr &amp; (IA32_VMX_ACTIVATE_SECONDARY_CONTROLS) &lt;&lt; 32) {</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                         msr = rdmsr(IA32_VMX_PROCBASED2_CTLS);</span>
<span class="lineNum">     944 </span>            :                         /* EPT available? */
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :                         if (msr &amp; (IA32_VMX_ENABLE_EPT) &lt;&lt; 32)</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_vmm_flags |= CI_VMM_EPT;</span>
<span class="lineNum">     947 </span>            :                         /* VM Functions available? */
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                         if (msr &amp; (IA32_VMX_ENABLE_VM_FUNCTIONS) &lt;&lt; 32) {</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_vm_func =</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                                     rdmsr(IA32_VMX_VMFUNC);     </span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     952 </span>            :                 }
<span class="lineNum">     953 </span>            :         }
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span>            :         /*
<span class="lineNum">     956 </span>            :          * Check startup config (VMX)
<span class="lineNum">     957 </span>            :          */
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         if (ci-&gt;ci_vmm_flags &amp; CI_VMM_VMX) {</span>
<span class="lineNum">     959 </span>            :                 /* CR0 fixed and flexible bits */
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_VMX_CR0_FIXED0);</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_cr0_fixed0 = msr;</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_VMX_CR0_FIXED1);</span>
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_cr0_fixed1 = msr;</span>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span>            :                 /* CR4 fixed and flexible bits */
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_VMX_CR4_FIXED0);</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_cr4_fixed0 = msr;</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_VMX_CR4_FIXED1);</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_cr4_fixed1 = msr;</span>
<span class="lineNum">     970 </span>            : 
<span class="lineNum">     971 </span>            :                 /* VMXON region revision ID (bits 30:0 of IA32_VMX_BASIC) */
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_VMX_BASIC);</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_vmxon_revision =</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                         (uint32_t)(msr &amp; 0x7FFFFFFF);</span>
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span>            :                 /* MSR save / load table size */
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                 msr = rdmsr(IA32_VMX_MISC);</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_msr_table_size =</span>
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :                         (uint32_t)(msr &amp; IA32_VMX_MSR_LIST_SIZE_MASK) &gt;&gt; 25;</span>
<span class="lineNum">     980 </span>            : 
<span class="lineNum">     981 </span>            :                 /* CR3 target count size */
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_cr3_tgt_count =</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                         (uint32_t)(msr &amp; IA32_VMX_CR3_TGT_SIZE_MASK) &gt;&gt; 16;</span>
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     985 </span>            : 
<span class="lineNum">     986 </span>            :         /*
<span class="lineNum">     987 </span>            :          * Check for workable SVM
<span class="lineNum">     988 </span>            :          */
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         if (ecpu_ecxfeature &amp; CPUIDECX_SVM) {</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                 msr = rdmsr(MSR_AMD_VM_CR);</span>
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 if (!(msr &amp; AMD_SVMDIS))</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_flags |= CI_VMM_SVM;</span>
<span class="lineNum">     994 </span>            : 
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 CPUID(CPUID_AMD_SVM_CAP, dummy,</span>
<span class="lineNum">     996 </span>            :                     ci-&gt;ci_vmm_cap.vcc_svm.svm_max_asid, dummy, edx);
<span class="lineNum">     997 </span>            : 
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_vmm_cap.vcc_svm.svm_max_asid &gt; 0xFFF)</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_cap.vcc_svm.svm_max_asid = 0xFFF;</span>
<span class="lineNum">    1000 </span>            : 
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 if (edx &amp; AMD_SVM_FLUSH_BY_ASID_CAP)</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_cap.vcc_svm.svm_flush_by_asid = 1;</span>
<span class="lineNum">    1003 </span>            : 
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 if (edx &amp; AMD_SVM_VMCB_CLEAN_CAP)</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_cap.vcc_svm.svm_vmcb_clean = 1;</span>
<span class="lineNum">    1006 </span>            :         }
<span class="lineNum">    1007 </span>            : 
<span class="lineNum">    1008 </span>            :         /*
<span class="lineNum">    1009 </span>            :          * Check for SVM Nested Paging
<span class="lineNum">    1010 </span>            :          */
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         if ((ci-&gt;ci_vmm_flags &amp; CI_VMM_SVM) &amp;&amp;</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :             ci-&gt;ci_pnfeatset &gt;= CPUID_AMD_SVM_CAP) {</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :                 CPUID(CPUID_AMD_SVM_CAP, dummy, dummy, dummy, cap);</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 if (cap &amp; AMD_SVM_NESTED_PAGING_CAP)</span>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_flags |= CI_VMM_RVI;</span>
<span class="lineNum">    1016 </span>            :         }
<span class="lineNum">    1017 </span>            : 
<span class="lineNum">    1018 </span>            :         /*
<span class="lineNum">    1019 </span>            :          * Check &quot;L1 flush on VM entry&quot; (Intel L1TF vuln) semantics
<span class="lineNum">    1020 </span>            :          */
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         if (!strcmp(cpu_vendor, &quot;GenuineIntel&quot;)) {</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_feature_sefflags_edx &amp; SEFF0EDX_L1DF)</span>
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_cap.vcc_vmx.vmx_has_l1_flush_msr = 1;</span>
<span class="lineNum">    1024 </span>            :                 else
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                         ci-&gt;ci_vmm_cap.vcc_vmx.vmx_has_l1_flush_msr = 0;</span>
<span class="lineNum">    1026 </span>            : 
<span class="lineNum">    1027 </span>            :                 /*
<span class="lineNum">    1028 </span>            :                  * Certain CPUs may have the vulnerability remedied in
<span class="lineNum">    1029 </span>            :                  * hardware, check for that and override the setting
<span class="lineNum">    1030 </span>            :                  * calculated above.
<span class="lineNum">    1031 </span>            :                  */     
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                 if (ci-&gt;ci_feature_sefflags_edx &amp; SEFF0EDX_ARCH_CAP) {</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                         msr = rdmsr(MSR_ARCH_CAPABILITIES);</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                         if (msr &amp; ARCH_CAPABILITIES_SKIP_L1DFL_VMENTRY)</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                                 ci-&gt;ci_vmm_cap.vcc_vmx.vmx_has_l1_flush_msr =</span>
<span class="lineNum">    1036 </span>            :                                     VMX_SKIP_L1D_FLUSH;
<span class="lineNum">    1037 </span>            :                 }
<span class="lineNum">    1038 </span>            :         }
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1040 </span>            : #endif /* NVMM &gt; 0 */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
