<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Second European Design and Test Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Second European Design and Test Conference" title="Proceedings of the Second European Design and Test Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1997/EDTC-1997.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Second European Design and Test Conference</em><br/>ED&TC, 1997.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/date/1997">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Second+European+Design+and+Test+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{EDTC-1997,
	address       = "Paris, France",
	booktitle     = "{ED&TC}",
	publisher     = "{IEEE}",
	title         = "{Proceedings of the Second European Design and Test Conference}",
	year          = 1997,
}</pre>
</div>
<hr/>
<h3>Contents (114 items)</h3><dl class="toc"><div class="rbox"><span class="tag">18 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">14 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">14 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">11 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">11 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">10 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">10 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">7 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">6 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">6 ×<a href="tag/fault.html">#fault</a></span><br/></div><dt><a href="EDTC-1997-DasdanMG.html">EDTC-1997-DasdanMG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>RATAN: A tool for rate analysis and rate constraint debugging for embedded systems (<abbr title="Ali Dasdan">AD</abbr>, <abbr title="Anmol Mathur">AM</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 2–6.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-PandaDN.html">EDTC-1997-PandaDN</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient utilization of scratch-pad memory in embedded processor applications (<abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 7–11.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-GirodiasC.html">EDTC-1997-GirodiasC</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Interface timing verification with delay correlation using constraint logic programming (<abbr title="Pierre Girodias">PG</abbr>, <abbr title="Eduard Cerny">EC</abbr>), pp. 12–19.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-HsiaoRP.html">EDTC-1997-HsiaoRP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Sequential circuit test generation using dynamic state traversal (<abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 22–28.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-DargelasGB.html">EDTC-1997-DargelasGB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MOSAIC: a multiple-strategy oriented sequential ATPG for integrated circuits (<abbr title="A. Dargelas">AD</abbr>, <abbr title="C. Gauthron">CG</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 29–36.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-CornoPRR.html">EDTC-1997-CornoPRR</a> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>New static compaction techniques of test sequences for sequential circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 37–43.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-BenabesKK.html">EDTC-1997-BenabesKK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A methodology for designing continuous-time sigma-delta modulators (<abbr title="Philippe Bénabès">PB</abbr>, <abbr title="Mansour Keramat">MK</abbr>, <abbr title="Richard Kielbasa">RK</abbr>), pp. 46–50.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-LuS.html">EDTC-1997-LuS</a></dt><dd>A CMOS low-voltage, high-gain op-amp (<abbr title="Guo-Neng Lu">GNL</abbr>, <abbr title="Gerard Sou">GS</abbr>), pp. 51–55.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-DonnayGSKLB.html">EDTC-1997-DonnayGSKLB</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-level synthesis of analog sensor interface front-ends (<abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>, <abbr title="Wim Kruiskamp">WK</abbr>, <abbr title="Domine Leenaerts">DL</abbr>, <abbr title="W. van Bokhoven">WvB</abbr>), pp. 56–60.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-NouraniP.html">EDTC-1997-NouraniP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Structural BIST insertion using behavioral test analysis (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 64–68.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-DufazaZ.html">EDTC-1997-DufazaZ</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On the generation of pseudo-deterministic two-patterns test sequence with LFSRs (<abbr title="Christian Dufaza">CD</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 69–76.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-KagarisT.html">EDTC-1997-KagarisT</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Cellular automata for generating deterministic test sequences (<abbr title="Dimitrios Kagaris">DK</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>), pp. 77–81.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-HertwigW.html">EDTC-1997-HertwigW</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast controllers for data dominated applications (<abbr title="Andre Hertwig">AH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 84–89.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-IwamaHKS.html">EDTC-1997-IwamaHKS</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Random benchmark circuits with controlled attributes (<abbr title="Kazuo Iwama">KI</abbr>, <abbr title="Kensuke Hino">KH</abbr>, <abbr title="Hiroyuki Kurokawa">HK</abbr>, <abbr title="Sunao Sawada">SS</abbr>), pp. 90–97.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-CortadellaKKLY.html">EDTC-1997-CortadellaKKLY</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 98–105.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-HofmannGSMMSKC.html">EDTC-1997-HofmannGSMMSKC</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Generation of the HDL-A-model of a micromembrane from its finite-element-description (<abbr title="Klaus Hofmann">KH</abbr>, <abbr title="Manfred Glesner">MG</abbr>, <abbr title="Nicu Sebe">NS</abbr>, <abbr title="A. Manolescu">AM</abbr>, <abbr title="Santiago Marco">SM</abbr>, <abbr title="Josep Samitier">JS</abbr>, <abbr title="Jean-Michel Karam">JMK</abbr>, <abbr title="Bernard Courtois">BC</abbr>), pp. 108–112.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-WunscheCSW.html">EDTC-1997-WunscheCSW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Microsystem design using simulator coupling (<abbr title="S. Wünsche">SW</abbr>, <abbr title="C. Clauss">CC</abbr>, <abbr title="Peter Schwarz">PS</abbr>, <abbr title="Frank Winkler">FW</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-RomanowiczLLRABMP.html">EDTC-1997-RomanowiczLLRABMP</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/transducer.html" title="transducer">#transducer</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Modeling and simulation of electromechanical transducers in microsystems using an analog hardware description language (<abbr title="B. Romanowicz">BR</abbr>, <abbr title="M. Laudon">ML</abbr>, <abbr title="P. Lerch">PL</abbr>, <abbr title="Philippe Renaud">PR</abbr>, <abbr title="Hans Peter Amann">HPA</abbr>, <abbr title="A. Boegli">AB</abbr>, <abbr title="Vincent Moser">VM</abbr>, <abbr title="Fausto Pellandini">FP</abbr>), pp. 119–123.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-SmeetsAEK.html">EDTC-1997-SmeetsAEK</a> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Delay management for programmable video signal processors (<abbr title="M. L. G. Smeets">MLGS</abbr>, <abbr title="Emile H. L. Aarts">EHLA</abbr>, <abbr title="Gerben Essink">GE</abbr>, <abbr title="Erwin A. de Kock">EAdK</abbr>), pp. 126–133.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-LiW.html">EDTC-1997-LiW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Hierarchical scheduling and allocation of multirate systems on heterogeneous multiprocessors (<abbr title="Yanbing Li">YL</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-LeupersM.html">EDTC-1997-LeupersM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Retargetable generation of code selectors from HDL processor models (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 140–144.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-BhattacharyaDS.html">EDTC-1997-BhattacharyaDS</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An RTL methodology to enable low overhead combinational testing (<abbr title="Subhrajit Bhattacharya">SB</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Bhaskar Sengupta">BS</abbr>), pp. 146–152.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-GuLKP.html">EDTC-1997-GuLKP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A controller testability analysis and enhancement technique (<abbr title="Xinli Gu">XG</abbr>, <abbr title="Erik Larsson">EL</abbr>, <abbr title="Krzysztof Kuchcinski">KK</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 153–157.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-FlottesPR.html">EDTC-1997-FlottesPR</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Analyzing testability from behavioral to RT level (<abbr title="Marie-Lise Flottes">MLF</abbr>, <abbr title="R. Pires">RP</abbr>, <abbr title="Bruno Rouzeyre">BR</abbr>), pp. 158–165.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-HettDB.html">EDTC-1997-HettDB</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Fast and efficient construction of BDDs by reordering based synthesis (<abbr title="Andreas Hett">AH</abbr>, <abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 168–175.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-CabodiCLQ.html">EDTC-1997-CabodiCLQ</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification and synthesis of counters based on symbolic techniques (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-KropfR.html">EDTC-1997-KropfR</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using MTBDDs for discrete timed symbolic model checking (<abbr title="Thomas Kropf">TK</abbr>, <abbr title="Jürgen Ruf">JR</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-FradinMD.html">EDTC-1997-FradinMD</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of 3D conjugate heat transfers in electronics (<abbr title="J. P. Fradin">JPF</abbr>, <abbr title="L. Molla">LM</abbr>, <abbr title="B. Desaunettes">BD</abbr>), pp. 190–194.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-TangelderDK.html">EDTC-1997-TangelderDK</a></dt><dd>Smart sensor system application: an integrated compass (<abbr title="Ronald J. W. T. Tangelder">RJWTT</abbr>, <abbr title="G. Diemel">GD</abbr>, <abbr title="Hans G. Kerkhoff">HGK</abbr>), pp. 195–199.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-LangDG.html">EDTC-1997-LangDG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Automatic transfer of parametric FEM models into CAD-layout formats for top-down design of microsystems (<abbr title="M. Lang">ML</abbr>, <abbr title="D. David">DD</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 200–204.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-CmarV.html">EDTC-1997-CmarV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Highly scalable parallel parametrizable architecture of the motion estimator (<abbr title="Radim Cmar">RC</abbr>, <abbr title="Serge Vernalde">SV</abbr>), pp. 208–212.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-RoyoML.html">EDTC-1997-RoyoML</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and implementation of a coprocessor for cryptography applications (<abbr title="Ander Royo">AR</abbr>, <abbr title="Javier Moran">JM</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), pp. 213–217.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-RiescoDMCSJ.html">EDTC-1997-RiescoDMCSJ</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the way to the 2.5 Gbits/s ATM network ATM multiplexer demultiplexer ASIC (<abbr title="J. Riesco">JR</abbr>, <abbr title="J. C. Diaz">JCD</abbr>, <abbr title="L. A. Merayo">LAM</abbr>, <abbr title="J. L. Conesa">JLC</abbr>, <abbr title="C. Santos">CS</abbr>, <abbr title="Eduardo Juárez Martínez">EJM</abbr>), pp. 218–222.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-Coudert.html">EDTC-1997-Coudert</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Solving graph optimization problems with ZBDDs (<abbr title="Olivier Coudert">OC</abbr>), pp. 224–228.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-SchollMHM.html">EDTC-1997-SchollMHM</a> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Minimizing ROBDD sizes of incompletely specified Boolean functionsby exploiting strong symmetries (<abbr title="Christoph Scholl">CS</abbr>, <abbr title="S. Melchior">SM</abbr>, <abbr title="Günter Hotz">GH</abbr>, <abbr title="Paul Molitor">PM</abbr>), pp. 229–234.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-WahbaB.html">EDTC-1997-WahbaB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Connection error location and correction in combinational circuits (<abbr title="Ayman M. Wahba">AMW</abbr>, <abbr title="Dominique Borrione">DB</abbr>), pp. 235–241.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-Fishburn.html">EDTC-1997-Fishburn</a></dt><dd>Shaping a VLSI wire to minimize Elmore delay (<abbr title="John P. Fishburn">JPF</abbr>), pp. 244–251.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-KunduG.html">EDTC-1997-KunduG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Inductance analysis of on-chip interconnects [deep submicron CMOS] (<abbr title="Sandip Kundu">SK</abbr>, <abbr title="Uttam Ghoshal">UG</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="EDTC-1997-GeigenmullerM.html">EDTC-1997-GeigenmullerM</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Cartesian multipole based numerical integration for 3D capacitance extraction (<abbr title="U. Geigenmüller">UG</abbr>, <abbr title="N. P. van der Meijs">NPvdM</abbr>), pp. 256–259.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="EDTC-1997-StopjakovaM.html">EDTC-1997-StopjakovaM</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>CCII+ current conveyor based BIC monitor for IDDQ testing of complex CMOS circuits (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), pp. 266–270.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-Sachdev.html">EDTC-1997-Sachdev</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Deep sub-micron IDDQ testing: issues and solutions (<abbr title="Manoj Sachdev">MS</abbr>), pp. 271–278.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-LaquaiRW.html">EDTC-1997-LaquaiRW</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A production-oriented measurement method for fast and exhaustive Iddq tests (<abbr title="B. Laquai">BL</abbr>, <abbr title="H. Richter">HR</abbr>, <abbr title="H. Werkmann">HW</abbr>), pp. 279–286.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-JhaD.html">EDTC-1997-JhaD</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>Library mapping for memories (<abbr title="Pradip K. Jha">PKJ</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 288–292.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-MirandaKCM.html">EDTC-1997-MirandaKCM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Architectural exploration and optimization for counter based hardware address generation (<abbr title="Miguel Miranda">MM</abbr>, <abbr title="M. Kaspar">MK</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 293–298.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-XuK.html">EDTC-1997-XuK</a> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>RTL synthesis with physical and controller information (<abbr title="Min Xu">MX</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 299–303.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-SeongK.html">EDTC-1997-SeongK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Two-way partitioning based on direction vector [layout design] (<abbr title="K. S. Seong">KSS</abbr>, <abbr title="C. M. Kyung">CMK</abbr>), pp. 306–310.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-LiuS.html">EDTC-1997-LiuS</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Multi-layer chip-level global routing using an efficient graph-based Steiner tree heuristic (<abbr title="Le-Chin Eugene Liu">LCEL</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 311–318.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-TsengS.html">EDTC-1997-TsengS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A gridless multi-layer router for standard cell circuits using CTM cells (<abbr title="Hsiao-Ping Tseng">HPT</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 319–326.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-ChakrabortyM.html">EDTC-1997-ChakrabortyM</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A programmable boundary scan technique for board-level, parallel functional duplex march testing of word-oriented multiport static RAMs (<abbr title="Kanad Chakraborty">KC</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 330–334.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-DuarteNBZ.html">EDTC-1997-DuarteNBZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Fault-secure shifter design: results and implementations (<abbr title="Ricardo de Oliveira Duarte">RdOD</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Hakim Bederr">HB</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 335–341.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-HuangW.html">EDTC-1997-HuangW</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>High-speed C-testable systolic array design for Galois-field inversion (<abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 342–346.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-ArabiK.html">EDTC-1997-ArabiK</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient and accurate testing of analog-to-digital converters using oscillation-test method (<abbr title="Karim Arabi">KA</abbr>, <abbr title="Bozena Kaminska">BK</abbr>), pp. 348–352.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-VriesZBR.html">EDTC-1997-VriesZBR</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Built-in self-test methodology for A/D converters (<abbr title="R. de Vries">RdV</abbr>, <abbr title="Taco Zwemstra">TZ</abbr>, <abbr title="E. M. J. G. Bruls">EMJGB</abbr>, <abbr title="Paul P. L. Regtien">PPLR</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-Lee.html">EDTC-1997-Lee</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Reconfigurable data converter as a building block for mixed-signal test (<abbr title="E. K. F. Lee">EKFL</abbr>), pp. 359–363.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-WalkerG.html">EDTC-1997-WalkerG</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>VHDL extensions for complex transmission line simulation (<abbr title="Peter Walker">PW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 368–372.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-ShojiHSKN.html">EDTC-1997-ShojiHSKN</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Acceleration of behavioral simulation on simulation specific machines (<abbr title="Minoru Shoji">MS</abbr>, <abbr title="Fumiyasu Hirose">FH</abbr>, <abbr title="Shintaro Shimogori">SS</abbr>, <abbr title="Satoshi Kowatari">SK</abbr>, <abbr title="Hiroshi Nagai">HN</abbr>), pp. 373–377.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-WalkerG97a.html">EDTC-1997-WalkerG97a</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exploiting temporal independence in distributed preemptive circuit simulation (<abbr title="Peter Walker">PW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 378–382.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-WalczowskiNWS.html">EDTC-1997-WalczowskiNWS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/web.html" title="web">#web</a></span></dt><dd>Analogue layout generation by World Wide Web server-based agents (<abbr title="Les T. Walczowski">LTW</abbr>, <abbr title="D. Nalbantis">DN</abbr>, <abbr title="W. A. J. Waller">WAJW</abbr>, <abbr title="Keng-Hua Shi">KHS</abbr>), pp. 384–388.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-PrietoRQH.html">EDTC-1997-PrietoRQH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A performance-driven placement algorithm with simultaneous Place&amp;Route optimization for analog ICs (<abbr title="Juan A. Prieto">JAP</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="José M. Quintana">JMQ</abbr>, <abbr title="José Luis Huertas">JLH</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-Garcia-VargasGFR.html">EDTC-1997-Garcia-VargasGFR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An algorithm for numerical reference generation in symbolic analysis of large analog circuits (<abbr title="Ignacio Garcia-Vargas">IGV</abbr>, <abbr title="Mariano Galan">MG</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 395–399.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-BoglioloBM.html">EDTC-1997-BoglioloBM</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Adaptive least mean square behavioral power modeling (<abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 404–410.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-GavrilovGRBJV.html">EDTC-1997-GavrilovGRBJV</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast power loss calculation for digital static CMOS circuits (<abbr title="Sergey Gavrilov">SG</abbr>, <abbr title="Alexey Glebov">AG</abbr>, <abbr title="S. Rusakov">SR</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Larry G. Jones">LGJ</abbr>, <abbr title="Gopalakrishnan Vijayan">GV</abbr>), pp. 411–415.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-SaxenaNH.html">EDTC-1997-SaxenaNH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>Monte-Carlo approach for power estimation in sequential circuits (<abbr title="Vikram Saxena">VS</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 416–420.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-ChiusanoCPR.html">EDTC-1997-ChiusanoCPR</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Hybrid symbolic-explicit techniques for the graph coloring problem (<abbr title="Silvia Chiusano">SC</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 422–426.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-EisenbieglerKB.html">EDTC-1997-EisenbieglerKB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>A constructive approach towards correctness of synthesis-application within retiming (<abbr title="Dirk Eisenbiegler">DE</abbr>, <abbr title="Ramayya Kumar">RK</abbr>, <abbr title="Christian Blumenröhr">CB</abbr>), pp. 427–431.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-HendricxC.html">EDTC-1997-HendricxC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A symbolic core approach to the formal verification of integrated mixed-mode applications (<abbr title="Stefan Hendricx">SH</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>), pp. 432–436.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-BolchiniSS.html">EDTC-1997-BolchiniSS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel methodology for designing TSC networks based on the parity bit code (<abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 440–444.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-FavalliM.html">EDTC-1997-FavalliM</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing scheme for IC’s clocks (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 445–449.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-PaschalisGGK.html">EDTC-1997-PaschalisGGK</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A totally self-checking 1-out-of-3 code error indicator (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Nikolaos Gaitanis">NG</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Panagiotis Kostarakis">PK</abbr>), pp. 450–454.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-GovindarajanV.html">EDTC-1997-GovindarajanV</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Cone-based clustering heuristic for list-scheduling algorithms (<abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 456–462.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-HerrmannE.html">EDTC-1997-HerrmannE</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Register synthesis for speculative computation (<abbr title="Dirk Herrmann">DH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 463–467.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-VerhaeghLAM.html">EDTC-1997-VerhaeghLAM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Multidimensional periodic scheduling: a solution approach (<abbr title="Wim F. J. Verhaegh">WFJV</abbr>, <abbr title="Paul E. R. Lippens">PERL</abbr>, <abbr title="Emile H. L. Aarts">EHLA</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>), pp. 468–474.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-ThoenSJGM.html">EDTC-1997-ThoenSJGM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Multi-thread graph: a system model for real-time embedded software synthesis (<abbr title="Filip Thoen">FT</abbr>, <abbr title="J. Van Der Steen">JVDS</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Gert Goossens">GG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 476–481.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-GrotkerSM.html">EDTC-1997-GrotkerSM</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PCC: a modeling technique for mixed control/data flow systems (<abbr title="Thorsten Grötker">TG</abbr>, <abbr title="Rainer Schoenen">RS</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 482–486.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-Vahid.html">EDTC-1997-Vahid</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>Procedure cloning: a transformation for improved system-level functional partitioning (<abbr title="Frank Vahid">FV</abbr>), pp. 487–492.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-NarayananSKLB.html">EDTC-1997-NarayananSKLB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A fault diagnosis methodology for the UltraSPARCTM-I microprocessor (<abbr title="Sridhar Narayanan">SN</abbr>, <abbr title="R. Srinivasan">RS</abbr>, <abbr title="R. P. Kunda">RPK</abbr>, <abbr title="Marc E. Levitt">MEL</abbr>, <abbr title="Saied Bozorgui-Nesbat">SBN</abbr>), pp. 494–500.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-SousaC.html">EDTC-1997-SousaC</a></dt><dd>Improved diagnosis of realistic interconnect shorts (<abbr title="José T. de Sousa">JTdS</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>), pp. 501–505.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-PomeranzR.html">EDTC-1997-PomeranzR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On improving genetic optimization based test generation (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 506–511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-BeniniMMPS.html">EDTC-1997-BeniniMMPS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 514–520.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-SurtiCT.html">EDTC-1997-SurtiCT</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low power FSM design using Huffman-style encoding (<abbr title="Prasoon Surti">PS</abbr>, <abbr title="Liang-Fang Chao">LFC</abbr>, <abbr title="Akhilesh Tyagi">AT</abbr>), pp. 521–525.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-ChoiH.html">EDTC-1997-ChoiH</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Improving the accuracy of support-set finding method for power estimation of combinational circuits (<abbr title="Hoon Choi">HC</abbr>, <abbr title="Seung Ho Hwang">SHH</abbr>), pp. 526–530.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-GibsonA.html">EDTC-1997-GibsonA</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Practical concurrent ASIC and system design and verification (<abbr title="I. Gibson">IG</abbr>, <abbr title="C. Amies">CA</abbr>), pp. 532–536.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-Schneider.html">EDTC-1997-Schneider</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A methodology for hardware architecture trade-off at different levels of abstraction (<abbr title="C. Schneider">CS</abbr>), pp. 537–541.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-SchaumontVREB.html">EDTC-1997-SchaumontVREB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Luc Rijnders">LR</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 542–546.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-DrechslerHSHB.html">EDTC-1997-DrechslerHSHB</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of 2-level AND/EXOR circuits (<abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Harry Hengster">HH</abbr>, <abbr title="Horst Schäfer">HS</abbr>, <abbr title="Joachim Hartmann">JH</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-PomeranzR97a.html">EDTC-1997-PomeranzR97a</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On the use of reset to increase the testability of interconnected finite-state machines (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-BensoPRRU.html">EDTC-1997-BensoPRRU</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>A new approach to build a low-level malicious fault list starting from high-level description and alternative graphs (<abbr title="Alfredo Benso">AB</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Raimund Ubar">RU</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-RenovellAB.html">EDTC-1997-RenovellAB</a></dt><dd>On-chip analog output response compaction (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 568–572.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="EDTC-1997-OlbrichGARC.html">EDTC-1997-OlbrichGARC</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>A new quality estimation methodology for mixed-signal and analogue ICs (<abbr title="Thomas Olbrich">TO</abbr>, <abbr title="Ian A. Grout">IAG</abbr>, <abbr title="Y. E. Aimine">YEA</abbr>, <abbr title="Andrew M. D. Richardson">AMDR</abbr>, <abbr title="J. Contensou">JC</abbr>), pp. 573–580.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="EDTC-1997-KaalK.html">EDTC-1997-KaalK</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Compact structural test generation for analog macros (<abbr title="V. Kaal">VK</abbr>, <abbr title="Hans G. Kerkhoff">HGK</abbr>), pp. 581–587.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-CrenshawS.html">EDTC-1997-CrenshawS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate high level datapath power estimation (<abbr title="Jim E. Crenshaw">JEC</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 590–596.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="EDTC-1997-ManichF.html">EDTC-1997-ManichF</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model (<abbr title="Salvador Manich">SM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-TurgisDPA.html">EDTC-1997-TurgisDPA</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Internal power modelling and minimization in CMOS inverters (<abbr title="S. Turgis">ST</abbr>, <abbr title="Jean Michel Daga">JMD</abbr>, <abbr title="Josep M. Portal">JMP</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 603–608.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="EDTC-1997-FauraHKCAI.html">EDTC-1997-FauraHKCAI</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A new field programmable system-on-a-chip for mixed signal integration (<abbr title="Julio Faura">JF</abbr>, <abbr title="C. Horton">CH</abbr>, <abbr title="B. Krah">BK</abbr>, <abbr title="Joan Cabestany">JC</abbr>, <abbr title="M. A. Aguirre">MAA</abbr>, <abbr title="Josep Maria Insenser">JMI</abbr>), p. 610.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-LeijtenMTJ.html">EDTC-1997-LeijtenMTJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PROPHID: a data-driven multi-processor architecture for high-performance DSP (<abbr title="Jeroen A. J. Leijten">JAJL</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), p. 611.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-LiemPJ.html">EDTC-1997-LiemPJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ReCode: the design and re-design of the instruction codes for embedded instruction-set processors (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), p. 612.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-RowekampP.html">EDTC-1997-RowekampP</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>A real-time smart sensor system for visual motion estimation (<abbr title="T. Rowekamp">TR</abbr>, <abbr title="L. Peters">LP</abbr>), p. 613.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-Gonzalez-TorresMH.html">EDTC-1997-Gonzalez-TorresMH</a> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Full custom chip set for high speed serial communications up to 2.48 Gbit/s (<abbr title="J. Gonzalez-Torres">JGT</abbr>, <abbr title="P. A. Mateos">PAM</abbr>, <abbr title="J. M. Hernandez">JMH</abbr>), p. 614.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-KarthikeyanN.html">EDTC-1997-KarthikeyanN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>An asynchronous architecture for digital signal processors (<abbr title="M. R. Karthikeyan">MRK</abbr>, <abbr title="Soumitra Kumar Nandy">SKN</abbr>), p. 615.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-IhsD.html">EDTC-1997-IhsD</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Test synthesis for DC test of switched-capacitors circuits (<abbr title="Hassan Ihs">HI</abbr>, <abbr title="Christian Dufaza">CD</abbr>), p. 616.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-SzekelyPPRC.html">EDTC-1997-SzekelyPPRC</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SISSSI-A tool for dynamic electro-thermal simulation of analog VLSI cells (<abbr title="Vladimir Székely">VS</abbr>, <abbr title="A. Pahi">AP</abbr>, <abbr title="András Poppe">AP</abbr>, <abbr title="Márta Rencz">MR</abbr>, <abbr title="A. Csendes">AC</abbr>), p. 617.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-ZarnikNM.html">EDTC-1997-ZarnikNM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design of oscillation-based test structures for active RC filters (<abbr title="Marina Santo Zarnik">MSZ</abbr>, <abbr title="Franc Novak">FN</abbr>, <abbr title="Srecko Macek">SM</abbr>), p. 618.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-BeckmannH.html">EDTC-1997-BeckmannH</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using constraint logic programming in memory synthesis for general purpose computers (<abbr title="Renate Beckmann">RB</abbr>, <abbr title="Jürgen Herrmann">JH</abbr>), p. 619.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-OzimekVT.html">EDTC-1997-OzimekVT</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal scheduling for fast systolic array implementations (<abbr title="Igor Ozimek">IO</abbr>, <abbr title="R. Verlic">RV</abbr>, <abbr title="Jurij F. Tasic">JFT</abbr>), p. 620.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-MignotteP.html">EDTC-1997-MignotteP</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Scheduling using mixed arithmetic: an ILP formulation (<abbr title="Anne Mignotte">AM</abbr>, <abbr title="Olivier Peyran">OP</abbr>), p. 621.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-WalrathVB.html">EDTC-1997-WalrathVB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/partial%20evaluation.html" title="partial evaluation">#partial evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Performance verification using partial evaluation and interval analysis (<abbr title="Jeffrey Walrath">JW</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="W. Bradley">WB</abbr>), p. 622.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-UrsuGZ.html">EDTC-1997-UrsuGZ</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Design and verification of the sequential systems automata using temporal logic specifications (<abbr title="A. Ursu">AU</abbr>, <abbr title="G. Gruita">GG</abbr>, <abbr title="S. Zaporojan">SZ</abbr>), p. 623.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-WolfK.html">EDTC-1997-WolfK</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>Application independent module generation in analog layouts (<abbr title="Markus Wolf">MW</abbr>, <abbr title="Ulrich Kleine">UK</abbr>), p. 624.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-AbdullaRK.html">EDTC-1997-AbdullaRK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A scheme for multiple on-chip signature checking for embedded SRAMs (<abbr title="Mohammed Fadle Abdulla">MFA</abbr>, <abbr title="C. P. Ravikumar">CPR</abbr>, <abbr title="Anshul Kumar">AK</abbr>), p. 625.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-HigamiK.html">EDTC-1997-HigamiK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Design of partially parallel scan chain (<abbr title="Yoshinobu Higami">YH</abbr>, <abbr title="Kozo Kinoshita">KK</abbr>), p. 626.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-GoorGYM.html">EDTC-1997-GoorGYM</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>March LA: a test for linked memory faults (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="Georgi Gaydadjiev">GG</abbr>, <abbr title="Vyacheslav N. Yarmolik">VNY</abbr>, <abbr title="V. G. Mikitjuk">VGM</abbr>), p. 627.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-BlantonH.html">EDTC-1997-BlantonH</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>The input pattern fault model and its application (<abbr title="Ronald D. Blanton">RDB</abbr>, <abbr title="John P. Hayes">JPH</abbr>), p. 628.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-SvajdaSM.html">EDTC-1997-SvajdaSM</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A monolithic off-chip IDDQ monitor (<abbr title="M. Svajda">MS</abbr>, <abbr title="B. Straka">BS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), p. 629.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="EDTC-1997-Kristof.html">EDTC-1997-Kristof</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/idea.html" title="idea">#idea</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Extension of the boundary-scan architecture and new idea of BIST for more effective testing and self-testing of interconnections (<abbr title="Adam Kristof">AK</abbr>), p. 630.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>