

================================================================
== Vitis HLS Report for 'Loop_1_proc1'
================================================================
* Date:           Wed Apr 12 06:47:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1797|     2318|  17.970 us|  23.180 us|  1797|  2318|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_1_proc1_Pipeline_1_fu_130      |Loop_1_proc1_Pipeline_1      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_Loop_1_proc1_Pipeline_loadA_fu_136  |Loop_1_proc1_Pipeline_loadA  |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_Loop_1_proc1_Pipeline_ps_i_fu_144   |Loop_1_proc1_Pipeline_ps_i   |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |     1536|     1536|        24|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    4300|   2151|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    198|    -|
|Register         |        -|    -|     536|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   48|    4836|   2384|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   21|       4|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_Loop_1_proc1_Pipeline_1_fu_130      |Loop_1_proc1_Pipeline_1      |        0|   0|    11|   243|    0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_136  |Loop_1_proc1_Pipeline_loadA  |        0|   0|   511|   382|    0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_144   |Loop_1_proc1_Pipeline_ps_i   |        0|  48|  3778|  1526|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        0|  48|  4300|  2151|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |Loop_1_proc1_A_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                              |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_193_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_173_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_fu_187_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  35|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |AB_address0  |  14|          3|    4|         12|
    |AB_ce0       |  14|          3|    1|          3|
    |AB_ce1       |   9|          2|    1|          2|
    |AB_d0        |  14|          3|  512|       1536|
    |AB_we0       |  14|          3|   64|        192|
    |A_address0   |  14|          3|   10|         30|
    |A_ce0        |  14|          3|    1|          3|
    |A_ce1        |   9|          2|    1|          2|
    |A_we0        |   9|          2|    1|          2|
    |A_we1        |   9|          2|    1|          2|
    |Arows_read   |   9|          2|    1|          2|
    |Bcols_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm    |  42|          8|    1|          8|
    |ap_done      |   9|          2|    1|          2|
    |k_fu_114     |   9|          2|    7|         14|
    +-------------+----+-----------+-----+-----------+
    |Total        | 198|         42|  607|       1812|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_1_fu_130_ap_start_reg      |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_144_ap_start_reg   |   1|   0|    1|          0|
    |k_fu_114                                             |   7|   0|    7|          0|
    |tempB_a_1_reg_412                                    |  32|   0|   32|          0|
    |tempB_a_reg_397                                      |  32|   0|   32|          0|
    |tmp_13_reg_417                                       |  32|   0|   32|          0|
    |tmp_14_reg_422                                       |  32|   0|   32|          0|
    |tmp_15_reg_427                                       |  32|   0|   32|          0|
    |tmp_16_reg_432                                       |  32|   0|   32|          0|
    |tmp_17_reg_437                                       |  32|   0|   32|          0|
    |tmp_18_reg_442                                       |  32|   0|   32|          0|
    |tmp_19_reg_447                                       |  32|   0|   32|          0|
    |tmp_20_reg_452                                       |  32|   0|   32|          0|
    |tmp_21_reg_457                                       |  32|   0|   32|          0|
    |tmp_22_reg_462                                       |  32|   0|   32|          0|
    |tmp_23_reg_467                                       |  32|   0|   32|          0|
    |tmp_24_reg_472                                       |  32|   0|   32|          0|
    |trunc_ln145_2_reg_402                                |  32|   0|   32|          0|
    |trunc_ln145_3_reg_407                                |  32|   0|   32|          0|
    |trunc_ln23_reg_392                                   |   6|   0|    6|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 536|   0|  536|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|AB_address0    |  out|    4|   ap_memory|            AB|         array|
|AB_ce0         |  out|    1|   ap_memory|            AB|         array|
|AB_we0         |  out|   64|   ap_memory|            AB|         array|
|AB_d0          |  out|  512|   ap_memory|            AB|         array|
|AB_address1    |  out|    4|   ap_memory|            AB|         array|
|AB_ce1         |  out|    1|   ap_memory|            AB|         array|
|AB_q1          |   in|  512|   ap_memory|            AB|         array|
|it             |   in|   32|     ap_none|            it|        scalar|
|Arows_dout     |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n  |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read     |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout     |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n  |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read     |  out|    1|     ap_fifo|         Bcols|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i512 %AB"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %AB"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 12 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i512 %AB"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %it_read" [E:/Xilinx/Vitis/LabB/solution4/directives.tcl:8]   --->   Operation 14 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_eq  i2 %trunc_ln8, i2 0" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 15 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.end, void %for.cond.preheader" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 16 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 18 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty_106 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_106' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 21 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 22 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 0, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 23 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond13" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 24 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 25 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (1.48ns)   --->   "%icmp_ln23 = icmp_eq  i7 %k_1, i7 64" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 26 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 27 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %k_1, i7 1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 28 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %ps_i, void %for.cond52.exitStub" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 29 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %k_1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 30 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln23, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.73>
ST_6 : Operation 33 [1/1] (3.47ns)   --->   "%Bcols_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Bcols" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'Bcols_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%tempB_a = trunc i512 %Bcols_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'trunc' 'tempB_a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'partselect' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%tempB_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'tempB_a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (3.25ns)   --->   "%call_ln23 = call void @Loop_1_proc1_Pipeline_ps_i, i6 %trunc_ln23, i512 %AB, i32 %tempB_a, i32 %tempB_a_1, i32 %tmp_13, i32 %tmp_14, i32 %tmp_15, i32 %tmp_16, i32 %tmp_17, i32 %tmp_18, i32 %tmp_19, i32 %tmp_20, i32 %tmp_21, i32 %tmp_22, i32 %tmp_23, i32 %tmp_24, i32 %trunc_ln145_2, i32 %trunc_ln145_3, i32 %A" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 50 'call' 'call_ln23' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln23 = call void @Loop_1_proc1_Pipeline_ps_i, i6 %trunc_ln23, i512 %AB, i32 %tempB_a, i32 %tempB_a_1, i32 %tmp_13, i32 %tmp_14, i32 %tmp_15, i32 %tmp_16, i32 %tmp_17, i32 %tmp_18, i32 %tmp_19, i32 %tmp_20, i32 %tmp_21, i32 %tmp_22, i32 %tmp_23, i32 %tmp_24, i32 %trunc_ln145_2, i32 %trunc_ln145_3, i32 %A" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 52 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond13" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 53 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
it_read                    (read                  ) [ 00000000]
call_ln0                   (call                  ) [ 00000000]
trunc_ln8                  (trunc                 ) [ 00000000]
icmp_ln13                  (icmp                  ) [ 00111000]
br_ln13                    (br                    ) [ 00000000]
empty                      (wait                  ) [ 00000000]
call_ln0                   (call                  ) [ 00000000]
empty_106                  (wait                  ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
k                          (alloca                ) [ 00001111]
store_ln23                 (store                 ) [ 00000000]
br_ln23                    (br                    ) [ 00000000]
k_1                        (load                  ) [ 00000000]
icmp_ln23                  (icmp                  ) [ 00000111]
empty_107                  (speclooptripcount     ) [ 00000000]
add_ln23                   (add                   ) [ 00000000]
br_ln23                    (br                    ) [ 00000000]
trunc_ln23                 (trunc                 ) [ 00000011]
store_ln23                 (store                 ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
Bcols_read                 (read                  ) [ 00000000]
tempB_a                    (trunc                 ) [ 00000001]
trunc_ln145_2              (partselect            ) [ 00000001]
trunc_ln145_3              (partselect            ) [ 00000001]
tempB_a_1                  (partselect            ) [ 00000001]
tmp_13                     (partselect            ) [ 00000001]
tmp_14                     (partselect            ) [ 00000001]
tmp_15                     (partselect            ) [ 00000001]
tmp_16                     (partselect            ) [ 00000001]
tmp_17                     (partselect            ) [ 00000001]
tmp_18                     (partselect            ) [ 00000001]
tmp_19                     (partselect            ) [ 00000001]
tmp_20                     (partselect            ) [ 00000001]
tmp_21                     (partselect            ) [ 00000001]
tmp_22                     (partselect            ) [ 00000001]
tmp_23                     (partselect            ) [ 00000001]
tmp_24                     (partselect            ) [ 00000001]
specloopname_ln144         (specloopname          ) [ 00000000]
call_ln23                  (call                  ) [ 00000000]
br_ln23                    (br                    ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="it">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Arows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Bcols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_loadA"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_ps_i"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="k_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="it_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Bcols_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="512" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bcols_read/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_Loop_1_proc1_Pipeline_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="512" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_Loop_1_proc1_Pipeline_loadA_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="512" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_Loop_1_proc1_Pipeline_ps_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="1"/>
<pin id="147" dir="0" index="2" bw="512" slack="0"/>
<pin id="148" dir="0" index="3" bw="32" slack="0"/>
<pin id="149" dir="0" index="4" bw="32" slack="0"/>
<pin id="150" dir="0" index="5" bw="32" slack="0"/>
<pin id="151" dir="0" index="6" bw="32" slack="0"/>
<pin id="152" dir="0" index="7" bw="32" slack="0"/>
<pin id="153" dir="0" index="8" bw="32" slack="0"/>
<pin id="154" dir="0" index="9" bw="32" slack="0"/>
<pin id="155" dir="0" index="10" bw="32" slack="0"/>
<pin id="156" dir="0" index="11" bw="32" slack="0"/>
<pin id="157" dir="0" index="12" bw="32" slack="0"/>
<pin id="158" dir="0" index="13" bw="32" slack="0"/>
<pin id="159" dir="0" index="14" bw="32" slack="0"/>
<pin id="160" dir="0" index="15" bw="32" slack="0"/>
<pin id="161" dir="0" index="16" bw="32" slack="0"/>
<pin id="162" dir="0" index="17" bw="32" slack="0"/>
<pin id="163" dir="0" index="18" bw="32" slack="0"/>
<pin id="164" dir="0" index="19" bw="32" slack="0"/>
<pin id="165" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln8_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln13_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln23_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="7" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln23_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln23_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln23_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="1"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tempB_a_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="512" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tempB_a/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln145_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="512" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="0" index="3" bw="10" slack="0"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln145_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="512" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="0" index="3" bw="10" slack="0"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tempB_a_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="512" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tempB_a_1/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_13_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="512" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_14_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="512" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="8" slack="0"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_15_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="512" slack="0"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="0" index="3" bw="9" slack="0"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_16_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="512" slack="0"/>
<pin id="282" dir="0" index="2" bw="9" slack="0"/>
<pin id="283" dir="0" index="3" bw="9" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_17_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="512" slack="0"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="0" index="3" bw="9" slack="0"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_18_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="512" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="0" index="3" bw="9" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_19_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="512" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="0" index="3" bw="10" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_20_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="512" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="0" index="3" bw="10" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_21_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="512" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="0"/>
<pin id="338" dir="0" index="3" bw="10" slack="0"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_22_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="512" slack="0"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="0" index="3" bw="10" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_23_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="512" slack="0"/>
<pin id="359" dir="0" index="2" bw="10" slack="0"/>
<pin id="360" dir="0" index="3" bw="10" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_24_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="512" slack="0"/>
<pin id="370" dir="0" index="2" bw="10" slack="0"/>
<pin id="371" dir="0" index="3" bw="10" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln13_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="382" class="1005" name="k_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="392" class="1005" name="trunc_ln23_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="1"/>
<pin id="394" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tempB_a_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempB_a "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln145_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln145_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_3 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tempB_a_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempB_a_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_13_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_14_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_15_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_16_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_17_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_18_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_19_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_20_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_21_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_22_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_23_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_24_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="166"><net_src comp="108" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="144" pin=19"/></net>

<net id="172"><net_src comp="118" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="184" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="193" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="124" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="124" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="223"><net_src comp="213" pin="4"/><net_sink comp="144" pin=17"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="124" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="234"><net_src comp="224" pin="4"/><net_sink comp="144" pin=18"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="124" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="245"><net_src comp="235" pin="4"/><net_sink comp="144" pin=4"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="124" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="256"><net_src comp="246" pin="4"/><net_sink comp="144" pin=5"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="124" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="257" pin="4"/><net_sink comp="144" pin=6"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="124" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="278"><net_src comp="268" pin="4"/><net_sink comp="144" pin=7"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="124" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="289"><net_src comp="279" pin="4"/><net_sink comp="144" pin=8"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="124" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="78" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="300"><net_src comp="290" pin="4"/><net_sink comp="144" pin=9"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="124" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="82" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="311"><net_src comp="301" pin="4"/><net_sink comp="144" pin=10"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="124" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="312" pin="4"/><net_sink comp="144" pin=11"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="124" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="90" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="333"><net_src comp="323" pin="4"/><net_sink comp="144" pin=12"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="124" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="94" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="344"><net_src comp="334" pin="4"/><net_sink comp="144" pin=13"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="124" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="96" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="98" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="355"><net_src comp="345" pin="4"/><net_sink comp="144" pin=14"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="124" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="100" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="102" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="366"><net_src comp="356" pin="4"/><net_sink comp="144" pin=15"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="124" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="104" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="106" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="377"><net_src comp="367" pin="4"/><net_sink comp="144" pin=16"/></net>

<net id="381"><net_src comp="173" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="114" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="395"><net_src comp="199" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="400"><net_src comp="208" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="405"><net_src comp="213" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="144" pin=17"/></net>

<net id="410"><net_src comp="224" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="144" pin=18"/></net>

<net id="415"><net_src comp="235" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="420"><net_src comp="246" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="425"><net_src comp="257" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="144" pin=6"/></net>

<net id="430"><net_src comp="268" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="144" pin=7"/></net>

<net id="435"><net_src comp="279" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="440"><net_src comp="290" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="144" pin=9"/></net>

<net id="445"><net_src comp="301" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="144" pin=10"/></net>

<net id="450"><net_src comp="312" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="144" pin=11"/></net>

<net id="455"><net_src comp="323" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="144" pin=12"/></net>

<net id="460"><net_src comp="334" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="144" pin=13"/></net>

<net id="465"><net_src comp="345" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="144" pin=14"/></net>

<net id="470"><net_src comp="356" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="144" pin=15"/></net>

<net id="475"><net_src comp="367" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="144" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {1 2 6 7 }
	Port: Arows | {}
	Port: Bcols | {}
	Port: A | {2 3 }
 - Input state : 
	Port: Loop_1_proc1 : AB | {6 7 }
	Port: Loop_1_proc1 : it | {2 }
	Port: Loop_1_proc1 : Arows | {2 3 }
	Port: Loop_1_proc1 : Bcols | {6 }
	Port: Loop_1_proc1 : A | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
	State 4
		store_ln23 : 1
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		trunc_ln23 : 1
		store_ln23 : 2
	State 6
		call_ln23 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |   grp_Loop_1_proc1_Pipeline_1_fu_130   |    0    |    0    |    9    |    38   |
|   call   | grp_Loop_1_proc1_Pipeline_loadA_fu_136 |    0    |  9.2152 |   506   |   239   |
|          |  grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |    48   |  1.588  |   4228  |   1455  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln13_fu_173            |    0    |    0    |    0    |    8    |
|          |            icmp_ln23_fu_187            |    0    |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln23_fu_193            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |           it_read_read_fu_118          |    0    |    0    |    0    |    0    |
|          |         Bcols_read_read_fu_124         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln8_fu_169            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln23_fu_199           |    0    |    0    |    0    |    0    |
|          |             tempB_a_fu_208             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          trunc_ln145_2_fu_213          |    0    |    0    |    0    |    0    |
|          |          trunc_ln145_3_fu_224          |    0    |    0    |    0    |    0    |
|          |            tempB_a_1_fu_235            |    0    |    0    |    0    |    0    |
|          |              tmp_13_fu_246             |    0    |    0    |    0    |    0    |
|          |              tmp_14_fu_257             |    0    |    0    |    0    |    0    |
|          |              tmp_15_fu_268             |    0    |    0    |    0    |    0    |
|          |              tmp_16_fu_279             |    0    |    0    |    0    |    0    |
|partselect|              tmp_17_fu_290             |    0    |    0    |    0    |    0    |
|          |              tmp_18_fu_301             |    0    |    0    |    0    |    0    |
|          |              tmp_19_fu_312             |    0    |    0    |    0    |    0    |
|          |              tmp_20_fu_323             |    0    |    0    |    0    |    0    |
|          |              tmp_21_fu_334             |    0    |    0    |    0    |    0    |
|          |              tmp_22_fu_345             |    0    |    0    |    0    |    0    |
|          |              tmp_23_fu_356             |    0    |    0    |    0    |    0    |
|          |              tmp_24_fu_367             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    48   | 10.8032 |   4743  |   1764  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln13_reg_378  |    1   |
|      k_reg_382      |    7   |
|  tempB_a_1_reg_412  |   32   |
|   tempB_a_reg_397   |   32   |
|    tmp_13_reg_417   |   32   |
|    tmp_14_reg_422   |   32   |
|    tmp_15_reg_427   |   32   |
|    tmp_16_reg_432   |   32   |
|    tmp_17_reg_437   |   32   |
|    tmp_18_reg_442   |   32   |
|    tmp_19_reg_447   |   32   |
|    tmp_20_reg_452   |   32   |
|    tmp_21_reg_457   |   32   |
|    tmp_22_reg_462   |   32   |
|    tmp_23_reg_467   |   32   |
|    tmp_24_reg_472   |   32   |
|trunc_ln145_2_reg_402|   32   |
|trunc_ln145_3_reg_407|   32   |
|  trunc_ln23_reg_392 |    6   |
+---------------------+--------+
|        Total        |   526  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p3  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p5  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p6  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p7  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p8  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p9  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p10 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p11 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p12 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p13 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p14 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p15 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p16 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p17 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_144 |  p18 |   2  |  32  |   64   ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |  1024  ||  25.408 ||   144   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   10   |  4743  |  1764  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |   526  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   36   |  5269  |  1908  |
+-----------+--------+--------+--------+--------+
