
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000190  00800200  00006c22  00006cb6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006c22  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000006f7  00800390  00800390  00006e46  2**0
                  ALLOC
  3 .stab         00013614  00000000  00000000  00006e48  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00009d62  00000000  00000000  0001a45c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  000241be  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  000241cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  0002532f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  000263a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  000263be  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 fc 02 	jmp	0x5f8	; 0x5f8 <__ctors_end>
       4:	0c 94 54 2f 	jmp	0x5ea8	; 0x5ea8 <__vector_1>
       8:	0c 94 86 2f 	jmp	0x5f0c	; 0x5f0c <__vector_2>
       c:	0c 94 b8 2f 	jmp	0x5f70	; 0x5f70 <__vector_3>
      10:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      14:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      18:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      1c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      20:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      24:	0c 94 22 2f 	jmp	0x5e44	; 0x5e44 <__vector_9>
      28:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      2c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      30:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      34:	0c 94 81 2d 	jmp	0x5b02	; 0x5b02 <__vector_13>
      38:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      3c:	0c 94 81 2d 	jmp	0x5b02	; 0x5b02 <__vector_13>
      40:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      44:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      48:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      4c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      50:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      54:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      58:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      5c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      60:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      64:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      68:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      6c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      70:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      74:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      78:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      7c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      80:	0c 94 b4 2d 	jmp	0x5b68	; 0x5b68 <__vector_32>
      84:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      88:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      8c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      90:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      94:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      98:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      9c:	0c 94 aa 0c 	jmp	0x1954	; 0x1954 <__vector_39>
      a0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      a4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      a8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      ac:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      b0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      b4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      b8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      bc:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      c0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      c4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      c8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      cc:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      d0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      d4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      d8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      dc:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      e0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      e4:	0c 94 96 10 	jmp	0x212c	; 0x212c <__vector_57>
      e8:	0c 94 87 10 	jmp	0x210e	; 0x210e <__vector_58>
      ec:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__vector_59>
      f0:	0c 94 47 11 	jmp	0x228e	; 0x228e <__vector_60>
      f4:	0c 94 48 10 	jmp	0x2090	; 0x2090 <__vector_61>
      f8:	0c 94 39 10 	jmp	0x2072	; 0x2072 <__vector_62>
      fc:	0c 94 27 10 	jmp	0x204e	; 0x204e <__vector_63>
     100:	0c 94 18 10 	jmp	0x2030	; 0x2030 <__vector_64>
     104:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     108:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     10c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     110:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     114:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     118:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     11c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     120:	c7 12       	cpse	r12, r23
     122:	d4 12       	cpse	r13, r20
     124:	e1 12       	cpse	r14, r17
     126:	ee 12       	cpse	r14, r30
     128:	fb 12       	cpse	r15, r27
     12a:	08 13       	cpse	r16, r24
     12c:	15 13       	cpse	r17, r21
     12e:	38 13       	cpse	r19, r24
     130:	46 13       	cpse	r20, r22
     132:	54 13       	cpse	r21, r20
     134:	62 13       	cpse	r22, r18
     136:	70 13       	cpse	r23, r16
     138:	7e 13       	cpse	r23, r30
     13a:	8c 13       	cpse	r24, r28
     13c:	af 13       	cpse	r26, r31
     13e:	b1 13       	cpse	r27, r17
     140:	b3 13       	cpse	r27, r19
     142:	b5 13       	cpse	r27, r21
     144:	b7 13       	cpse	r27, r23
     146:	b9 13       	cpse	r27, r25
     148:	bb 13       	cpse	r27, r27
     14a:	da 13       	cpse	r29, r26
     14c:	fd 13       	cpse	r31, r29
     14e:	21 14       	cp	r2, r1
     150:	44 14       	cp	r4, r4
     152:	67 14       	cp	r6, r7
     154:	8a 14       	cp	r8, r10
     156:	ad 14       	cp	r10, r13
     158:	e7 14       	cp	r14, r7
     15a:	f4 14       	cp	r15, r4
     15c:	01 15       	cp	r16, r1
     15e:	0e 15       	cp	r16, r14
     160:	1b 15       	cp	r17, r11
     162:	28 15       	cp	r18, r8
     164:	35 15       	cp	r19, r5
     166:	4e 15       	cp	r20, r14
     168:	5b 15       	cp	r21, r11
     16a:	68 15       	cp	r22, r8
     16c:	75 15       	cp	r23, r5
     16e:	82 15       	cp	r24, r2
     170:	8f 15       	cp	r24, r15
     172:	9c 15       	cp	r25, r12
     174:	da 1c       	adc	r13, r10
     176:	e0 1c       	adc	r14, r0
     178:	e3 1c       	adc	r14, r3
     17a:	e6 1c       	adc	r14, r6
     17c:	e9 1c       	adc	r14, r9
     17e:	ec 1c       	adc	r14, r12
     180:	f2 1c       	adc	r15, r2
     182:	ef 1c       	adc	r14, r15
     184:	f5 1c       	adc	r15, r5
     186:	f8 1c       	adc	r15, r8
     188:	fb 1c       	adc	r15, r11
     18a:	04 1d       	adc	r16, r4
     18c:	07 1d       	adc	r16, r7
     18e:	0a 1d       	adc	r16, r10
     190:	0d 1d       	adc	r16, r13
     192:	01 1d       	adc	r16, r1
     194:	d7 1c       	adc	r13, r7
     196:	dd 1c       	adc	r13, r13
     198:	10 1d       	adc	r17, r0
     19a:	13 1d       	adc	r17, r3
     19c:	fe 1c       	adc	r15, r14
     19e:	d4 1c       	adc	r13, r4
     1a0:	fc 1d       	adc	r31, r12
     1a2:	ff 1d       	adc	r31, r15
     1a4:	0a 1e       	adc	r0, r26
     1a6:	0f 1e       	adc	r0, r31
     1a8:	16 1e       	adc	r1, r22
     1aa:	1f 1e       	adc	r1, r31
     1ac:	22 1e       	adc	r2, r18
     1ae:	27 1e       	adc	r2, r23
     1b0:	2e 1e       	adc	r2, r30
     1b2:	37 1e       	adc	r3, r23

000001b4 <__trampolines_end>:
     1b4:	74 78       	andi	r23, 0x84	; 132
     1b6:	20 65       	ori	r18, 0x50	; 80
     1b8:	72 72       	andi	r23, 0x22	; 34
     1ba:	6f 72       	andi	r22, 0x2F	; 47
     1bc:	0d 0a       	sbc	r0, r29
	...

000001bf <__c.3776>:
     1bf:	46 61 69 6c 65 64 20 74 6f 20 72 65 67 69 73 74     Failed to regist
     1cf:	65 72 20 73 69 67 6e 61 6c 0d 0a 00                 er signal...

000001db <__c.3746>:
     1db:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     1eb:	74 69 6e 67 20 65 6e 61 62 6c 65 20 73 69 67 6e     ting enable sign
     1fb:	61 6c 20 66 61 69 6c 65 64 0d 0a 00                 al failed...

00000207 <__c.3744>:
     207:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     217:	74 69 6e 67 20 74 78 20 73 69 67 6e 61 6c 20 66     ting tx signal f
     227:	61 69 6c 65 64 0d 0a 00                             ailed...

0000022f <__c.3742>:
     22f:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     23f:	74 69 6e 67 20 72 78 20 73 69 67 6e 61 6c 20 66     ting rx signal f
     24f:	61 69 6c 65 64 0d 0a 00                             ailed...

00000257 <__c.3717>:
     257:	54 44 4d 41 20 54 58 3a 20 57 6f 6b 65 20 75 70     TDMA TX: Woke up
     267:	20 6f 6e 20 77 72 6f 6e 67 20 73 69 67 6e 61 6c      on wrong signal
     277:	0d 0a 00                                            ...

0000027a <__c.3715>:
     27a:	54 44 4d 41 20 54 58 3a 20 45 72 72 6f 72 20 63     TDMA TX: Error c
     28a:	61 6c 6c 69 6e 67 20 65 76 65 6e 74 20 77 61 69     alling event wai
     29a:	74 0d 0a 00                                         t...

0000029e <__c.3341>:
     29e:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     2ae:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

000002bb <__c.3336>:
     2bb:	0d 0a 00                                            ...

000002be <__c.3334>:
     2be:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     2ce:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

000002db <__c.3332>:
     2db:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     2eb:	61 74 69 6f 6e 73 3a 20 00                          ations: .

000002f4 <__c.3330>:
     2f4:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     304:	3a 20 00                                            : .

00000307 <__c.3328>:
     307:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

00000317 <__c.3326>:
     317:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     327:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000332 <__c.3324>:
     332:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000343 <__c.3322>:
     343:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     353:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000364 <__c.3320>:
     364:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     374:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

0000037f <__c.3318>:
     37f:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

0000038a <__c.3420>:
     38a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000391 <__c.3417>:
     391:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000003a0 <__c.3414>:
     3a0:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000003b1 <__c.3411>:
     3b1:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3c1:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000003cc <__c.3408>:
     3cc:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3dc:	20 53 69 67 6e 61 6c 00                              Signal.

000003e4 <__c.3405>:
     3e4:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     3f4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000404 <__c.3402>:
     404:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     414:	72 6f 72 00                                         ror.

00000418 <__c.3399>:
     418:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000429 <__c.3396>:
     429:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     439:	61 72 74 00                                         art.

0000043d <__c.3393>:
     43d:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

0000044c <__c.3390>:
     44c:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     45c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000467 <__c.3387>:
     467:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000473 <__c.3384>:
     473:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     483:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     493:	20 6f 6b 3f 00                                       ok?.

00000498 <__c.3381>:
     498:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     4a8:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000004b6 <__c.3378>:
     4b6:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     4c6:	72 74 00                                            rt.

000004c9 <__c.3375>:
     4c9:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     4d9:	49 44 00                                            ID.

000004dc <__c.3372>:
     4dc:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     4ec:	20 57 61 6b 65 75 70 00                              Wakeup.

000004f4 <__c.3369>:
     4f4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     504:	6c 61 74 65 64 00                                   lated.

0000050a <__c.3366>:
     50a:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     51a:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000525 <__c.3363>:
     525:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     535:	69 6e 74 65 72 00                                   inter.

0000053b <__c.3360>:
     53b:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     54b:	6c 6f 77 00                                         low.

0000054f <__c.3357>:
     54f:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     55f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     56f:	6e 6f 75 67 68 21 00                                nough!.

00000576 <__c.3353>:
     576:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     586:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     596:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     5a6:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000005b2 <__c.3350>:
     5b2:	29 3a 20 00                                         ): .

000005b6 <__c.3348>:
     5b6:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000005c2 <__c.3341>:
     5c2:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

000005d2 <__c.3249>:
     5d2:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000005e1 <__c.2228>:
     5e1:	45 46 47 65 66 67 00                                EFGefg.

000005e8 <__c.2222>:
     5e8:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.

000005f8 <__ctors_end>:
     5f8:	11 24       	eor	r1, r1
     5fa:	1f be       	out	0x3f, r1	; 63
     5fc:	cf ef       	ldi	r28, 0xFF	; 255
     5fe:	d1 e4       	ldi	r29, 0x41	; 65
     600:	de bf       	out	0x3e, r29	; 62
     602:	cd bf       	out	0x3d, r28	; 61

00000604 <__do_copy_data>:
     604:	13 e0       	ldi	r17, 0x03	; 3
     606:	a0 e0       	ldi	r26, 0x00	; 0
     608:	b2 e0       	ldi	r27, 0x02	; 2
     60a:	e2 e2       	ldi	r30, 0x22	; 34
     60c:	fc e6       	ldi	r31, 0x6C	; 108
     60e:	00 e0       	ldi	r16, 0x00	; 0
     610:	0b bf       	out	0x3b, r16	; 59
     612:	02 c0       	rjmp	.+4      	; 0x618 <__do_copy_data+0x14>
     614:	07 90       	elpm	r0, Z+
     616:	0d 92       	st	X+, r0
     618:	a0 39       	cpi	r26, 0x90	; 144
     61a:	b1 07       	cpc	r27, r17
     61c:	d9 f7       	brne	.-10     	; 0x614 <__do_copy_data+0x10>

0000061e <__do_clear_bss>:
     61e:	1a e0       	ldi	r17, 0x0A	; 10
     620:	a0 e9       	ldi	r26, 0x90	; 144
     622:	b3 e0       	ldi	r27, 0x03	; 3
     624:	01 c0       	rjmp	.+2      	; 0x628 <.do_clear_bss_start>

00000626 <.do_clear_bss_loop>:
     626:	1d 92       	st	X+, r1

00000628 <.do_clear_bss_start>:
     628:	a7 38       	cpi	r26, 0x87	; 135
     62a:	b1 07       	cpc	r27, r17
     62c:	e1 f7       	brne	.-8      	; 0x626 <.do_clear_bss_loop>
     62e:	0e 94 cd 30 	call	0x619a	; 0x619a <main>
     632:	0c 94 0f 36 	jmp	0x6c1e	; 0x6c1e <_exit>

00000636 <__bad_interrupt>:
     636:	0c 94 77 2d 	jmp	0x5aee	; 0x5aee <__vector_default>

0000063a <uni_timer_handler>:
  nrk_start();
  
  return 0;
}

void uni_timer_handler(void){
     63a:	7f 92       	push	r7
     63c:	8f 92       	push	r8
     63e:	9f 92       	push	r9
     640:	af 92       	push	r10
     642:	bf 92       	push	r11
     644:	cf 92       	push	r12
     646:	df 92       	push	r13
     648:	ef 92       	push	r14
     64a:	ff 92       	push	r15
     64c:	0f 93       	push	r16
     64e:	1f 93       	push	r17
     650:	cf 93       	push	r28
     652:	df 93       	push	r29
     654:	cd b7       	in	r28, 0x3d	; 61
     656:	de b7       	in	r29, 0x3e	; 62
     658:	68 97       	sbiw	r28, 0x18	; 24
     65a:	0f b6       	in	r0, 0x3f	; 63
     65c:	f8 94       	cli
     65e:	de bf       	out	0x3e, r29	; 62
     660:	0f be       	out	0x3f, r0	; 63
     662:	cd bf       	out	0x3d, r28	; 61
  uint8_t timerNo,v;
  nrk_time_t pTime, sTime,cTime;

  // the current time, we now have to subtract this form
  // the previous time.
  nrk_time_get(&cTime);
     664:	ce 01       	movw	r24, r28
     666:	01 96       	adiw	r24, 0x01	; 1
     668:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>

  if (nrk_gpio_get(NRK_PORTB_5))
     66c:	80 91 62 02 	lds	r24, 0x0262
     670:	0e 94 9d 13 	call	0x273a	; 0x273a <nrk_gpio_get>
     674:	81 11       	cpse	r24, r1
     676:	06 c0       	rjmp	.+12     	; 0x684 <uni_timer_handler+0x4a>
    timerNo = 0;
  else if (nrk_gpio_get(NRK_PORTB_7))
     678:	80 91 60 02 	lds	r24, 0x0260
     67c:	0e 94 9d 13 	call	0x273a	; 0x273a <nrk_gpio_get>
     680:	81 11       	cpse	r24, r1
     682:	0b c0       	rjmp	.+22     	; 0x69a <uni_timer_handler+0x60>
    timerNo = 1;

  switch (timerNo) {
    case 0: pTime = time0;
     684:	88 e0       	ldi	r24, 0x08	; 8
     686:	e2 ea       	ldi	r30, 0xA2	; 162
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	de 01       	movw	r26, r28
     68c:	51 96       	adiw	r26, 0x11	; 17
     68e:	01 90       	ld	r0, Z+
     690:	0d 92       	st	X+, r0
     692:	8a 95       	dec	r24
     694:	e1 f7       	brne	.-8      	; 0x68e <uni_timer_handler+0x54>
            break;
     696:	71 2c       	mov	r7, r1
     698:	0b c0       	rjmp	.+22     	; 0x6b0 <uni_timer_handler+0x76>
    case 1: pTime = time1;
     69a:	88 e0       	ldi	r24, 0x08	; 8
     69c:	ea e9       	ldi	r30, 0x9A	; 154
     69e:	f3 e0       	ldi	r31, 0x03	; 3
     6a0:	de 01       	movw	r26, r28
     6a2:	51 96       	adiw	r26, 0x11	; 17
     6a4:	01 90       	ld	r0, Z+
     6a6:	0d 92       	st	X+, r0
     6a8:	8a 95       	dec	r24
     6aa:	e1 f7       	brne	.-8      	; 0x6a4 <uni_timer_handler+0x6a>
            break;
     6ac:	77 24       	eor	r7, r7
     6ae:	73 94       	inc	r7
  }

  v = nrk_time_sub(&sTime, cTime, pTime);
     6b0:	89 88       	ldd	r8, Y+17	; 0x11
     6b2:	9a 88       	ldd	r9, Y+18	; 0x12
     6b4:	ab 88       	ldd	r10, Y+19	; 0x13
     6b6:	bc 88       	ldd	r11, Y+20	; 0x14
     6b8:	cd 88       	ldd	r12, Y+21	; 0x15
     6ba:	de 88       	ldd	r13, Y+22	; 0x16
     6bc:	ef 88       	ldd	r14, Y+23	; 0x17
     6be:	f8 8c       	ldd	r15, Y+24	; 0x18
     6c0:	09 81       	ldd	r16, Y+1	; 0x01
     6c2:	1a 81       	ldd	r17, Y+2	; 0x02
     6c4:	2b 81       	ldd	r18, Y+3	; 0x03
     6c6:	3c 81       	ldd	r19, Y+4	; 0x04
     6c8:	4d 81       	ldd	r20, Y+5	; 0x05
     6ca:	5e 81       	ldd	r21, Y+6	; 0x06
     6cc:	6f 81       	ldd	r22, Y+7	; 0x07
     6ce:	78 85       	ldd	r23, Y+8	; 0x08
     6d0:	ce 01       	movw	r24, r28
     6d2:	09 96       	adiw	r24, 0x09	; 9
     6d4:	0e 94 e0 25 	call	0x4bc0	; 0x4bc0 <nrk_time_sub>

  // save the new previous time for this timer.
  pTime.secs = cTime.secs;
  pTime.nano_secs = cTime.nano_secs;

  tx_pack.mac = CLIENT_MAC;
     6d8:	81 e0       	ldi	r24, 0x01	; 1
     6da:	80 93 90 03 	sts	0x0390, r24
  tx_pack.timerNo = timerNo;
     6de:	70 92 91 03 	sts	0x0391, r7
  tx_pack.secs = sTime.secs;
     6e2:	89 85       	ldd	r24, Y+9	; 0x09
     6e4:	9a 85       	ldd	r25, Y+10	; 0x0a
     6e6:	ab 85       	ldd	r26, Y+11	; 0x0b
     6e8:	bc 85       	ldd	r27, Y+12	; 0x0c
     6ea:	80 93 92 03 	sts	0x0392, r24
     6ee:	90 93 93 03 	sts	0x0393, r25
     6f2:	a0 93 94 03 	sts	0x0394, r26
     6f6:	b0 93 95 03 	sts	0x0395, r27
  tx_pack.nano_secs = sTime.nano_secs;
     6fa:	8d 85       	ldd	r24, Y+13	; 0x0d
     6fc:	9e 85       	ldd	r25, Y+14	; 0x0e
     6fe:	af 85       	ldd	r26, Y+15	; 0x0f
     700:	b8 89       	ldd	r27, Y+16	; 0x10
     702:	80 93 96 03 	sts	0x0396, r24
     706:	90 93 97 03 	sts	0x0397, r25
     70a:	a0 93 98 03 	sts	0x0398, r26
     70e:	b0 93 99 03 	sts	0x0399, r27

  //printf("secs:%d, nano_secs:%d\r\n",sTime.secs,sTime.nano_secs);

  v = tdma_send (&tx_tdma_fd, &tx_pack, sizeof(tx_buf), TDMA_BLOCKING);
     712:	20 e0       	ldi	r18, 0x00	; 0
     714:	40 e7       	ldi	r20, 0x70	; 112
     716:	60 e9       	ldi	r22, 0x90	; 144
     718:	73 e0       	ldi	r23, 0x03	; 3
     71a:	84 ee       	ldi	r24, 0xE4	; 228
     71c:	96 e0       	ldi	r25, 0x06	; 6
     71e:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <tdma_send>

  if (!v)
     722:	81 11       	cpse	r24, r1
     724:	04 c0       	rjmp	.+8      	; 0x72e <uni_timer_handler+0xf4>
  {
     nrk_kprintf(PSTR("tx error\r\n"));
     726:	84 eb       	ldi	r24, 0xB4	; 180
     728:	91 e0       	ldi	r25, 0x01	; 1
     72a:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
  }
}
     72e:	68 96       	adiw	r28, 0x18	; 24
     730:	0f b6       	in	r0, 0x3f	; 63
     732:	f8 94       	cli
     734:	de bf       	out	0x3e, r29	; 62
     736:	0f be       	out	0x3f, r0	; 63
     738:	cd bf       	out	0x3d, r28	; 61
     73a:	df 91       	pop	r29
     73c:	cf 91       	pop	r28
     73e:	1f 91       	pop	r17
     740:	0f 91       	pop	r16
     742:	ff 90       	pop	r15
     744:	ef 90       	pop	r14
     746:	df 90       	pop	r13
     748:	cf 90       	pop	r12
     74a:	bf 90       	pop	r11
     74c:	af 90       	pop	r10
     74e:	9f 90       	pop	r9
     750:	8f 90       	pop	r8
     752:	7f 90       	pop	r7
     754:	08 95       	ret

00000756 <task_imu>:
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
}

void task_imu(){
     756:	cf 93       	push	r28
     758:	df 93       	push	r29
     75a:	00 d0       	rcall	.+0      	; 0x75c <task_imu+0x6>
     75c:	cd b7       	in	r28, 0x3d	; 61
     75e:	de b7       	in	r29, 0x3e	; 62
  int v;
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     760:	11 e0       	ldi	r17, 0x01	; 1
	  // Button logic is inverter 0 means pressed, 1 not pressed
	  //if(v==0) nrk_led_set(RED_LED);
	  //else nrk_led_clr(RED_LED);
	  /* END : Cadence Debugging */
    
    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     762:	86 ea       	ldi	r24, 0xA6	; 166
     764:	f8 2e       	mov	r15, r24
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     766:	92 e3       	ldi	r25, 0x32	; 50
     768:	e9 2e       	mov	r14, r25
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);


    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     76a:	27 ea       	ldi	r18, 0xA7	; 167
     76c:	d2 2e       	mov	r13, r18
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     76e:	30 ed       	ldi	r19, 0xD0	; 208
     770:	c3 2e       	mov	r12, r19
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     772:	4d e1       	ldi	r20, 0x1D	; 29
     774:	b4 2e       	mov	r11, r20
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     776:	51 ed       	ldi	r21, 0xD1	; 209
     778:	a5 2e       	mov	r10, r21
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     77a:	6c e3       	ldi	r22, 0x3C	; 60
     77c:	96 2e       	mov	r9, r22
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     77e:	73 e0       	ldi	r23, 0x03	; 3
     780:	87 2e       	mov	r8, r23
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     782:	ed e3       	ldi	r30, 0x3D	; 61
     784:	7e 2e       	mov	r7, r30
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }
    tx_len = i;
     786:	04 e1       	ldi	r16, 0x14	; 20
  unsigned int i;
  unsigned int count;
  int v;
  
  while(1){
    packetReady = false;
     788:	10 92 01 06 	sts	0x0601, r1
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     78c:	10 93 9b 07 	sts	0x079B, r17
    tx_buf[i++] = sequenceNo++;
     790:	80 91 a5 06 	lds	r24, 0x06A5
     794:	90 91 a6 06 	lds	r25, 0x06A6
     798:	9c 01       	movw	r18, r24
     79a:	2f 5f       	subi	r18, 0xFF	; 255
     79c:	3f 4f       	sbci	r19, 0xFF	; 255
     79e:	30 93 a6 06 	sts	0x06A6, r19
     7a2:	20 93 a5 06 	sts	0x06A5, r18
     7a6:	80 93 9c 07 	sts	0x079C, r24
	  // Button logic is inverter 0 means pressed, 1 not pressed
	  //if(v==0) nrk_led_set(RED_LED);
	  //else nrk_led_clr(RED_LED);
	  /* END : Cadence Debugging */
    
    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     7aa:	f0 92 92 06 	sts	0x0692, r15
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     7ae:	e0 92 93 06 	sts	0x0693, r14
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     7b2:	62 e0       	ldi	r22, 0x02	; 2
     7b4:	82 e9       	ldi	r24, 0x92	; 146
     7b6:	96 e0       	ldi	r25, 0x06	; 6
     7b8:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>


    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     7bc:	d0 92 92 06 	sts	0x0692, r13

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     7c0:	67 e0       	ldi	r22, 0x07	; 7
     7c2:	82 e9       	ldi	r24, 0x92	; 146
     7c4:	96 e0       	ldi	r25, 0x06	; 6
     7c6:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     7ca:	67 e0       	ldi	r22, 0x07	; 7
     7cc:	82 e9       	ldi	r24, 0x92	; 146
     7ce:	96 e0       	ldi	r25, 0x06	; 6
     7d0:	0e 94 93 0c 	call	0x1926	; 0x1926 <TWI_Get_Data_From_Transceiver>
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
    tx_buf[i++] = sequenceNo++;
     7d4:	82 e0       	ldi	r24, 0x02	; 2
     7d6:	90 e0       	ldi	r25, 0x00	; 0
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     7d8:	2c 01       	movw	r4, r24
     7da:	2f ef       	ldi	r18, 0xFF	; 255
     7dc:	42 1a       	sub	r4, r18
     7de:	52 0a       	sbc	r5, r18
     7e0:	fc 01       	movw	r30, r24
     7e2:	ef 56       	subi	r30, 0x6F	; 111
     7e4:	f9 4f       	sbci	r31, 0xF9	; 249
     7e6:	20 81       	ld	r18, Z
     7e8:	fc 01       	movw	r30, r24
     7ea:	e5 56       	subi	r30, 0x65	; 101
     7ec:	f8 4f       	sbci	r31, 0xF8	; 248
     7ee:	20 83       	st	Z, r18
     7f0:	c2 01       	movw	r24, r4
    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
     7f2:	88 30       	cpi	r24, 0x08	; 8
     7f4:	91 05       	cpc	r25, r1
     7f6:	81 f7       	brne	.-32     	; 0x7d8 <task_imu+0x82>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     7f8:	c0 92 92 06 	sts	0x0692, r12
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     7fc:	b0 92 93 06 	sts	0x0693, r11
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     800:	62 e0       	ldi	r22, 0x02	; 2
     802:	82 e9       	ldi	r24, 0x92	; 146
     804:	96 e0       	ldi	r25, 0x06	; 6
     806:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     80a:	a0 92 92 06 	sts	0x0692, r10
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     80e:	67 e0       	ldi	r22, 0x07	; 7
     810:	82 e9       	ldi	r24, 0x92	; 146
     812:	96 e0       	ldi	r25, 0x06	; 6
     814:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     818:	67 e0       	ldi	r22, 0x07	; 7
     81a:	82 e9       	ldi	r24, 0x92	; 146
     81c:	96 e0       	ldi	r25, 0x06	; 6
     81e:	0e 94 93 0c 	call	0x1926	; 0x1926 <TWI_Get_Data_From_Transceiver>
    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     822:	92 01       	movw	r18, r4
     824:	2f 5f       	subi	r18, 0xFF	; 255
     826:	3f 4f       	sbci	r19, 0xFF	; 255
     828:	f2 01       	movw	r30, r4
     82a:	e5 57       	subi	r30, 0x75	; 117
     82c:	f9 4f       	sbci	r31, 0xF9	; 249
     82e:	80 81       	ld	r24, Z
     830:	f2 01       	movw	r30, r4
     832:	e5 56       	subi	r30, 0x65	; 101
     834:	f8 4f       	sbci	r31, 0xF8	; 248
     836:	80 83       	st	Z, r24
     838:	29 01       	movw	r4, r18

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ITG3200_SIZE; count++){
     83a:	2e 30       	cpi	r18, 0x0E	; 14
     83c:	31 05       	cpc	r19, r1
     83e:	89 f7       	brne	.-30     	; 0x822 <task_imu+0xcc>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     840:	90 92 92 06 	sts	0x0692, r9
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     844:	80 92 93 06 	sts	0x0693, r8
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     848:	62 e0       	ldi	r22, 0x02	; 2
     84a:	82 e9       	ldi	r24, 0x92	; 146
     84c:	96 e0       	ldi	r25, 0x06	; 6
     84e:	29 83       	std	Y+1, r18	; 0x01
     850:	3a 83       	std	Y+2, r19	; 0x02
     852:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     856:	70 92 92 06 	sts	0x0692, r7
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     85a:	67 e0       	ldi	r22, 0x07	; 7
     85c:	82 e9       	ldi	r24, 0x92	; 146
     85e:	96 e0       	ldi	r25, 0x06	; 6
     860:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     864:	67 e0       	ldi	r22, 0x07	; 7
     866:	82 e9       	ldi	r24, 0x92	; 146
     868:	96 e0       	ldi	r25, 0x06	; 6
     86a:	0e 94 93 0c 	call	0x1926	; 0x1926 <TWI_Get_Data_From_Transceiver>
     86e:	3a 81       	ldd	r19, Y+2	; 0x02
     870:	29 81       	ldd	r18, Y+1	; 0x01
     872:	f9 01       	movw	r30, r18
     874:	eb 57       	subi	r30, 0x7B	; 123
     876:	f9 4f       	sbci	r31, 0xF9	; 249
    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     878:	80 81       	ld	r24, Z
     87a:	f9 01       	movw	r30, r18
     87c:	e5 56       	subi	r30, 0x65	; 101
     87e:	f8 4f       	sbci	r31, 0xF8	; 248
     880:	80 83       	st	Z, r24
     882:	2f 5f       	subi	r18, 0xFF	; 255
     884:	3f 4f       	sbci	r19, 0xFF	; 255

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < HMC5843_SIZE; count++){
     886:	24 31       	cpi	r18, 0x14	; 20
     888:	31 05       	cpc	r19, r1
     88a:	99 f7       	brne	.-26     	; 0x872 <task_imu+0x11c>
      tx_buf[i++] = i2c_buf[count+1];
    }
    tx_len = i;
     88c:	00 93 a6 08 	sts	0x08A6, r16
    packetReady = true;
     890:	10 93 01 06 	sts	0x0601, r17
    nrk_wait_until_next_period();
     894:	0e 94 d4 23 	call	0x47a8	; 0x47a8 <nrk_wait_until_next_period>
  }
     898:	77 cf       	rjmp	.-274    	; 0x788 <task_imu+0x32>

0000089a <tx_task>:
}


void tx_task ()
{
     89a:	cf 93       	push	r28
     89c:	df 93       	push	r29
     89e:	cd b7       	in	r28, 0x3d	; 61
     8a0:	de b7       	in	r29, 0x3e	; 62
     8a2:	28 97       	sbiw	r28, 0x08	; 8
     8a4:	0f b6       	in	r0, 0x3f	; 63
     8a6:	f8 94       	cli
     8a8:	de bf       	out	0x3e, r29	; 62
     8aa:	0f be       	out	0x3f, r0	; 63
     8ac:	cd bf       	out	0x3d, r28	; 61
  int8_t v;
  uint8_t cnt;
  nrk_time_t t;


  printf ("Tx Task PID=%u\r\n", nrk_get_pid ());
     8ae:	0e 94 7d 25 	call	0x4afa	; 0x4afa <nrk_get_pid>
     8b2:	1f 92       	push	r1
     8b4:	8f 93       	push	r24
     8b6:	88 e7       	ldi	r24, 0x78	; 120
     8b8:	92 e0       	ldi	r25, 0x02	; 2
     8ba:	9f 93       	push	r25
     8bc:	8f 93       	push	r24
     8be:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
  t.secs = 5;
     8c2:	85 e0       	ldi	r24, 0x05	; 5
     8c4:	90 e0       	ldi	r25, 0x00	; 0
     8c6:	a0 e0       	ldi	r26, 0x00	; 0
     8c8:	b0 e0       	ldi	r27, 0x00	; 0
     8ca:	89 83       	std	Y+1, r24	; 0x01
     8cc:	9a 83       	std	Y+2, r25	; 0x02
     8ce:	ab 83       	std	Y+3, r26	; 0x03
     8d0:	bc 83       	std	Y+4, r27	; 0x04
  t.nano_secs = 0;
     8d2:	1d 82       	std	Y+5, r1	; 0x05
     8d4:	1e 82       	std	Y+6, r1	; 0x06
     8d6:	1f 82       	std	Y+7, r1	; 0x07
     8d8:	18 86       	std	Y+8, r1	; 0x08

  // // setup a software watch dog timer
  nrk_sw_wdt_init(0, &t, NULL);
     8da:	40 e0       	ldi	r20, 0x00	; 0
     8dc:	50 e0       	ldi	r21, 0x00	; 0
     8de:	be 01       	movw	r22, r28
     8e0:	6f 5f       	subi	r22, 0xFF	; 255
     8e2:	7f 4f       	sbci	r23, 0xFF	; 255
     8e4:	80 e0       	ldi	r24, 0x00	; 0
     8e6:	90 e0       	ldi	r25, 0x00	; 0
     8e8:	0e 94 58 2b 	call	0x56b0	; 0x56b0 <nrk_sw_wdt_init>
  nrk_sw_wdt_start(0);
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	0e 94 d3 2b 	call	0x57a6	; 0x57a6 <nrk_sw_wdt_start>


  while (!tdma_started())
     8f4:	0f 90       	pop	r0
     8f6:	0f 90       	pop	r0
     8f8:	0f 90       	pop	r0
     8fa:	0f 90       	pop	r0
     8fc:	0e 94 16 08 	call	0x102c	; 0x102c <tdma_started>
     900:	81 11       	cpse	r24, r1
     902:	16 c0       	rjmp	.+44     	; 0x930 <tx_task+0x96>
    nrk_wait_until_next_period ();
     904:	0e 94 d4 23 	call	0x47a8	; 0x47a8 <nrk_wait_until_next_period>
     908:	f9 cf       	rjmp	.-14     	; 0x8fc <tx_task+0x62>

    // if sensor data hasn't been gathered yet
    if (!packetReady)
     nrk_wait_until_next_period();
    
    nrk_led_clr(RED_LED);
     90a:	80 e0       	ldi	r24, 0x00	; 0
     90c:	90 e0       	ldi	r25, 0x00	; 0
     90e:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
    v = tdma_send (&tx_tdma_fd, &tx_buf, tx_len, TDMA_BLOCKING);
     912:	20 e0       	ldi	r18, 0x00	; 0
     914:	40 91 a6 08 	lds	r20, 0x08A6
     918:	6b e9       	ldi	r22, 0x9B	; 155
     91a:	77 e0       	ldi	r23, 0x07	; 7
     91c:	84 ee       	ldi	r24, 0xE4	; 228
     91e:	96 e0       	ldi	r25, 0x06	; 6
     920:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <tdma_send>
    if (v == NRK_OK) {
     924:	81 30       	cpi	r24, 0x01	; 1
     926:	21 f0       	breq	.+8      	; 0x930 <tx_task+0x96>
        //printf("%d",tx_buf[i]);
      //}
      //printf("\n");
    }
    else
      printf("packet sending error!\r\n");
     928:	89 e8       	ldi	r24, 0x89	; 137
     92a:	92 e0       	ldi	r25, 0x02	; 2
     92c:	0e 94 eb 33 	call	0x67d6	; 0x67d6 <puts>

  cnt = 0;

  while (1) {
    // Update watchdog timer
    nrk_sw_wdt_update(0);
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	0e 94 7c 2b 	call	0x56f8	; 0x56f8 <nrk_sw_wdt_update>
    nrk_led_set(RED_LED);
     938:	80 e0       	ldi	r24, 0x00	; 0
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	0e 94 e4 15 	call	0x2bc8	; 0x2bc8 <nrk_led_set>

    // if sensor data hasn't been gathered yet
    if (!packetReady)
     940:	80 91 01 06 	lds	r24, 0x0601
     944:	81 11       	cpse	r24, r1
     946:	e1 cf       	rjmp	.-62     	; 0x90a <tx_task+0x70>
     nrk_wait_until_next_period();
     948:	0e 94 d4 23 	call	0x47a8	; 0x47a8 <nrk_wait_until_next_period>
     94c:	de cf       	rjmp	.-68     	; 0x90a <tx_task+0x70>

0000094e <init_interrupts>:
void uni_timer_handler(void);

void nrk_create_taskset();

void init_interrupts(){
  nrk_gpio_direction(NRK_PORTB_5, NRK_PIN_INPUT);
     94e:	60 e0       	ldi	r22, 0x00	; 0
     950:	80 91 62 02 	lds	r24, 0x0262
     954:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <nrk_gpio_direction>
  nrk_ext_int_configure(NRK_PC_INT_5, NRK_LEVEL_TRIGGER, &uni_timer_handler);
     958:	4d e1       	ldi	r20, 0x1D	; 29
     95a:	53 e0       	ldi	r21, 0x03	; 3
     95c:	61 e0       	ldi	r22, 0x01	; 1
     95e:	88 e0       	ldi	r24, 0x08	; 8
     960:	0e 94 98 2e 	call	0x5d30	; 0x5d30 <nrk_ext_int_configure>
  nrk_ext_int_enable(NRK_PC_INT_5);
     964:	88 e0       	ldi	r24, 0x08	; 8
     966:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <nrk_ext_int_enable>
  
  nrk_gpio_direction(NRK_PORTB_7, NRK_PIN_INPUT);
     96a:	60 e0       	ldi	r22, 0x00	; 0
     96c:	80 91 60 02 	lds	r24, 0x0260
     970:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <nrk_gpio_direction>
  nrk_ext_int_configure(NRK_PC_INT_7, NRK_LEVEL_TRIGGER, &uni_timer_handler);
     974:	4d e1       	ldi	r20, 0x1D	; 29
     976:	53 e0       	ldi	r21, 0x03	; 3
     978:	61 e0       	ldi	r22, 0x01	; 1
     97a:	8a e0       	ldi	r24, 0x0A	; 10
     97c:	0e 94 98 2e 	call	0x5d30	; 0x5d30 <nrk_ext_int_configure>
  nrk_ext_int_enable(NRK_PC_INT_7);
     980:	8a e0       	ldi	r24, 0x0A	; 10
     982:	0c 94 16 2e 	jmp	0x5c2c	; 0x5c2c <nrk_ext_int_enable>

00000986 <init_itg3200>:
}


void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     986:	e2 e9       	ldi	r30, 0x92	; 146
     988:	f6 e0       	ldi	r31, 0x06	; 6
     98a:	80 ed       	ldi	r24, 0xD0	; 208
     98c:	80 83       	st	Z, r24
  i2c_buf[1] = ITG3200_REGISTER_DLPF;
     98e:	86 e1       	ldi	r24, 0x16	; 22
     990:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     992:	8b e1       	ldi	r24, 0x1B	; 27
     994:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     996:	63 e0       	ldi	r22, 0x03	; 3
     998:	cf 01       	movw	r24, r30
     99a:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

0000099e <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     99e:	e2 e9       	ldi	r30, 0x92	; 146
     9a0:	f6 e0       	ldi	r31, 0x06	; 6
     9a2:	8c e3       	ldi	r24, 0x3C	; 60
     9a4:	80 83       	st	Z, r24
  i2c_buf[1] = HMC5843_REGISTER_MEASMODE;
     9a6:	82 e0       	ldi	r24, 0x02	; 2
     9a8:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = HMC5843_MEASMODE_CONT;
     9aa:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9ac:	63 e0       	ldi	r22, 0x03	; 3
     9ae:	cf 01       	movw	r24, r30
     9b0:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

000009b4 <init_adxl345>:
}


void init_adxl345() {
     9b4:	0f 93       	push	r16
     9b6:	1f 93       	push	r17
     9b8:	cf 93       	push	r28
     9ba:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9bc:	c2 e9       	ldi	r28, 0x92	; 146
     9be:	d6 e0       	ldi	r29, 0x06	; 6
     9c0:	16 ea       	ldi	r17, 0xA6	; 166
     9c2:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     9c4:	0d e2       	ldi	r16, 0x2D	; 45
     9c6:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_STBY;
     9c8:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9ca:	63 e0       	ldi	r22, 0x03	; 3
     9cc:	ce 01       	movw	r24, r28
     9ce:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

  /* set the fifo mode to stream */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9d2:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_FIFOCTL;
     9d4:	88 e3       	ldi	r24, 0x38	; 56
     9d6:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_FIFOCTL_STREAM;
     9d8:	80 e8       	ldi	r24, 0x80	; 128
     9da:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     9dc:	63 e0       	ldi	r22, 0x03	; 3
     9de:	ce 01       	movw	r24, r28
     9e0:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

  /* set data format to full resolution +-16g */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9e4:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_DTFMT;
     9e6:	81 e3       	ldi	r24, 0x31	; 49
     9e8:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_16G_DTFMT;
     9ea:	8f e0       	ldi	r24, 0x0F	; 15
     9ec:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     9ee:	63 e0       	ldi	r22, 0x03	; 3
     9f0:	ce 01       	movw	r24, r28
     9f2:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9f6:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     9f8:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
     9fa:	88 e0       	ldi	r24, 0x08	; 8
     9fc:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9fe:	63 e0       	ldi	r22, 0x03	; 3
     a00:	ce 01       	movw	r24, r28
}
     a02:	df 91       	pop	r29
     a04:	cf 91       	pop	r28
     a06:	1f 91       	pop	r17
     a08:	0f 91       	pop	r16

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     a0a:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <TWI_Start_Transceiver_With_Data>

00000a0e <nrk_create_taskset>:



void
nrk_create_taskset()
{
     a0e:	8f 92       	push	r8
     a10:	9f 92       	push	r9
     a12:	af 92       	push	r10
     a14:	bf 92       	push	r11
     a16:	cf 92       	push	r12
     a18:	df 92       	push	r13
     a1a:	ef 92       	push	r14
     a1c:	ff 92       	push	r15
     a1e:	cf 93       	push	r28
  nrk_task_set_entry_function( &TaskOne, task_imu);
     a20:	6b ea       	ldi	r22, 0xAB	; 171
     a22:	73 e0       	ldi	r23, 0x03	; 3
     a24:	8c ea       	ldi	r24, 0xAC	; 172
     a26:	96 e0       	ldi	r25, 0x06	; 6
     a28:	0e 94 28 30 	call	0x6050	; 0x6050 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     a2c:	40 e8       	ldi	r20, 0x80	; 128
     a2e:	50 e0       	ldi	r21, 0x00	; 0
     a30:	66 ef       	ldi	r22, 0xF6	; 246
     a32:	76 e0       	ldi	r23, 0x06	; 6
     a34:	8c ea       	ldi	r24, 0xAC	; 172
     a36:	96 e0       	ldi	r25, 0x06	; 6
     a38:	0e 94 2c 30 	call	0x6058	; 0x6058 <nrk_task_set_stk>
  TaskOne.prio = 1;
     a3c:	ec ea       	ldi	r30, 0xAC	; 172
     a3e:	f6 e0       	ldi	r31, 0x06	; 6
     a40:	c1 e0       	ldi	r28, 0x01	; 1
     a42:	c0 87       	std	Z+8, r28	; 0x08
  TaskOne.FirstActivation = TRUE;
     a44:	c7 83       	std	Z+7, r28	; 0x07
  TaskOne.Type = BASIC_TASK;
     a46:	c1 87       	std	Z+9, r28	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     a48:	c2 87       	std	Z+10, r28	; 0x0a
  TaskOne.period.secs = 0;
     a4a:	13 86       	std	Z+11, r1	; 0x0b
     a4c:	14 86       	std	Z+12, r1	; 0x0c
     a4e:	15 86       	std	Z+13, r1	; 0x0d
     a50:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 25 * NANOS_PER_MS;
     a52:	80 e4       	ldi	r24, 0x40	; 64
     a54:	88 2e       	mov	r8, r24
     a56:	88 e7       	ldi	r24, 0x78	; 120
     a58:	98 2e       	mov	r9, r24
     a5a:	8d e7       	ldi	r24, 0x7D	; 125
     a5c:	a8 2e       	mov	r10, r24
     a5e:	bb 24       	eor	r11, r11
     a60:	b3 94       	inc	r11
     a62:	87 86       	std	Z+15, r8	; 0x0f
     a64:	90 8a       	std	Z+16, r9	; 0x10
     a66:	a1 8a       	std	Z+17, r10	; 0x11
     a68:	b2 8a       	std	Z+18, r11	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     a6a:	13 8a       	std	Z+19, r1	; 0x13
     a6c:	14 8a       	std	Z+20, r1	; 0x14
     a6e:	15 8a       	std	Z+21, r1	; 0x15
     a70:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 0;
     a72:	17 8a       	std	Z+23, r1	; 0x17
     a74:	10 8e       	std	Z+24, r1	; 0x18
     a76:	11 8e       	std	Z+25, r1	; 0x19
     a78:	12 8e       	std	Z+26, r1	; 0x1a
  TaskOne.offset.secs = 1;
     a7a:	c1 2c       	mov	r12, r1
     a7c:	d1 2c       	mov	r13, r1
     a7e:	76 01       	movw	r14, r12
     a80:	c3 94       	inc	r12
     a82:	c3 8e       	std	Z+27, r12	; 0x1b
     a84:	d4 8e       	std	Z+28, r13	; 0x1c
     a86:	e5 8e       	std	Z+29, r14	; 0x1d
     a88:	f6 8e       	std	Z+30, r15	; 0x1e
  TaskOne.offset.nano_secs= 0;
     a8a:	17 8e       	std	Z+31, r1	; 0x1f
     a8c:	10 a2       	std	Z+32, r1	; 0x20
     a8e:	11 a2       	std	Z+33, r1	; 0x21
     a90:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskOne);
     a92:	cf 01       	movw	r24, r30
     a94:	0e 94 42 23 	call	0x4684	; 0x4684 <nrk_activate_task>

  nrk_task_set_entry_function (&tx_task_info, tx_task);
     a98:	6d e4       	ldi	r22, 0x4D	; 77
     a9a:	74 e0       	ldi	r23, 0x04	; 4
     a9c:	88 e7       	ldi	r24, 0x78	; 120
     a9e:	97 e0       	ldi	r25, 0x07	; 7
     aa0:	0e 94 28 30 	call	0x6050	; 0x6050 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tx_task_info, tx_task_stack, NRK_APP_STACKSIZE);
     aa4:	40 e8       	ldi	r20, 0x80	; 128
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	62 e1       	ldi	r22, 0x12	; 18
     aaa:	76 e0       	ldi	r23, 0x06	; 6
     aac:	88 e7       	ldi	r24, 0x78	; 120
     aae:	97 e0       	ldi	r25, 0x07	; 7
     ab0:	0e 94 2c 30 	call	0x6058	; 0x6058 <nrk_task_set_stk>
  tx_task_info.prio = 2;
     ab4:	e8 e7       	ldi	r30, 0x78	; 120
     ab6:	f7 e0       	ldi	r31, 0x07	; 7
     ab8:	82 e0       	ldi	r24, 0x02	; 2
     aba:	80 87       	std	Z+8, r24	; 0x08
  tx_task_info.FirstActivation = TRUE;
     abc:	c7 83       	std	Z+7, r28	; 0x07
  tx_task_info.Type = BASIC_TASK;
     abe:	c1 87       	std	Z+9, r28	; 0x09
  tx_task_info.SchType = PREEMPTIVE;
     ac0:	c2 87       	std	Z+10, r28	; 0x0a
  tx_task_info.period.secs = 0;
     ac2:	13 86       	std	Z+11, r1	; 0x0b
     ac4:	14 86       	std	Z+12, r1	; 0x0c
     ac6:	15 86       	std	Z+13, r1	; 0x0d
     ac8:	16 86       	std	Z+14, r1	; 0x0e
  tx_task_info.period.nano_secs = 25 * NANOS_PER_MS;
     aca:	87 86       	std	Z+15, r8	; 0x0f
     acc:	90 8a       	std	Z+16, r9	; 0x10
     ace:	a1 8a       	std	Z+17, r10	; 0x11
     ad0:	b2 8a       	std	Z+18, r11	; 0x12
  tx_task_info.cpu_reserve.secs = 0;
     ad2:	13 8a       	std	Z+19, r1	; 0x13
     ad4:	14 8a       	std	Z+20, r1	; 0x14
     ad6:	15 8a       	std	Z+21, r1	; 0x15
     ad8:	16 8a       	std	Z+22, r1	; 0x16
  tx_task_info.cpu_reserve.nano_secs = 0 * NANOS_PER_MS;
     ada:	17 8a       	std	Z+23, r1	; 0x17
     adc:	10 8e       	std	Z+24, r1	; 0x18
     ade:	11 8e       	std	Z+25, r1	; 0x19
     ae0:	12 8e       	std	Z+26, r1	; 0x1a
  tx_task_info.offset.secs = 1;
     ae2:	c3 8e       	std	Z+27, r12	; 0x1b
     ae4:	d4 8e       	std	Z+28, r13	; 0x1c
     ae6:	e5 8e       	std	Z+29, r14	; 0x1d
     ae8:	f6 8e       	std	Z+30, r15	; 0x1e
  tx_task_info.offset.nano_secs = 0;
     aea:	17 8e       	std	Z+31, r1	; 0x1f
     aec:	10 a2       	std	Z+32, r1	; 0x20
     aee:	11 a2       	std	Z+33, r1	; 0x21
     af0:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tx_task_info);
     af2:	cf 01       	movw	r24, r30
     af4:	0e 94 42 23 	call	0x4684	; 0x4684 <nrk_activate_task>


  tdma_task_config ();
}
     af8:	cf 91       	pop	r28
     afa:	ff 90       	pop	r15
     afc:	ef 90       	pop	r14
     afe:	df 90       	pop	r13
     b00:	cf 90       	pop	r12
     b02:	bf 90       	pop	r11
     b04:	af 90       	pop	r10
     b06:	9f 90       	pop	r9
     b08:	8f 90       	pop	r8
  tx_task_info.offset.secs = 1;
  tx_task_info.offset.nano_secs = 0;
  nrk_activate_task (&tx_task_info);


  tdma_task_config ();
     b0a:	0c 94 16 0c 	jmp	0x182c	; 0x182c <tdma_task_config>

00000b0e <rf_rx_callback>:
 */
RF_RX_INFO *rf_rx_callback (RF_RX_INFO * pRRI)
{
  // Any code here gets called the instant a packet is received from the interrupt   
  return pRRI;
}
     b0e:	08 95       	ret

00000b10 <tdma_aes_setkey>:

void tdma_aes_setkey(uint8_t *key)
{
uint8_t i;
	aes_setkey(key);
     b10:	0c 94 93 11 	jmp	0x2326	; 0x2326 <aes_setkey>

00000b14 <tdma_aes_enable>:
}


void tdma_aes_enable()
{
  _tdma_aes_enabled=1;
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	80 93 e0 03 	sts	0x03E0, r24
     b1a:	08 95       	ret

00000b1c <tdma_aes_disable>:
}

void tdma_aes_disable()
{
  _tdma_aes_enabled=1;
     b1c:	81 e0       	ldi	r24, 0x01	; 1
     b1e:	80 93 e0 03 	sts	0x03E0, r24
     b22:	08 95       	ret

00000b24 <tdma_sync_ok>:
}

uint8_t tdma_sync_ok()
{
return sync_status;
}
     b24:	80 91 ad 03 	lds	r24, 0x03AD
     b28:	08 95       	ret

00000b2a <tdma_set_error_callback>:

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     b2a:	00 97       	sbiw	r24, 0x00	; 0
     b2c:	31 f0       	breq	.+12     	; 0xb3a <tdma_set_error_callback+0x10>
	tdma_error_callback=fp;
     b2e:	90 93 ac 03 	sts	0x03AC, r25
     b32:	80 93 ab 03 	sts	0x03AB, r24
return NRK_OK;
     b36:	81 e0       	ldi	r24, 0x01	; 1
     b38:	08 95       	ret
return sync_status;
}

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     b3a:	8f ef       	ldi	r24, 0xFF	; 255
	tdma_error_callback=fp;
return NRK_OK;
}
     b3c:	08 95       	ret

00000b3e <tdma_tx_slot_add>:


int8_t tdma_tx_slot_add (uint16_t slot)
{
  tdma_tx_sched[0] = slot;
     b3e:	90 93 e3 03 	sts	0x03E3, r25
     b42:	80 93 e2 03 	sts	0x03E2, r24
  tdma_tx_slots = 1;
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	80 93 e1 03 	sts	0x03E1, r24
  return NRK_OK;
}
     b4c:	08 95       	ret

00000b4e <tdma_tx_reserve_set>:
  else
    return NRK_ERROR;
#else
  return NRK_ERROR;
#endif
}
     b4e:	8f ef       	ldi	r24, 0xFF	; 255
     b50:	08 95       	ret

00000b52 <tdma_tx_reserve_get>:
  else
    return 0;
#else
  return 0;
#endif
}
     b52:	80 e0       	ldi	r24, 0x00	; 0
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	08 95       	ret

00000b58 <tdma_set_rf_power>:

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
     b58:	80 32       	cpi	r24, 0x20	; 32
     b5a:	20 f4       	brcc	.+8      	; 0xb64 <tdma_set_rf_power+0xc>
    return NRK_ERROR;
  rf_tx_power (power);
     b5c:	0e 94 72 0d 	call	0x1ae4	; 0x1ae4 <rf_tx_power>
  return NRK_OK;
     b60:	81 e0       	ldi	r24, 0x01	; 1
     b62:	08 95       	ret
}

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
    return NRK_ERROR;
     b64:	8f ef       	ldi	r24, 0xFF	; 255
  rf_tx_power (power);
  return NRK_OK;
}
     b66:	08 95       	ret

00000b68 <tdma_set_channel>:

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
     b68:	8b 31       	cpi	r24, 0x1B	; 27
     b6a:	68 f4       	brcc	.+26     	; 0xb86 <tdma_set_channel+0x1e>
     b6c:	68 2f       	mov	r22, r24
    return NRK_ERROR;
  tdma_chan = chan;
     b6e:	80 93 d3 03 	sts	0x03D3, r24
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
     b72:	24 e1       	ldi	r18, 0x14	; 20
     b74:	32 e1       	ldi	r19, 0x12	; 18
     b76:	40 e2       	ldi	r20, 0x20	; 32
     b78:	54 e2       	ldi	r21, 0x24	; 36
     b7a:	84 e0       	ldi	r24, 0x04	; 4
     b7c:	96 e0       	ldi	r25, 0x06	; 6
     b7e:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <rf_init>
  return NRK_OK;
     b82:	81 e0       	ldi	r24, 0x01	; 1
     b84:	08 95       	ret
}

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
    return NRK_ERROR;
     b86:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_chan = chan;
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
  return NRK_OK;
}
     b88:	08 95       	ret

00000b8a <tdma_set_slot_len_ms>:

int8_t tdma_set_slot_len_ms (uint16_t len)
{
  tdma_slot_len_ms = len;
     b8a:	90 93 db 03 	sts	0x03DB, r25
     b8e:	80 93 da 03 	sts	0x03DA, r24
  _tdma_slot_time.nano_secs = len * NANOS_PER_MS;
     b92:	e9 eb       	ldi	r30, 0xB9	; 185
     b94:	f3 e0       	ldi	r31, 0x03	; 3
     b96:	dc 01       	movw	r26, r24
     b98:	20 e4       	ldi	r18, 0x40	; 64
     b9a:	32 e4       	ldi	r19, 0x42	; 66
     b9c:	4f e0       	ldi	r20, 0x0F	; 15
     b9e:	50 e0       	ldi	r21, 0x00	; 0
     ba0:	0e 94 67 32 	call	0x64ce	; 0x64ce <__muluhisi3>
     ba4:	64 83       	std	Z+4, r22	; 0x04
     ba6:	75 83       	std	Z+5, r23	; 0x05
     ba8:	86 83       	std	Z+6, r24	; 0x06
     baa:	97 83       	std	Z+7, r25	; 0x07
  _tdma_slot_time.secs = 0;
     bac:	10 82       	st	Z, r1
     bae:	11 82       	std	Z+1, r1	; 0x01
     bb0:	12 82       	std	Z+2, r1	; 0x02
     bb2:	13 82       	std	Z+3, r1	; 0x03
  return NRK_OK;
}
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	08 95       	ret

00000bb8 <tdma_set_slots_per_cycle>:


int8_t tdma_set_slots_per_cycle (uint16_t slots_per_cycle)
{

  tdma_slots_per_cycle = slots_per_cycle;
     bb8:	90 93 d9 03 	sts	0x03D9, r25
     bbc:	80 93 d8 03 	sts	0x03D8, r24
}
     bc0:	08 95       	ret

00000bc2 <tdma_send>:

int8_t tdma_send (tdma_info * fd, uint8_t * buf, uint8_t len, uint8_t flags)
{
     bc2:	cf 92       	push	r12
     bc4:	df 92       	push	r13
     bc6:	ef 92       	push	r14
     bc8:	ff 92       	push	r15
     bca:	cf 93       	push	r28
     bcc:	df 93       	push	r29
     bce:	00 d0       	rcall	.+0      	; 0xbd0 <tdma_send+0xe>
     bd0:	cd b7       	in	r28, 0x3d	; 61
     bd2:	de b7       	in	r29, 0x3e	; 62
     bd4:	6c 01       	movw	r12, r24
     bd6:	7b 01       	movw	r14, r22
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
     bd8:	80 91 dc 03 	lds	r24, 0x03DC
     bdc:	81 30       	cpi	r24, 0x01	; 1
     bde:	09 f4       	brne	.+2      	; 0xbe2 <tdma_send+0x20>
     be0:	8d c0       	rjmp	.+282    	; 0xcfc <tdma_send+0x13a>
    return NRK_ERROR;
  if (len == 0)
     be2:	44 23       	and	r20, r20
     be4:	09 f4       	brne	.+2      	; 0xbe8 <tdma_send+0x26>
     be6:	8a c0       	rjmp	.+276    	; 0xcfc <tdma_send+0x13a>
    return NRK_ERROR;
  if (buf == NULL)
     be8:	61 15       	cp	r22, r1
     bea:	71 05       	cpc	r23, r1
     bec:	09 f4       	brne	.+2      	; 0xbf0 <tdma_send+0x2e>
     bee:	86 c0       	rjmp	.+268    	; 0xcfc <tdma_send+0x13a>
    return NRK_ERROR;
  if (fd == NULL)
     bf0:	c1 14       	cp	r12, r1
     bf2:	d1 04       	cpc	r13, r1
     bf4:	09 f4       	brne	.+2      	; 0xbf8 <tdma_send+0x36>
     bf6:	82 c0       	rjmp	.+260    	; 0xcfc <tdma_send+0x13a>
    if (nrk_reserve_consume (tx_reserve) == NRK_ERROR) {
      return NRK_ERROR;
    }
  }
#endif
  if (flags == TDMA_BLOCKING)
     bf8:	21 11       	cpse	r18, r1
     bfa:	08 c0       	rjmp	.+16     	; 0xc0c <tdma_send+0x4a>
    nrk_signal_register (tdma_tx_pkt_done_signal);
     bfc:	80 91 0d 08 	lds	r24, 0x080D
     c00:	2a 83       	std	Y+2, r18	; 0x02
     c02:	49 83       	std	Y+1, r20	; 0x01
     c04:	0e 94 4f 20 	call	0x409e	; 0x409e <nrk_signal_register>
     c08:	49 81       	ldd	r20, Y+1	; 0x01
     c0a:	2a 81       	ldd	r18, Y+2	; 0x02

  tx_data_ready = 1;
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	80 93 dc 03 	sts	0x03DC, r24

  tdma_rfTxInfo.pPayload = tdma_tx_buf;
     c12:	8a e5       	ldi	r24, 0x5A	; 90
     c14:	94 e0       	ldi	r25, 0x04	; 4
     c16:	90 93 d3 06 	sts	0x06D3, r25
     c1a:	80 93 d2 06 	sts	0x06D2, r24
// Setup the header data
  tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = (fd->slot >> 8) & 0xff;
     c1e:	f6 01       	movw	r30, r12
     c20:	81 81       	ldd	r24, Z+1	; 0x01
     c22:	80 93 5b 04 	sts	0x045B, r24
  tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = (fd->slot & 0xff);
     c26:	80 81       	ld	r24, Z
     c28:	80 93 5a 04 	sts	0x045A, r24
  tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = (fd->dst >> 8) & 0xff;
     c2c:	85 81       	ldd	r24, Z+5	; 0x05
     c2e:	96 81       	ldd	r25, Z+6	; 0x06
     c30:	90 93 5d 04 	sts	0x045D, r25
  tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = (fd->dst & 0xff);
     c34:	80 93 5c 04 	sts	0x045C, r24
//  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (fd->src >> 8) & 0xff;
  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (tdma_my_mac & 0xff);
     c38:	80 91 df 03 	lds	r24, 0x03DF
     c3c:	80 93 5f 04 	sts	0x045F, r24
  tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = (tdma_my_mac >> 8) & 0xff;
     c40:	10 92 5e 04 	sts	0x045E, r1
  fd->seq_num++;
     c44:	81 85       	ldd	r24, Z+9	; 0x09
     c46:	92 85       	ldd	r25, Z+10	; 0x0a
     c48:	01 96       	adiw	r24, 0x01	; 1
     c4a:	92 87       	std	Z+10, r25	; 0x0a
     c4c:	81 87       	std	Z+9, r24	; 0x09
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = ((fd->seq_num>>8) & 0xff);
     c4e:	90 93 61 04 	sts	0x0461, r25
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = (fd->seq_num & 0xff);
     c52:	80 93 60 04 	sts	0x0460, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] = (fd->cycle_size >> 8) & 0xff;
     c56:	83 81       	ldd	r24, Z+3	; 0x03
     c58:	80 93 63 04 	sts	0x0463, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = (fd->cycle_size & 0xff);
     c5c:	82 81       	ldd	r24, Z+2	; 0x02
     c5e:	80 93 62 04 	sts	0x0462, r24
  tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | tdma_ttl;
     c62:	30 91 dd 03 	lds	r19, 0x03DD
     c66:	f0 e1       	ldi	r31, 0x10	; 16
     c68:	3f 9f       	mul	r19, r31
     c6a:	c0 01       	movw	r24, r0
     c6c:	11 24       	eor	r1, r1
     c6e:	83 2b       	or	r24, r19
     c70:	80 93 64 04 	sts	0x0464, r24
     c74:	5e 2d       	mov	r21, r14

// Copy the user payload to the back of the header
  for (i = 0; i < len; i++)
     c76:	f7 01       	movw	r30, r14
     c78:	8c e0       	ldi	r24, 0x0C	; 12
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	3e 2f       	mov	r19, r30
     c7e:	35 1b       	sub	r19, r21
     c80:	34 17       	cp	r19, r20
     c82:	50 f4       	brcc	.+20     	; 0xc98 <tdma_send+0xd6>
    tdma_rfTxInfo.pPayload[i + TDMA_PCF_HEADER] = buf[i];
     c84:	31 91       	ld	r19, Z+
     c86:	a0 91 d2 06 	lds	r26, 0x06D2
     c8a:	b0 91 d3 06 	lds	r27, 0x06D3
     c8e:	a8 0f       	add	r26, r24
     c90:	b9 1f       	adc	r27, r25
     c92:	3c 93       	st	X, r19
     c94:	01 96       	adiw	r24, 0x01	; 1
     c96:	f2 cf       	rjmp	.-28     	; 0xc7c <tdma_send+0xba>
// Set packet length with header
  tdma_rfTxInfo.length = len + TDMA_PCF_HEADER;
     c98:	44 5f       	subi	r20, 0xF4	; 244
     c9a:	40 93 d1 06 	sts	0x06D1, r20
#ifdef DEBUG
  nrk_kprintf (PSTR ("Waiting for tx done signal\r\n"));
#endif

  if (flags == TDMA_BLOCKING) {
     c9e:	21 11       	cpse	r18, r1
     ca0:	2b c0       	rjmp	.+86     	; 0xcf8 <tdma_send+0x136>
    mask = nrk_event_wait (SIG (tdma_tx_pkt_done_signal));
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	a0 e0       	ldi	r26, 0x00	; 0
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	bc 01       	movw	r22, r24
     cac:	cd 01       	movw	r24, r26
     cae:	00 90 0d 08 	lds	r0, 0x080D
     cb2:	04 c0       	rjmp	.+8      	; 0xcbc <tdma_send+0xfa>
     cb4:	66 0f       	add	r22, r22
     cb6:	77 1f       	adc	r23, r23
     cb8:	88 1f       	adc	r24, r24
     cba:	99 1f       	adc	r25, r25
     cbc:	0a 94       	dec	r0
     cbe:	d2 f7       	brpl	.-12     	; 0xcb4 <tdma_send+0xf2>
     cc0:	0e 94 f2 20 	call	0x41e4	; 0x41e4 <nrk_event_wait>
     cc4:	6b 01       	movw	r12, r22
     cc6:	7c 01       	movw	r14, r24
    if (mask == 0)
     cc8:	61 15       	cp	r22, r1
     cca:	71 05       	cpc	r23, r1
     ccc:	81 05       	cpc	r24, r1
     cce:	91 05       	cpc	r25, r1
     cd0:	21 f4       	brne	.+8      	; 0xcda <tdma_send+0x118>
      nrk_kprintf (PSTR ("TDMA TX: Error calling event wait\r\n"));
     cd2:	8a e7       	ldi	r24, 0x7A	; 122
     cd4:	92 e0       	ldi	r25, 0x02	; 2
     cd6:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    if ((mask & SIG (tdma_tx_pkt_done_signal)) == 0)
     cda:	00 90 0d 08 	lds	r0, 0x080D
     cde:	04 c0       	rjmp	.+8      	; 0xce8 <tdma_send+0x126>
     ce0:	f6 94       	lsr	r15
     ce2:	e7 94       	ror	r14
     ce4:	d7 94       	ror	r13
     ce6:	c7 94       	ror	r12
     ce8:	0a 94       	dec	r0
     cea:	d2 f7       	brpl	.-12     	; 0xce0 <tdma_send+0x11e>
     cec:	c0 fc       	sbrc	r12, 0
     cee:	04 c0       	rjmp	.+8      	; 0xcf8 <tdma_send+0x136>
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
     cf0:	87 e5       	ldi	r24, 0x57	; 87
     cf2:	92 e0       	ldi	r25, 0x02	; 2
     cf4:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    return NRK_OK;
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	01 c0       	rjmp	.+2      	; 0xcfe <tdma_send+0x13c>
{
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
    return NRK_ERROR;
     cfc:	8f ef       	ldi	r24, 0xFF	; 255
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
    return NRK_OK;
  }

  return NRK_OK;
}
     cfe:	0f 90       	pop	r0
     d00:	0f 90       	pop	r0
     d02:	df 91       	pop	r29
     d04:	cf 91       	pop	r28
     d06:	ff 90       	pop	r15
     d08:	ef 90       	pop	r14
     d0a:	df 90       	pop	r13
     d0c:	cf 90       	pop	r12
     d0e:	08 95       	ret

00000d10 <tdma_recv>:

int8_t tdma_recv (tdma_info * fd, uint8_t * buf, uint8_t * len, uint8_t flags)
{
     d10:	8f 92       	push	r8
     d12:	9f 92       	push	r9
     d14:	af 92       	push	r10
     d16:	bf 92       	push	r11
     d18:	cf 92       	push	r12
     d1a:	df 92       	push	r13
     d1c:	ef 92       	push	r14
     d1e:	ff 92       	push	r15
     d20:	0f 93       	push	r16
     d22:	1f 93       	push	r17
     d24:	cf 93       	push	r28
     d26:	df 93       	push	r29
     d28:	1f 92       	push	r1
     d2a:	cd b7       	in	r28, 0x3d	; 61
     d2c:	de b7       	in	r29, 0x3e	; 62
     d2e:	4c 01       	movw	r8, r24
     d30:	8b 01       	movw	r16, r22
     d32:	5a 01       	movw	r10, r20
     d34:	80 91 d5 03 	lds	r24, 0x03D5
  nrk_sig_mask_t event;
  uint8_t i;
  if (flags == TDMA_BLOCKING) {
     d38:	21 11       	cpse	r18, r1
     d3a:	1c c0       	rjmp	.+56     	; 0xd74 <tdma_recv+0x64>
    if (tdma_rx_buf_empty == 1) {
     d3c:	81 30       	cpi	r24, 0x01	; 1
     d3e:	f1 f4       	brne	.+60     	; 0xd7c <tdma_recv+0x6c>
      nrk_signal_register (tdma_rx_pkt_signal);
     d40:	80 91 0c 08 	lds	r24, 0x080C
     d44:	29 83       	std	Y+1, r18	; 0x01
     d46:	0e 94 4f 20 	call	0x409e	; 0x409e <nrk_signal_register>
      event = nrk_event_wait (SIG (tdma_rx_pkt_signal));
     d4a:	81 e0       	ldi	r24, 0x01	; 1
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	a0 e0       	ldi	r26, 0x00	; 0
     d50:	b0 e0       	ldi	r27, 0x00	; 0
     d52:	bc 01       	movw	r22, r24
     d54:	cd 01       	movw	r24, r26
     d56:	00 90 0c 08 	lds	r0, 0x080C
     d5a:	04 c0       	rjmp	.+8      	; 0xd64 <tdma_recv+0x54>
     d5c:	66 0f       	add	r22, r22
     d5e:	77 1f       	adc	r23, r23
     d60:	88 1f       	adc	r24, r24
     d62:	99 1f       	adc	r25, r25
     d64:	0a 94       	dec	r0
     d66:	d2 f7       	brpl	.-12     	; 0xd5c <tdma_recv+0x4c>
     d68:	0e 94 f2 20 	call	0x41e4	; 0x41e4 <nrk_event_wait>
     d6c:	6b 01       	movw	r12, r22
     d6e:	7c 01       	movw	r14, r24
     d70:	29 81       	ldd	r18, Y+1	; 0x01
     d72:	04 c0       	rjmp	.+8      	; 0xd7c <tdma_recv+0x6c>
    }
  }
  else if (tdma_rx_buf_empty == 1)
     d74:	81 30       	cpi	r24, 0x01	; 1
     d76:	11 f4       	brne	.+4      	; 0xd7c <tdma_recv+0x6c>
    return NRK_ERROR;
     d78:	8f ef       	ldi	r24, 0xFF	; 255
     d7a:	7c c0       	rjmp	.+248    	; 0xe74 <tdma_recv+0x164>

  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
     d7c:	80 91 07 06 	lds	r24, 0x0607
     d80:	8c 30       	cpi	r24, 0x0C	; 12
     d82:	d4 f3       	brlt	.-12     	; 0xd78 <tdma_recv+0x68>
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
     d84:	8c 50       	subi	r24, 0x0C	; 12
     d86:	d5 01       	movw	r26, r10
     d88:	8c 93       	st	X, r24
  // Copy the payload data
  for (i = 0; i < *len; i++)
     d8a:	80 e0       	ldi	r24, 0x00	; 0
     d8c:	f5 01       	movw	r30, r10
     d8e:	90 81       	ld	r25, Z
     d90:	89 17       	cp	r24, r25
     d92:	78 f4       	brcc	.+30     	; 0xdb2 <tdma_recv+0xa2>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];
     d94:	48 2f       	mov	r20, r24
     d96:	50 e0       	ldi	r21, 0x00	; 0
     d98:	e0 91 09 06 	lds	r30, 0x0609
     d9c:	f0 91 0a 06 	lds	r31, 0x060A
     da0:	e4 0f       	add	r30, r20
     da2:	f5 1f       	adc	r31, r21
     da4:	94 85       	ldd	r25, Z+12	; 0x0c
     da6:	f8 01       	movw	r30, r16
     da8:	e4 0f       	add	r30, r20
     daa:	f5 1f       	adc	r31, r21
     dac:	90 83       	st	Z, r25
  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
  // Copy the payload data
  for (i = 0; i < *len; i++)
     dae:	8f 5f       	subi	r24, 0xFF	; 255
     db0:	ed cf       	rjmp	.-38     	; 0xd8c <tdma_recv+0x7c>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];

  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
     db2:	80 91 0c 06 	lds	r24, 0x060C
     db6:	99 27       	eor	r25, r25
     db8:	87 fd       	sbrc	r24, 7
     dba:	90 95       	com	r25
     dbc:	d4 01       	movw	r26, r8
     dbe:	1e 96       	adiw	r26, 0x0e	; 14
     dc0:	9c 93       	st	X, r25
     dc2:	8e 93       	st	-X, r24
     dc4:	1d 97       	sbiw	r26, 0x0d	; 13
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
     dc6:	80 91 0d 06 	lds	r24, 0x060D
     dca:	1f 96       	adiw	r26, 0x0f	; 15
     dcc:	8c 93       	st	X, r24
     dce:	1f 97       	sbiw	r26, 0x0f	; 15
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
     dd0:	80 91 0e 06 	lds	r24, 0x060E
     dd4:	50 96       	adiw	r26, 0x10	; 16
     dd6:	8c 93       	st	X, r24
     dd8:	50 97       	sbiw	r26, 0x10	; 16
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
     dda:	80 91 0f 06 	lds	r24, 0x060F
     dde:	51 96       	adiw	r26, 0x11	; 17
     de0:	8c 93       	st	X, r24
     de2:	51 97       	sbiw	r26, 0x11	; 17
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
     de4:	e0 91 09 06 	lds	r30, 0x0609
     de8:	f0 91 0a 06 	lds	r31, 0x060A
     dec:	85 81       	ldd	r24, Z+5	; 0x05
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	98 2f       	mov	r25, r24
     df2:	88 27       	eor	r24, r24
     df4:	34 81       	ldd	r19, Z+4	; 0x04
     df6:	83 2b       	or	r24, r19
  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
     df8:	18 96       	adiw	r26, 0x08	; 8
     dfa:	9c 93       	st	X, r25
     dfc:	8e 93       	st	-X, r24
     dfe:	17 97       	sbiw	r26, 0x07	; 7
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
     e00:	83 81       	ldd	r24, Z+3	; 0x03
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	98 2f       	mov	r25, r24
     e06:	88 27       	eor	r24, r24
     e08:	32 81       	ldd	r19, Z+2	; 0x02
     e0a:	83 2b       	or	r24, r19
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
     e0c:	16 96       	adiw	r26, 0x06	; 6
     e0e:	9c 93       	st	X, r25
     e10:	8e 93       	st	-X, r24
     e12:	15 97       	sbiw	r26, 0x05	; 5
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
     e14:	81 81       	ldd	r24, Z+1	; 0x01
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	98 2f       	mov	r25, r24
     e1a:	88 27       	eor	r24, r24
     e1c:	30 81       	ld	r19, Z
     e1e:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
     e20:	11 96       	adiw	r26, 0x01	; 1
     e22:	9c 93       	st	X, r25
     e24:	8e 93       	st	-X, r24
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     e26:	87 81       	ldd	r24, Z+7	; 0x07
     e28:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
     e2a:	98 2f       	mov	r25, r24
     e2c:	88 27       	eor	r24, r24
     e2e:	36 81       	ldd	r19, Z+6	; 0x06
     e30:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
     e32:	1a 96       	adiw	r26, 0x0a	; 10
     e34:	9c 93       	st	X, r25
     e36:	8e 93       	st	-X, r24
     e38:	19 97       	sbiw	r26, 0x09	; 9
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
    ((uint16_t) tdma_rfRxInfo.
     e3a:	81 85       	ldd	r24, Z+9	; 0x09
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
     e3e:	98 2f       	mov	r25, r24
     e40:	88 27       	eor	r24, r24
     e42:	30 85       	ldd	r19, Z+8	; 0x08
     e44:	83 2b       	or	r24, r19
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
     e46:	13 96       	adiw	r26, 0x03	; 3
     e48:	9c 93       	st	X, r25
     e4a:	8e 93       	st	-X, r24
     e4c:	12 97       	sbiw	r26, 0x02	; 2
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_CYCLE_SIZE_LOW];

  fd->ttl= (uint8_t) tdma_rfRxInfo.pPayload[TDMA_TTL]; 
     e4e:	82 85       	ldd	r24, Z+10	; 0x0a
     e50:	1c 96       	adiw	r26, 0x0c	; 12
     e52:	8c 93       	st	X, r24


  // Check if it was a time out instead of packet RX signal
  if (flags == TDMA_BLOCKING)
     e54:	21 11       	cpse	r18, r1
     e56:	0b c0       	rjmp	.+22     	; 0xe6e <tdma_recv+0x15e>
    if ((event & SIG (tdma_rx_pkt_signal)) == 0)
     e58:	00 90 0c 08 	lds	r0, 0x080C
     e5c:	04 c0       	rjmp	.+8      	; 0xe66 <tdma_recv+0x156>
     e5e:	f6 94       	lsr	r15
     e60:	e7 94       	ror	r14
     e62:	d7 94       	ror	r13
     e64:	c7 94       	ror	r12
     e66:	0a 94       	dec	r0
     e68:	d2 f7       	brpl	.-12     	; 0xe5e <tdma_recv+0x14e>
     e6a:	c0 fe       	sbrs	r12, 0
     e6c:	85 cf       	rjmp	.-246    	; 0xd78 <tdma_recv+0x68>
      return NRK_ERROR;

  // Set the buffer as empty
  tdma_rx_buf_empty = 1;
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	80 93 d5 03 	sts	0x03D5, r24
  return NRK_OK;

}
     e74:	0f 90       	pop	r0
     e76:	df 91       	pop	r29
     e78:	cf 91       	pop	r28
     e7a:	1f 91       	pop	r17
     e7c:	0f 91       	pop	r16
     e7e:	ff 90       	pop	r15
     e80:	ef 90       	pop	r14
     e82:	df 90       	pop	r13
     e84:	cf 90       	pop	r12
     e86:	bf 90       	pop	r11
     e88:	af 90       	pop	r10
     e8a:	9f 90       	pop	r9
     e8c:	8f 90       	pop	r8
     e8e:	08 95       	ret

00000e90 <tdma_rx_pkt_set_buffer>:


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
     e90:	00 97       	sbiw	r24, 0x00	; 0
     e92:	51 f0       	breq	.+20     	; 0xea8 <tdma_rx_pkt_set_buffer+0x18>
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
     e94:	90 93 0a 06 	sts	0x060A, r25
     e98:	80 93 09 06 	sts	0x0609, r24
  tdma_rfRxInfo.max_length = size;
     e9c:	60 93 08 06 	sts	0x0608, r22
  tdma_rx_buf_empty = 1;
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	80 93 d5 03 	sts	0x03D5, r24
  return NRK_OK;
     ea6:	08 95       	ret


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
     ea8:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_rfRxInfo.pPayload = buf;
  tdma_rfRxInfo.max_length = size;
  tdma_rx_buf_empty = 1;
  return NRK_OK;
}
     eaa:	08 95       	ret

00000eac <tdma_ttl_set>:

void tdma_ttl_set(uint8_t ttl)
{
tdma_ttl=ttl;
     eac:	80 93 dd 03 	sts	0x03DD, r24
     eb0:	08 95       	ret

00000eb2 <tdma_init>:
}

int8_t tdma_init (uint8_t mode, uint8_t chan, uint16_t my_mac)
{
     eb2:	0f 93       	push	r16
     eb4:	1f 93       	push	r17
     eb6:	cf 93       	push	r28
     eb8:	df 93       	push	r29
     eba:	16 2f       	mov	r17, r22
     ebc:	d4 2f       	mov	r29, r20
     ebe:	05 2f       	mov	r16, r21
  tx_reserve = -1;
     ec0:	9f ef       	ldi	r25, 0xFF	; 255
     ec2:	90 93 b0 03 	sts	0x03B0, r25
  tdma_rx_failure_cnt = 0;
     ec6:	10 92 af 03 	sts	0x03AF, r1
     eca:	10 92 ae 03 	sts	0x03AE, r1
  tdma_mode = mode;
     ece:	80 93 de 03 	sts	0x03DE, r24
  tdma_tx_slots = 0;
     ed2:	10 92 e1 03 	sts	0x03E1, r1
  tdma_ttl=TDMA_DEFAULT_TTL;
     ed6:	83 e0       	ldi	r24, 0x03	; 3
     ed8:	80 93 dd 03 	sts	0x03DD, r24
  sync_status=0;
     edc:	10 92 ad 03 	sts	0x03AD, r1
    nrk_gpio_direction(NRK_MOSI,NRK_PIN_OUTPUT);
    nrk_gpio_direction(NRK_MISO,NRK_PIN_OUTPUT);
  #endif


  tdma_slots_per_cycle = TDMA_DEFAULT_SLOTS_PER_CYCLE;
     ee0:	80 e0       	ldi	r24, 0x00	; 0
     ee2:	94 e0       	ldi	r25, 0x04	; 4
     ee4:	90 93 d9 03 	sts	0x03D9, r25
     ee8:	80 93 d8 03 	sts	0x03D8, r24

  _tdma_slot_time.nano_secs = TDMA_DEFAULT_SLOT_MS * NANOS_PER_MS;
     eec:	80 e8       	ldi	r24, 0x80	; 128
     eee:	96 e9       	ldi	r25, 0x96	; 150
     ef0:	a8 e9       	ldi	r26, 0x98	; 152
     ef2:	b0 e0       	ldi	r27, 0x00	; 0
     ef4:	80 93 bd 03 	sts	0x03BD, r24
     ef8:	90 93 be 03 	sts	0x03BE, r25
     efc:	a0 93 bf 03 	sts	0x03BF, r26
     f00:	b0 93 c0 03 	sts	0x03C0, r27
  _tdma_slot_time.secs = 0;
     f04:	10 92 b9 03 	sts	0x03B9, r1
     f08:	10 92 ba 03 	sts	0x03BA, r1
     f0c:	10 92 bb 03 	sts	0x03BB, r1
     f10:	10 92 bc 03 	sts	0x03BC, r1

  tdma_rx_pkt_signal = nrk_signal_create ();
     f14:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <nrk_signal_create>
     f18:	c8 2f       	mov	r28, r24
     f1a:	80 93 0c 08 	sts	0x080C, r24
  if (tdma_rx_pkt_signal == NRK_ERROR) {
     f1e:	8f 3f       	cpi	r24, 0xFF	; 255
     f20:	19 f4       	brne	.+6      	; 0xf28 <tdma_init+0x76>
    nrk_kprintf (PSTR ("TDMA ERROR: creating rx signal failed\r\n"));
     f22:	8f e2       	ldi	r24, 0x2F	; 47
     f24:	92 e0       	ldi	r25, 0x02	; 2
     f26:	09 c0       	rjmp	.+18     	; 0xf3a <tdma_init+0x88>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    return NRK_ERROR;
  }
  tdma_tx_pkt_done_signal = nrk_signal_create ();
     f28:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <nrk_signal_create>
     f2c:	c8 2f       	mov	r28, r24
     f2e:	80 93 0d 08 	sts	0x080D, r24
  if (tdma_tx_pkt_done_signal == NRK_ERROR) {
     f32:	8f 3f       	cpi	r24, 0xFF	; 255
     f34:	69 f4       	brne	.+26     	; 0xf50 <tdma_init+0x9e>
    nrk_kprintf (PSTR ("TDMA ERROR: creating tx signal failed\r\n"));
     f36:	87 e0       	ldi	r24, 0x07	; 7
     f38:	92 e0       	ldi	r25, 0x02	; 2
     f3a:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
     f3e:	e0 91 27 0a 	lds	r30, 0x0A27
     f42:	f0 91 28 0a 	lds	r31, 0x0A28
     f46:	60 85       	ldd	r22, Z+8	; 0x08
     f48:	8e e0       	ldi	r24, 0x0E	; 14
     f4a:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
    return NRK_ERROR;
     f4e:	2d c0       	rjmp	.+90     	; 0xfaa <tdma_init+0xf8>
  }
  tdma_enable_signal = nrk_signal_create ();
     f50:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <nrk_signal_create>
     f54:	c8 2f       	mov	r28, r24
     f56:	80 93 a7 08 	sts	0x08A7, r24
  if (tdma_enable_signal == NRK_ERROR) {
     f5a:	8f 3f       	cpi	r24, 0xFF	; 255
     f5c:	19 f4       	brne	.+6      	; 0xf64 <tdma_init+0xb2>
    nrk_kprintf (PSTR ("TDMA ERROR: creating enable signal failed\r\n"));
     f5e:	8b ed       	ldi	r24, 0xDB	; 219
     f60:	91 e0       	ldi	r25, 0x01	; 1
     f62:	eb cf       	rjmp	.-42     	; 0xf3a <tdma_init+0x88>

int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
     f64:	8a ee       	ldi	r24, 0xEA	; 234
     f66:	93 e0       	ldi	r25, 0x03	; 3
     f68:	90 93 0a 06 	sts	0x060A, r25
     f6c:	80 93 09 06 	sts	0x0609, r24
  tdma_rfRxInfo.max_length = size;
     f70:	80 e7       	ldi	r24, 0x70	; 112
     f72:	80 93 08 06 	sts	0x0608, r24
  }


  // Set the one main rx buffer
  tdma_rx_pkt_set_buffer (tdma_rx_buf, TDMA_MAX_PKT_SIZE);
  tdma_rx_buf_empty = 1;
     f76:	c1 e0       	ldi	r28, 0x01	; 1
     f78:	c0 93 d5 03 	sts	0x03D5, r28
  tx_data_ready = 0;
     f7c:	10 92 dc 03 	sts	0x03DC, r1


  // Setup the radio 
  rf_init (&tdma_rfRxInfo, chan, 0xffff, my_mac);
     f80:	2d 2f       	mov	r18, r29
     f82:	30 2f       	mov	r19, r16
     f84:	4f ef       	ldi	r20, 0xFF	; 255
     f86:	5f ef       	ldi	r21, 0xFF	; 255
     f88:	61 2f       	mov	r22, r17
     f8a:	84 e0       	ldi	r24, 0x04	; 4
     f8c:	96 e0       	ldi	r25, 0x06	; 6
     f8e:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <rf_init>
  tdma_chan = chan;
     f92:	10 93 d3 03 	sts	0x03D3, r17
  tdma_my_mac = my_mac;
     f96:	d0 93 df 03 	sts	0x03DF, r29

  //FASTSPI_SETREG (CC2420_RSSI, 0xE580); // CCA THR=-25
  //FASTSPI_SETREG (CC2420_TXCTRL, 0x80FF);       // TX TURNAROUND = 128 us
  //FASTSPI_SETREG (CC2420_RXCTRL1, 0x0A56);
  // default cca thresh of -45
  rf_set_cca_thresh (-45);
     f9a:	83 ed       	ldi	r24, 0xD3	; 211
     f9c:	9f ef       	ldi	r25, 0xFF	; 255
     f9e:	0e 94 a5 10 	call	0x214a	; 0x214a <rf_set_cca_thresh>

  asm volatile ("":::"memory");
  tdma_running = 1;
     fa2:	c0 93 d4 03 	sts	0x03D4, r28
  tdma_is_enabled = 1;
     fa6:	c0 93 d2 03 	sts	0x03D2, r28
  return NRK_OK;
}
     faa:	8c 2f       	mov	r24, r28
     fac:	df 91       	pop	r29
     fae:	cf 91       	pop	r28
     fb0:	1f 91       	pop	r17
     fb2:	0f 91       	pop	r16
     fb4:	08 95       	ret

00000fb6 <tdma_get_rx_pkt_signal>:


nrk_sig_t tdma_get_rx_pkt_signal ()
{
  nrk_signal_register (tdma_rx_pkt_signal);
     fb6:	80 91 0c 08 	lds	r24, 0x080C
     fba:	0e 94 4f 20 	call	0x409e	; 0x409e <nrk_signal_register>
  return (tdma_rx_pkt_signal);
}
     fbe:	80 91 0c 08 	lds	r24, 0x080C
     fc2:	08 95       	ret

00000fc4 <tdma_get_tx_done_signal>:

nrk_sig_t tdma_get_tx_done_signal ()
{
  nrk_signal_register (tdma_tx_pkt_done_signal);
     fc4:	80 91 0d 08 	lds	r24, 0x080D
     fc8:	0e 94 4f 20 	call	0x409e	; 0x409e <nrk_signal_register>
  return (tdma_tx_pkt_done_signal);
}
     fcc:	80 91 0d 08 	lds	r24, 0x080D
     fd0:	08 95       	ret

00000fd2 <tdma_rx_pkt_get>:


uint8_t *tdma_rx_pkt_get (uint8_t * len, int8_t * rssi)
{

  if (tdma_rx_buf_empty == 1) {
     fd2:	20 91 d5 03 	lds	r18, 0x03D5
     fd6:	21 30       	cpi	r18, 0x01	; 1
     fd8:	39 f4       	brne	.+14     	; 0xfe8 <tdma_rx_pkt_get+0x16>
    *len = 0;
     fda:	fc 01       	movw	r30, r24
     fdc:	10 82       	st	Z, r1
    *rssi = 0;
     fde:	fb 01       	movw	r30, r22
     fe0:	10 82       	st	Z, r1
    return NULL;
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	08 95       	ret
  }
  *len = tdma_rfRxInfo.length;
     fe8:	20 91 07 06 	lds	r18, 0x0607
     fec:	fc 01       	movw	r30, r24
     fee:	20 83       	st	Z, r18
  *rssi = tdma_rfRxInfo.rssi;
     ff0:	80 91 0c 06 	lds	r24, 0x060C
     ff4:	fb 01       	movw	r30, r22
     ff6:	80 83       	st	Z, r24
  return tdma_rfRxInfo.pPayload;
     ff8:	80 91 09 06 	lds	r24, 0x0609
     ffc:	90 91 0a 06 	lds	r25, 0x060A
}
    1000:	08 95       	ret

00001002 <tdma_rx_pkt_release>:


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	80 93 d5 03 	sts	0x03D5, r24
return NRK_OK;
}
    1008:	08 95       	ret

0000100a <tdma_disable>:


void tdma_disable ()
{
  tdma_is_enabled = 0;
    100a:	10 92 d2 03 	sts	0x03D2, r1
  rf_power_down ();
    100e:	0c 94 33 0d 	jmp	0x1a66	; 0x1a66 <rf_power_down>

00001012 <tdma_enable>:
}

void tdma_enable ()
{
  tdma_is_enabled = 1;
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	80 93 d2 03 	sts	0x03D2, r24
  rf_power_up ();
    1018:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <rf_power_up>
  nrk_event_signal (tdma_enable_signal);
    101c:	80 91 a7 08 	lds	r24, 0x08A7
    1020:	0c 94 81 20 	jmp	0x4102	; 0x4102 <nrk_event_signal>

00001024 <tdma_wakeup>:

}

void tdma_wakeup()
{
tdma_wakeup_flag=1;
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	80 93 ed 05 	sts	0x05ED, r24
    102a:	08 95       	ret

0000102c <tdma_started>:

}

int8_t tdma_started ()
{
  return tdma_running;
    102c:	80 91 d4 03 	lds	r24, 0x03D4
}
    1030:	08 95       	ret

00001032 <_tdma_rx_master>:
{
  int8_t v, i;
  static uint8_t cnt=0;
  v = 0;
  
  if (tdma_rx_buf_empty != 1) {
    1032:	80 91 d5 03 	lds	r24, 0x03D5
    1036:	81 30       	cpi	r24, 0x01	; 1
    1038:	99 f0       	breq	.+38     	; 0x1060 <_tdma_rx_master+0x2e>
    rf_rx_off();
    103a:	0e 94 2a 0e 	call	0x1c54	; 0x1c54 <rf_rx_off>
    rf_rx_on();
    103e:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <rf_rx_on>
    cnt++;
    1042:	80 91 aa 03 	lds	r24, 0x03AA
    1046:	8f 5f       	subi	r24, 0xFF	; 255
    1048:	80 93 aa 03 	sts	0x03AA, r24
    // catch annoying race condition, FIXME: why does this really happen?
    if(cnt>2){ tdma_rx_buf_empty=0;
    104c:	83 30       	cpi	r24, 0x03	; 3
    104e:	30 f0       	brcs	.+12     	; 0x105c <_tdma_rx_master+0x2a>
    1050:	10 92 d5 03 	sts	0x03D5, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1054:	80 91 0c 08 	lds	r24, 0x080C
    1058:	0e 94 81 20 	call	0x4102	; 0x4102 <nrk_event_signal>
	}
    return NRK_ERROR;
    105c:	8f ef       	ldi	r24, 0xFF	; 255
    105e:	08 95       	ret
    }
cnt=0;
    1060:	10 92 aa 03 	sts	0x03AA, r1
  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1064:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <rf_rx_packet_nonblock>
      if (v == 1) {
    1068:	81 30       	cpi	r24, 0x01	; 1
    106a:	91 f5       	brne	.+100    	; 0x10d0 <_tdma_rx_master+0x9e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    106c:	60 91 07 06 	lds	r22, 0x0607
    1070:	6d 30       	cpi	r22, 0x0D	; 13
    1072:	6c f1       	brlt	.+90     	; 0x10ce <_tdma_rx_master+0x9c>
	if(_tdma_aes_enabled)
    1074:	80 91 e0 03 	lds	r24, 0x03E0
    1078:	81 11       	cpse	r24, r1
    107a:	07 c0       	rjmp	.+14     	; 0x108a <_tdma_rx_master+0x58>
   		 	nrk_gpio_clr(NRK_MISO);
  		#endif
			return NRK_ERROR; 
		}
	 }
	  tdma_rx_buf_empty = 0;
    107c:	10 92 d5 03 	sts	0x03D5, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1080:	80 91 0c 08 	lds	r24, 0x080C
    1084:	0e 94 81 20 	call	0x4102	; 0x4102 <nrk_event_signal>
    1088:	22 c0       	rjmp	.+68     	; 0x10ce <_tdma_rx_master+0x9c>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    108a:	80 91 09 06 	lds	r24, 0x0609
    108e:	90 91 0a 06 	lds	r25, 0x060A
    1092:	0e 94 04 12 	call	0x2408	; 0x2408 <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1096:	80 91 09 06 	lds	r24, 0x0609
    109a:	90 91 0a 06 	lds	r25, 0x060A
    109e:	20 91 07 06 	lds	r18, 0x0607
    10a2:	82 0f       	add	r24, r18
    10a4:	91 1d       	adc	r25, r1
    10a6:	27 fd       	sbrc	r18, 7
    10a8:	9a 95       	dec	r25
    10aa:	fc 01       	movw	r30, r24
    10ac:	31 97       	sbiw	r30, 0x01	; 1
    10ae:	20 81       	ld	r18, Z
    10b0:	2a 3c       	cpi	r18, 0xCA	; 202
    10b2:	a1 f6       	brne	.-88     	; 0x105c <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    10b4:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    10b6:	20 81       	ld	r18, Z
    10b8:	2e 3f       	cpi	r18, 0xFE	; 254
    10ba:	81 f6       	brne	.-96     	; 0x105c <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    10bc:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    10be:	20 81       	ld	r18, Z
    10c0:	2e 3b       	cpi	r18, 0xBE	; 190
    10c2:	61 f6       	brne	.-104    	; 0x105c <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) 
    10c4:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    10c6:	80 81       	ld	r24, Z
    10c8:	8f 3e       	cpi	r24, 0xEF	; 239
    10ca:	c1 f2       	breq	.-80     	; 0x107c <_tdma_rx_master+0x4a>
    10cc:	c7 cf       	rjmp	.-114    	; 0x105c <_tdma_rx_master+0x2a>
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    10ce:	81 e0       	ldi	r24, 0x01	; 1
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif

  return v;
}
    10d0:	08 95       	ret

000010d2 <_tdma_rx>:


int8_t _tdma_rx ()
{
    10d2:	cf 93       	push	r28
    10d4:	df 93       	push	r29
  int8_t v, i;
  v = 0;

  if (tdma_rx_buf_empty != 1)
    10d6:	80 91 d5 03 	lds	r24, 0x03D5
    10da:	81 30       	cpi	r24, 0x01	; 1
    10dc:	11 f0       	breq	.+4      	; 0x10e2 <_tdma_rx+0x10>
    return NRK_ERROR;
    10de:	8f ef       	ldi	r24, 0xFF	; 255
    10e0:	40 c0       	rjmp	.+128    	; 0x1162 <_tdma_rx+0x90>
    10e2:	d4 e6       	ldi	r29, 0x64	; 100
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    10e4:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <rf_rx_packet_nonblock>
    10e8:	c8 2f       	mov	r28, r24
      if (v == 1) {
    10ea:	81 30       	cpi	r24, 0x01	; 1
    10ec:	89 f5       	brne	.+98     	; 0x1150 <_tdma_rx+0x7e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    10ee:	60 91 07 06 	lds	r22, 0x0607
    10f2:	6d 30       	cpi	r22, 0x0D	; 13
    10f4:	ac f1       	brlt	.+106    	; 0x1160 <_tdma_rx+0x8e>
	if(_tdma_aes_enabled)
    10f6:	80 91 e0 03 	lds	r24, 0x03E0
    10fa:	81 11       	cpse	r24, r1
    10fc:	07 c0       	rjmp	.+14     	; 0x110c <_tdma_rx+0x3a>
    nrk_gpio_clr(NRK_MISO);
  #endif
			return NRK_ERROR; 
			}
	 }
	  tdma_rx_buf_empty = 0;
    10fe:	10 92 d5 03 	sts	0x03D5, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1102:	80 91 0c 08 	lds	r24, 0x080C
    1106:	0e 94 81 20 	call	0x4102	; 0x4102 <nrk_event_signal>
    110a:	2a c0       	rjmp	.+84     	; 0x1160 <_tdma_rx+0x8e>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    110c:	80 91 09 06 	lds	r24, 0x0609
    1110:	90 91 0a 06 	lds	r25, 0x060A
    1114:	0e 94 04 12 	call	0x2408	; 0x2408 <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1118:	80 91 09 06 	lds	r24, 0x0609
    111c:	90 91 0a 06 	lds	r25, 0x060A
    1120:	20 91 07 06 	lds	r18, 0x0607
    1124:	82 0f       	add	r24, r18
    1126:	91 1d       	adc	r25, r1
    1128:	27 fd       	sbrc	r18, 7
    112a:	9a 95       	dec	r25
    112c:	fc 01       	movw	r30, r24
    112e:	31 97       	sbiw	r30, 0x01	; 1
    1130:	20 81       	ld	r18, Z
    1132:	2a 3c       	cpi	r18, 0xCA	; 202
    1134:	a1 f6       	brne	.-88     	; 0x10de <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1136:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1138:	20 81       	ld	r18, Z
    113a:	2e 3f       	cpi	r18, 0xFE	; 254
    113c:	81 f6       	brne	.-96     	; 0x10de <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    113e:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1140:	20 81       	ld	r18, Z
    1142:	2e 3b       	cpi	r18, 0xBE	; 190
    1144:	61 f6       	brne	.-104    	; 0x10de <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) {
    1146:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1148:	80 81       	ld	r24, Z
    114a:	8f 3e       	cpi	r24, 0xEF	; 239
    114c:	c1 f2       	breq	.-80     	; 0x10fe <_tdma_rx+0x2c>
    114e:	c7 cf       	rjmp	.-114    	; 0x10de <_tdma_rx+0xc>
	  tdma_rx_buf_empty = 0;
          nrk_event_signal (tdma_rx_pkt_signal);
        }
        break;
      }
      nrk_spin_wait_us (100);
    1150:	84 e6       	ldi	r24, 0x64	; 100
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	0e 94 26 2c 	call	0x584c	; 0x584c <nrk_spin_wait_us>
    1158:	d1 50       	subi	r29, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
    115a:	21 f6       	brne	.-120    	; 0x10e4 <_tdma_rx+0x12>
    115c:	8c 2f       	mov	r24, r28
    115e:	01 c0       	rjmp	.+2      	; 0x1162 <_tdma_rx+0x90>
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1160:	81 e0       	ldi	r24, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif
  return v;
}
    1162:	df 91       	pop	r29
    1164:	cf 91       	pop	r28
    1166:	08 95       	ret

00001168 <_tdma_tx>:


int8_t _tdma_tx ()
{
    1168:	0f 93       	push	r16
    116a:	1f 93       	push	r17
    116c:	cf 93       	push	r28
  int8_t v;
  uint8_t checksum, i;
  uint8_t *data_start, *frame_start = &TRXFBST;
 

if(_tdma_aes_enabled)
    116e:	90 91 e0 03 	lds	r25, 0x03E0
    1172:	99 23       	and	r25, r25
    1174:	09 f4       	brne	.+2      	; 0x1178 <_tdma_tx+0x10>
    1176:	43 c0       	rjmp	.+134    	; 0x11fe <_tdma_tx+0x96>
{
   // Add 0xCAFEBEEF as a magic number for AES MAC
   tdma_rfTxInfo.length=tdma_rfTxInfo.length+4;
    1178:	20 91 d1 06 	lds	r18, 0x06D1
    117c:	84 e0       	ldi	r24, 0x04	; 4
    117e:	82 0f       	add	r24, r18

   // Make packet a multiple of 16
   if((tdma_rfTxInfo.length%16)!=0) tdma_rfTxInfo.length=((tdma_rfTxInfo.length/16)+1)*16;
    1180:	38 2f       	mov	r19, r24
    1182:	3f 70       	andi	r19, 0x0F	; 15
    1184:	31 f0       	breq	.+12     	; 0x1192 <_tdma_tx+0x2a>
    1186:	87 ff       	sbrs	r24, 7
    1188:	02 c0       	rjmp	.+4      	; 0x118e <_tdma_tx+0x26>
    118a:	83 e1       	ldi	r24, 0x13	; 19
    118c:	82 0f       	add	r24, r18
    118e:	80 7f       	andi	r24, 0xF0	; 240
    1190:	80 5f       	subi	r24, 0xF0	; 240
    1192:	80 93 d1 06 	sts	0x06D1, r24
   
//   printf( "l2: %d\r\n",tdma_rfTxInfo.length );
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-1]=0xCA;
    1196:	80 91 d1 06 	lds	r24, 0x06D1
    119a:	e0 91 d2 06 	lds	r30, 0x06D2
    119e:	f0 91 d3 06 	lds	r31, 0x06D3
    11a2:	e8 0f       	add	r30, r24
    11a4:	f1 1d       	adc	r31, r1
    11a6:	87 fd       	sbrc	r24, 7
    11a8:	fa 95       	dec	r31
    11aa:	31 97       	sbiw	r30, 0x01	; 1
    11ac:	8a ec       	ldi	r24, 0xCA	; 202
    11ae:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
    11b0:	80 91 d1 06 	lds	r24, 0x06D1
    11b4:	e0 91 d2 06 	lds	r30, 0x06D2
    11b8:	f0 91 d3 06 	lds	r31, 0x06D3
    11bc:	e8 0f       	add	r30, r24
    11be:	f1 1d       	adc	r31, r1
    11c0:	87 fd       	sbrc	r24, 7
    11c2:	fa 95       	dec	r31
    11c4:	32 97       	sbiw	r30, 0x02	; 2
    11c6:	8e ef       	ldi	r24, 0xFE	; 254
    11c8:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
    11ca:	80 91 d1 06 	lds	r24, 0x06D1
    11ce:	e0 91 d2 06 	lds	r30, 0x06D2
    11d2:	f0 91 d3 06 	lds	r31, 0x06D3
    11d6:	e8 0f       	add	r30, r24
    11d8:	f1 1d       	adc	r31, r1
    11da:	87 fd       	sbrc	r24, 7
    11dc:	fa 95       	dec	r31
    11de:	33 97       	sbiw	r30, 0x03	; 3
    11e0:	8e eb       	ldi	r24, 0xBE	; 190
    11e2:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
    11e4:	80 91 d1 06 	lds	r24, 0x06D1
    11e8:	e0 91 d2 06 	lds	r30, 0x06D2
    11ec:	f0 91 d3 06 	lds	r31, 0x06D3
    11f0:	e8 0f       	add	r30, r24
    11f2:	f1 1d       	adc	r31, r1
    11f4:	87 fd       	sbrc	r24, 7
    11f6:	fa 95       	dec	r31
    11f8:	34 97       	sbiw	r30, 0x04	; 4
    11fa:	8f ee       	ldi	r24, 0xEF	; 239
    11fc:	80 83       	st	Z, r24
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    11fe:	60 91 d1 06 	lds	r22, 0x06D1
    1202:	06 2f       	mov	r16, r22
    1204:	11 27       	eor	r17, r17
    1206:	07 fd       	sbrc	r16, 7
    1208:	10 95       	com	r17
	checksum+=tdma_rfTxInfo.pPayload[i];
    120a:	e0 91 d2 06 	lds	r30, 0x06D2
    120e:	f0 91 d3 06 	lds	r31, 0x06D3
    1212:	c0 e0       	ldi	r28, 0x00	; 0
    1214:	40 e0       	ldi	r20, 0x00	; 0
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    1216:	24 2f       	mov	r18, r20
    1218:	30 e0       	ldi	r19, 0x00	; 0
    121a:	20 17       	cp	r18, r16
    121c:	31 07       	cpc	r19, r17
    121e:	3c f4       	brge	.+14     	; 0x122e <_tdma_tx+0xc6>
	checksum+=tdma_rfTxInfo.pPayload[i];
    1220:	2e 0f       	add	r18, r30
    1222:	3f 1f       	adc	r19, r31
    1224:	d9 01       	movw	r26, r18
    1226:	8c 91       	ld	r24, X
    1228:	c8 0f       	add	r28, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    122a:	4f 5f       	subi	r20, 0xFF	; 255
    122c:	f4 cf       	rjmp	.-24     	; 0x1216 <_tdma_tx+0xae>
	checksum+=tdma_rfTxInfo.pPayload[i];

if(_tdma_aes_enabled)   aes_encrypt(tdma_rfTxInfo.pPayload, tdma_rfTxInfo.length );
    122e:	99 23       	and	r25, r25
    1230:	19 f0       	breq	.+6      	; 0x1238 <_tdma_tx+0xd0>
    1232:	cf 01       	movw	r24, r30
    1234:	0e 94 b5 11 	call	0x236a	; 0x236a <aes_encrypt>
  

  data_start = frame_start + 9 + 1 + tdma_rfTxInfo.length;
    1238:	e0 91 d1 06 	lds	r30, 0x06D1
    123c:	ff 27       	eor	r31, r31
    123e:	e7 fd       	sbrc	r30, 7
    1240:	f0 95       	com	r31
  memcpy(data_start, &checksum, sizeof(uint8_t));
    1242:	e6 57       	subi	r30, 0x76	; 118
    1244:	fe 4f       	sbci	r31, 0xFE	; 254
    1246:	c0 83       	st	Z, r28
    nrk_gpio_set(NRK_MOSI);
  #endif

for(i=0; i<TX_PKT_RETRY; i++ )
{
  v = rf_tx_packet (&tdma_rfTxInfo);
    1248:	8f ec       	ldi	r24, 0xCF	; 207
    124a:	96 e0       	ldi	r25, 0x06	; 6
    124c:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <rf_tx_packet>
  // Too delay or not?
}

  tx_data_ready = 0;
    1250:	10 92 dc 03 	sts	0x03DC, r1
  nrk_event_signal (tdma_tx_pkt_done_signal);
    1254:	80 91 0d 08 	lds	r24, 0x080D
    1258:	0e 94 81 20 	call	0x4102	; 0x4102 <nrk_event_signal>
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MOSI);
  #endif
  return NRK_OK;
}
    125c:	81 e0       	ldi	r24, 0x01	; 1
    125e:	cf 91       	pop	r28
    1260:	1f 91       	pop	r17
    1262:	0f 91       	pop	r16
    1264:	08 95       	ret

00001266 <tdma_nw_task>:
  nrk_event_signal (tdma_enable_signal);
}


void tdma_nw_task ()
{
    1266:	cf 93       	push	r28
    1268:	df 93       	push	r29
    126a:	00 d0       	rcall	.+0      	; 0x126c <tdma_nw_task+0x6>
    126c:	cd b7       	in	r28, 0x3d	; 61
    126e:	de b7       	in	r29, 0x3e	; 62
  int8_t v, i;
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
    1270:	0e 94 d4 23 	call	0x47a8	; 0x47a8 <nrk_wait_until_next_period>

}

int8_t tdma_started ()
{
  return tdma_running;
    1274:	80 91 d4 03 	lds	r24, 0x03D4
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
  } while (!tdma_started ());
    1278:	88 23       	and	r24, r24
    127a:	d1 f3       	breq	.-12     	; 0x1270 <tdma_nw_task+0xa>

//register the signal after bmac_init has been called
  v = nrk_signal_register (tdma_enable_signal);
    127c:	80 91 a7 08 	lds	r24, 0x08A7
    1280:	0e 94 4f 20 	call	0x409e	; 0x409e <nrk_signal_register>
    1284:	8a 83       	std	Y+2, r24	; 0x02
  if (v == NRK_ERROR)
    1286:	8f 3f       	cpi	r24, 0xFF	; 255
    1288:	21 f4       	brne	.+8      	; 0x1292 <tdma_nw_task+0x2c>
    nrk_kprintf (PSTR ("Failed to register signal\r\n"));
    128a:	8f eb       	ldi	r24, 0xBF	; 191
    128c:	91 e0       	ldi	r25, 0x01	; 1
    128e:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
      slot++;
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
	slot = 0;
    1292:	61 2c       	mov	r6, r1
    1294:	71 2c       	mov	r7, r1

      // Transmit on slot
      if (tx_data_ready == 1) {
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
        tdma_rfTxInfo.destAddr = 0xffff;
    1296:	22 24       	eor	r2, r2
    1298:	2a 94       	dec	r2
    129a:	32 2c       	mov	r3, r2
//rf_set_rx (&tdma_rfRxInfo, tdma_chan);



  while (1) {
    if (tdma_mode == TDMA_HOST) {
    129c:	80 91 de 03 	lds	r24, 0x03DE
    12a0:	81 30       	cpi	r24, 0x01	; 1
    12a2:	09 f0       	breq	.+2      	; 0x12a6 <tdma_nw_task+0x40>
    12a4:	e1 c0       	rjmp	.+450    	; 0x1468 <tdma_nw_task+0x202>
	    sync_status=1; // HOST is always synced
    12a6:	80 93 ad 03 	sts	0x03AD, r24
      // This is the downstream transmit slot
      if (slot == 0) {
    12aa:	61 14       	cp	r6, r1
    12ac:	71 04       	cpc	r7, r1
    12ae:	09 f0       	breq	.+2      	; 0x12b2 <tdma_nw_task+0x4c>
    12b0:	88 c0       	rjmp	.+272    	; 0x13c2 <tdma_nw_task+0x15c>

        //  for(i=0; i<100; i++ ) tdma_rfTxInfo.pPayload[i] = 0;  
        //rf_rx_off();
        // If there is no pending packet, lets make an empty one
        if (tx_data_ready == 0) {
    12b2:	80 91 dc 03 	lds	r24, 0x03DC
    12b6:	81 11       	cpse	r24, r1
    12b8:	16 c0       	rjmp	.+44     	; 0x12e6 <tdma_nw_task+0x80>
          tdma_rfTxInfo.pPayload = tdma_tx_buf;
    12ba:	2a e5       	ldi	r18, 0x5A	; 90
    12bc:	34 e0       	ldi	r19, 0x04	; 4
    12be:	30 93 d3 06 	sts	0x06D3, r19
    12c2:	20 93 d2 06 	sts	0x06D2, r18
          // Setup the header data
          tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = 0xff;  // dst
    12c6:	3f ef       	ldi	r19, 0xFF	; 255
    12c8:	30 93 5c 04 	sts	0x045C, r19
          tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = 0xff;
    12cc:	30 93 5d 04 	sts	0x045D, r19
          tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x00;  // src
    12d0:	10 92 5e 04 	sts	0x045E, r1
          tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x00;
    12d4:	10 92 5f 04 	sts	0x045F, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = 0x00;      // seq num
    12d8:	10 92 60 04 	sts	0x0460, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = 0x00;
    12dc:	10 92 61 04 	sts	0x0461, r1
          tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    12e0:	8c e0       	ldi	r24, 0x0C	; 12
    12e2:	80 93 d1 06 	sts	0x06D1, r24
        }
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = tdma_slots_per_cycle & 0xff;      // cycle size 
    12e6:	e0 91 d2 06 	lds	r30, 0x06D2
    12ea:	f0 91 d3 06 	lds	r31, 0x06D3
    12ee:	90 91 d8 03 	lds	r25, 0x03D8
    12f2:	80 91 d9 03 	lds	r24, 0x03D9
    12f6:	90 87       	std	Z+8, r25	; 0x08
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] =
    12f8:	81 87       	std	Z+9, r24	; 0x09
          tdma_slots_per_cycle >> 8;
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0;      // slot
    12fa:	10 82       	st	Z, r1
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0;
    12fc:	e0 91 d2 06 	lds	r30, 0x06D2
    1300:	f0 91 d3 06 	lds	r31, 0x06D3
    1304:	11 82       	std	Z+1, r1	; 0x01
        tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | (tdma_ttl);
    1306:	e0 91 d2 06 	lds	r30, 0x06D2
    130a:	f0 91 d3 06 	lds	r31, 0x06D3
    130e:	20 91 dd 03 	lds	r18, 0x03DD
    1312:	30 e1       	ldi	r19, 0x10	; 16
    1314:	23 9f       	mul	r18, r19
    1316:	c0 01       	movw	r24, r0
    1318:	11 24       	eor	r1, r1
    131a:	82 2b       	or	r24, r18
    131c:	82 87       	std	Z+10, r24	; 0x0a
        tdma_rfTxInfo.pPayload[TDMA_SLOT_SIZE] = tdma_slot_len_ms;
    131e:	80 91 da 03 	lds	r24, 0x03DA
    1322:	83 87       	std	Z+11, r24	; 0x0b
        nrk_time_get (&_tdma_next_wakeup);
    1324:	81 eb       	ldi	r24, 0xB1	; 177
    1326:	93 e0       	ldi	r25, 0x03	; 3
    1328:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>
        tdma_rfTxInfo.destAddr = 0xffff;
    132c:	30 92 d0 06 	sts	0x06D0, r3
    1330:	20 92 cf 06 	sts	0x06CF, r2
        tdma_rfTxInfo.ackRequest = 0;
    1334:	10 92 d5 06 	sts	0x06D5, r1
        tdma_rfTxInfo.cca = 0;
    1338:	10 92 d4 06 	sts	0x06D4, r1
        _tdma_tx ();
    133c:	0e 94 b4 08 	call	0x1168	; 0x1168 <_tdma_tx>
        rf_rx_on ();
    1340:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <rf_rx_on>
	if(tdma_wakeup_flag==1)
    1344:	80 91 ed 05 	lds	r24, 0x05ED
    1348:	81 30       	cpi	r24, 0x01	; 1
    134a:	09 f0       	breq	.+2      	; 0x134e <tdma_nw_task+0xe8>
    134c:	43 c0       	rjmp	.+134    	; 0x13d4 <tdma_nw_task+0x16e>
    134e:	41 2c       	mov	r4, r1
    1350:	51 2c       	mov	r5, r1
		{
		for(slot=0; slot<1000; slot++ )
			{
				if((slot%5)==0)nrk_led_toggle(BLUE_LED);
    1352:	c2 01       	movw	r24, r4
    1354:	65 e0       	ldi	r22, 0x05	; 5
    1356:	70 e0       	ldi	r23, 0x00	; 0
    1358:	0e 94 82 32 	call	0x6504	; 0x6504 <__udivmodhi4>
    135c:	89 2b       	or	r24, r25
    135e:	21 f4       	brne	.+8      	; 0x1368 <tdma_nw_task+0x102>
    1360:	83 e0       	ldi	r24, 0x03	; 3
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	0e 94 b6 15 	call	0x2b6c	; 0x2b6c <nrk_led_toggle>
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0xff;      // slot
    1368:	e0 91 d2 06 	lds	r30, 0x06D2
    136c:	f0 91 d3 06 	lds	r31, 0x06D3
    1370:	8f ef       	ldi	r24, 0xFF	; 255
    1372:	80 83       	st	Z, r24
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0xff;
    1374:	e0 91 d2 06 	lds	r30, 0x06D2
    1378:	f0 91 d3 06 	lds	r31, 0x06D3
    137c:	81 83       	std	Z+1, r24	; 0x01
          			tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x0;  // src
    137e:	e0 91 d2 06 	lds	r30, 0x06D2
    1382:	f0 91 d3 06 	lds	r31, 0x06D3
    1386:	14 82       	std	Z+4, r1	; 0x04
          			tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x0;
    1388:	e0 91 d2 06 	lds	r30, 0x06D2
    138c:	f0 91 d3 06 	lds	r31, 0x06D3
    1390:	15 82       	std	Z+5, r1	; 0x05
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    1392:	9c e0       	ldi	r25, 0x0C	; 12
    1394:	90 93 d1 06 	sts	0x06D1, r25
        			_tdma_tx ();
    1398:	0e 94 b4 08 	call	0x1168	; 0x1168 <_tdma_tx>
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
    139c:	8a e0       	ldi	r24, 0x0A	; 10
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_wait_until_ticks>
        tdma_rfTxInfo.cca = 0;
        _tdma_tx ();
        rf_rx_on ();
	if(tdma_wakeup_flag==1)
		{
		for(slot=0; slot<1000; slot++ )
    13a4:	ef ef       	ldi	r30, 0xFF	; 255
    13a6:	4e 1a       	sub	r4, r30
    13a8:	5e 0a       	sbc	r5, r30
    13aa:	f8 ee       	ldi	r31, 0xE8	; 232
    13ac:	4f 16       	cp	r4, r31
    13ae:	f3 e0       	ldi	r31, 0x03	; 3
    13b0:	5f 06       	cpc	r5, r31
    13b2:	79 f6       	brne	.-98     	; 0x1352 <tdma_nw_task+0xec>
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
        			_tdma_tx ();
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
			}
		nrk_led_clr(BLUE_LED);
    13b4:	83 e0       	ldi	r24, 0x03	; 3
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
		slot=0;
		tdma_wakeup_flag=0;
    13bc:	10 92 ed 05 	sts	0x05ED, r1
    13c0:	09 c0       	rjmp	.+18     	; 0x13d4 <tdma_nw_task+0x16e>
        // Upstream data slot
        // This configures the packet receive interrupt to call the _tdma_rx_master function
        // The _tdma_rx_master function triggers a signal to the tdma_rx function.
        // rf_rx_on();
	// rx_end_callback(&_tdma_rx_master);
        _tdma_rx_master();
    13c2:	0e 94 19 08 	call	0x1032	; 0x1032 <_tdma_rx_master>
        if (v == 1)
    13c6:	2a 81       	ldd	r18, Y+2	; 0x02
    13c8:	21 30       	cpi	r18, 0x01	; 1
    13ca:	21 f4       	brne	.+8      	; 0x13d4 <tdma_nw_task+0x16e>
          tdma_last_tx_slot = slot;
    13cc:	70 92 d7 03 	sts	0x03D7, r7
    13d0:	60 92 d6 03 	sts	0x03D6, r6
      }
      slot++;
    13d4:	3f ef       	ldi	r19, 0xFF	; 255
    13d6:	63 1a       	sub	r6, r19
    13d8:	73 0a       	sbc	r7, r19
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
    13da:	80 91 d8 03 	lds	r24, 0x03D8
    13de:	90 91 d9 03 	lds	r25, 0x03D9
    13e2:	86 15       	cp	r24, r6
    13e4:	97 05       	cpc	r25, r7
    13e6:	28 f4       	brcc	.+10     	; 0x13f2 <tdma_nw_task+0x18c>
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
    13e8:	8a e0       	ldi	r24, 0x0A	; 10
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_wait_until_ticks>
    13f0:	ec c1       	rjmp	.+984    	; 0x17ca <tdma_nw_task+0x564>
	slot = 0;
	}
      else {
      nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    13f2:	80 90 b9 03 	lds	r8, 0x03B9
    13f6:	90 90 ba 03 	lds	r9, 0x03BA
    13fa:	a0 90 bb 03 	lds	r10, 0x03BB
    13fe:	b0 90 bc 03 	lds	r11, 0x03BC
    1402:	c0 90 bd 03 	lds	r12, 0x03BD
    1406:	d0 90 be 03 	lds	r13, 0x03BE
    140a:	e0 90 bf 03 	lds	r14, 0x03BF
    140e:	f0 90 c0 03 	lds	r15, 0x03C0
    1412:	00 91 b1 03 	lds	r16, 0x03B1
    1416:	10 91 b2 03 	lds	r17, 0x03B2
    141a:	20 91 b3 03 	lds	r18, 0x03B3
    141e:	30 91 b4 03 	lds	r19, 0x03B4
    1422:	40 91 b5 03 	lds	r20, 0x03B5
    1426:	50 91 b6 03 	lds	r21, 0x03B6
    142a:	60 91 b7 03 	lds	r22, 0x03B7
    142e:	70 91 b8 03 	lds	r23, 0x03B8
    1432:	81 eb       	ldi	r24, 0xB1	; 177
    1434:	93 e0       	ldi	r25, 0x03	; 3
    1436:	0e 94 8d 26 	call	0x4d1a	; 0x4d1a <nrk_time_add>
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    143a:	81 eb       	ldi	r24, 0xB1	; 177
    143c:	93 e0       	ldi	r25, 0x03	; 3
    143e:	0e 94 6c 26 	call	0x4cd8	; 0x4cd8 <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    1442:	20 91 b1 03 	lds	r18, 0x03B1
    1446:	30 91 b2 03 	lds	r19, 0x03B2
    144a:	40 91 b3 03 	lds	r20, 0x03B3
    144e:	50 91 b4 03 	lds	r21, 0x03B4
    1452:	60 91 b5 03 	lds	r22, 0x03B5
    1456:	70 91 b6 03 	lds	r23, 0x03B6
    145a:	80 91 b7 03 	lds	r24, 0x03B7
    145e:	90 91 b8 03 	lds	r25, 0x03B8
    1462:	0e 94 27 25 	call	0x4a4e	; 0x4a4e <nrk_wait_until>
    1466:	1a cf       	rjmp	.-460    	; 0x129c <tdma_nw_task+0x36>
	
      }
    }
    // TDMA slave node
    else {
      if (slot == 0) {
    1468:	67 28       	or	r6, r7
    146a:	09 f0       	breq	.+2      	; 0x146e <tdma_nw_task+0x208>
    146c:	57 c0       	rjmp	.+174    	; 0x151c <tdma_nw_task+0x2b6>

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
	rf_power_up();
    146e:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <rf_power_up>
	rf_rx_on ();
    1472:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <rf_rx_on>
      if (slot == 0) {

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
    1476:	61 2c       	mov	r6, r1
    1478:	71 2c       	mov	r7, r1
	rf_power_up();
	rf_rx_on ();
        do {
          v = _tdma_rx ();
    147a:	0e 94 69 08 	call	0x10d2	; 0x10d2 <_tdma_rx>
    147e:	8a 83       	std	Y+2, r24	; 0x02
          nrk_time_get (&_tdma_next_wakeup);
    1480:	81 eb       	ldi	r24, 0xB1	; 177
    1482:	93 e0       	ldi	r25, 0x03	; 3
    1484:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>
          if (v == NRK_OK) {
    1488:	8a 81       	ldd	r24, Y+2	; 0x02
    148a:	81 30       	cpi	r24, 0x01	; 1
    148c:	09 f5       	brne	.+66     	; 0x14d0 <tdma_nw_task+0x26a>

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    148e:	e0 91 09 06 	lds	r30, 0x0609
    1492:	f0 91 0a 06 	lds	r31, 0x060A
              pPayload[TDMA_SRC_LOW];
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    1496:	81 81       	ldd	r24, Z+1	; 0x01
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	98 2f       	mov	r25, r24
    149c:	88 27       	eor	r24, r24
    149e:	20 81       	ld	r18, Z
    14a0:	82 2b       	or	r24, r18
          nrk_time_get (&_tdma_next_wakeup);
          if (v == NRK_OK) {

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    14a2:	25 81       	ldd	r18, Z+5	; 0x05
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	32 2f       	mov	r19, r18
    14a8:	22 27       	eor	r18, r18
    14aa:	44 81       	ldd	r20, Z+4	; 0x04
    14ac:	24 2b       	or	r18, r20
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    14ae:	23 2b       	or	r18, r19
    14b0:	21 f4       	brne	.+8      	; 0x14ba <tdma_nw_task+0x254>
    14b2:	8f 3f       	cpi	r24, 0xFF	; 255
    14b4:	2f ef       	ldi	r18, 0xFF	; 255
    14b6:	92 07       	cpc	r25, r18
    14b8:	21 f0       	breq	.+8      	; 0x14c2 <tdma_nw_task+0x25c>

            if (tmp2 != 0) {
    14ba:	89 2b       	or	r24, r25
    14bc:	09 f4       	brne	.+2      	; 0x14c0 <tdma_nw_task+0x25a>
    14be:	88 c1       	rjmp	.+784    	; 0x17d0 <tdma_nw_task+0x56a>
    14c0:	02 c0       	rjmp	.+4      	; 0x14c6 <tdma_nw_task+0x260>
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    14c2:	61 2c       	mov	r6, r1
    14c4:	71 2c       	mov	r7, r1

            if (tmp2 != 0) {
              v = NRK_ERROR;
          	tdma_rx_buf_empty = 1;
    14c6:	31 e0       	ldi	r19, 0x01	; 1
    14c8:	30 93 d5 03 	sts	0x03D5, r19
    14cc:	8f ef       	ldi	r24, 0xFF	; 255
    14ce:	8a 83       	std	Y+2, r24	; 0x02
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
            _tdma_slot_time.secs = 0;
	    }
          }
	  // Make this time based so that it doesn't get shorter with non sync packets
	  if(sync>=100) { 
    14d0:	94 e6       	ldi	r25, 0x64	; 100
    14d2:	69 16       	cp	r6, r25
    14d4:	71 04       	cpc	r7, r1
    14d6:	c0 f0       	brcs	.+48     	; 0x1508 <tdma_nw_task+0x2a2>
		  		sync_status=0; /*nrk_led_set(RED_LED);*/ 
    14d8:	10 92 ad 03 	sts	0x03AD, r1
				//sync=30000; 
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
    14dc:	e0 91 ab 03 	lds	r30, 0x03AB
    14e0:	f0 91 ac 03 	lds	r31, 0x03AC
    14e4:	30 97       	sbiw	r30, 0x00	; 0
    14e6:	29 f0       	breq	.+10     	; 0x14f2 <tdma_nw_task+0x28c>
    14e8:	c3 01       	movw	r24, r6
    14ea:	84 56       	subi	r24, 0x64	; 100
    14ec:	91 09       	sbc	r25, r1
    14ee:	09 95       	icall
    14f0:	89 83       	std	Y+1, r24	; 0x01
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
    14f2:	e9 81       	ldd	r30, Y+1	; 0x01
    14f4:	e1 30       	cpi	r30, 0x01	; 1
    14f6:	19 f4       	brne	.+6      	; 0x14fe <tdma_nw_task+0x298>
    14f8:	61 2c       	mov	r6, r1
    14fa:	71 2c       	mov	r7, r1
    14fc:	05 c0       	rjmp	.+10     	; 0x1508 <tdma_nw_task+0x2a2>
	  } 
	  if(sync<30000 ) sync++;
    14fe:	f0 e3       	ldi	r31, 0x30	; 48
    1500:	6f 16       	cp	r6, r31
    1502:	f5 e7       	ldi	r31, 0x75	; 117
    1504:	7f 06       	cpc	r7, r31
    1506:	18 f4       	brcc	.+6      	; 0x150e <tdma_nw_task+0x2a8>
    1508:	2f ef       	ldi	r18, 0xFF	; 255
    150a:	62 1a       	sub	r6, r18
    150c:	72 0a       	sbc	r7, r18
}


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    150e:	31 e0       	ldi	r19, 0x01	; 1
    1510:	30 93 d5 03 	sts	0x03D5, r19
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
	  } 
	  if(sync<30000 ) sync++;
	tdma_rx_pkt_release();
        } while (v != NRK_OK);
    1514:	8a 81       	ldd	r24, Y+2	; 0x02
    1516:	81 30       	cpi	r24, 0x01	; 1
    1518:	09 f0       	breq	.+2      	; 0x151c <tdma_nw_task+0x2b6>
    151a:	af cf       	rjmp	.-162    	; 0x147a <tdma_nw_task+0x214>
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    151c:	e0 91 09 06 	lds	r30, 0x0609
    1520:	f0 91 0a 06 	lds	r31, 0x060A
    1524:	92 85       	ldd	r25, Z+10	; 0x0a
    1526:	89 2f       	mov	r24, r25
    1528:	82 95       	swap	r24
    152a:	8f 70       	andi	r24, 0x0F	; 15
    152c:	9f 70       	andi	r25, 0x0F	; 15
    152e:	89 1b       	sub	r24, r25
      if(ttl_delay>16) ttl_delay=0;
    1530:	81 31       	cpi	r24, 0x11	; 17
    1532:	18 f4       	brcc	.+6      	; 0x153a <tdma_nw_task+0x2d4>
        } while (v != NRK_OK);
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    1534:	80 93 d1 03 	sts	0x03D1, r24
    1538:	02 c0       	rjmp	.+4      	; 0x153e <tdma_nw_task+0x2d8>
      if(ttl_delay>16) ttl_delay=0;
    153a:	10 92 d1 03 	sts	0x03D1, r1
      _ttl_delay_total.secs=0;
    153e:	10 92 c9 03 	sts	0x03C9, r1
    1542:	10 92 ca 03 	sts	0x03CA, r1
    1546:	10 92 cb 03 	sts	0x03CB, r1
    154a:	10 92 cc 03 	sts	0x03CC, r1
      _ttl_delay_total.nano_secs=0;
    154e:	10 92 cd 03 	sts	0x03CD, r1
    1552:	10 92 ce 03 	sts	0x03CE, r1
    1556:	10 92 cf 03 	sts	0x03CF, r1
    155a:	10 92 d0 03 	sts	0x03D0, r1
      _ttl_delay_per_tx.secs=0;
    155e:	10 92 c1 03 	sts	0x03C1, r1
    1562:	10 92 c2 03 	sts	0x03C2, r1
    1566:	10 92 c3 03 	sts	0x03C3, r1
    156a:	10 92 c4 03 	sts	0x03C4, r1
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us
    156e:	a0 91 07 06 	lds	r26, 0x0607
    1572:	bb 27       	eor	r27, r27
    1574:	a7 fd       	sbrc	r26, 7
    1576:	b0 95       	com	r27
    1578:	20 e0       	ldi	r18, 0x00	; 0
    157a:	3d e7       	ldi	r19, 0x7D	; 125
    157c:	0e 94 60 32 	call	0x64c0	; 0x64c0 <__usmulhisi3>
    1580:	dc 01       	movw	r26, r24
    1582:	cb 01       	movw	r24, r22
    1584:	93 5b       	subi	r25, 0xB3	; 179
    1586:	a7 4f       	sbci	r26, 0xF7	; 247
    1588:	bf 4f       	sbci	r27, 0xFF	; 255
    158a:	80 93 c5 03 	sts	0x03C5, r24
    158e:	90 93 c6 03 	sts	0x03C6, r25
    1592:	a0 93 c7 03 	sts	0x03C7, r26
    1596:	b0 93 c8 03 	sts	0x03C8, r27

      for (tmp = 0; tmp < ttl_delay; tmp++)
    159a:	61 2c       	mov	r6, r1
    159c:	71 2c       	mov	r7, r1
    159e:	80 91 d1 03 	lds	r24, 0x03D1
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	68 16       	cp	r6, r24
    15a6:	79 06       	cpc	r7, r25
    15a8:	40 f5       	brcc	.+80     	; 0x15fa <tdma_nw_task+0x394>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);
    15aa:	80 90 c1 03 	lds	r8, 0x03C1
    15ae:	90 90 c2 03 	lds	r9, 0x03C2
    15b2:	a0 90 c3 03 	lds	r10, 0x03C3
    15b6:	b0 90 c4 03 	lds	r11, 0x03C4
    15ba:	c0 90 c5 03 	lds	r12, 0x03C5
    15be:	d0 90 c6 03 	lds	r13, 0x03C6
    15c2:	e0 90 c7 03 	lds	r14, 0x03C7
    15c6:	f0 90 c8 03 	lds	r15, 0x03C8
    15ca:	00 91 c9 03 	lds	r16, 0x03C9
    15ce:	10 91 ca 03 	lds	r17, 0x03CA
    15d2:	20 91 cb 03 	lds	r18, 0x03CB
    15d6:	30 91 cc 03 	lds	r19, 0x03CC
    15da:	40 91 cd 03 	lds	r20, 0x03CD
    15de:	50 91 ce 03 	lds	r21, 0x03CE
    15e2:	60 91 cf 03 	lds	r22, 0x03CF
    15e6:	70 91 d0 03 	lds	r23, 0x03D0
    15ea:	89 ec       	ldi	r24, 0xC9	; 201
    15ec:	93 e0       	ldi	r25, 0x03	; 3
    15ee:	0e 94 8d 26 	call	0x4d1a	; 0x4d1a <nrk_time_add>
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us

      for (tmp = 0; tmp < ttl_delay; tmp++)
    15f2:	9f ef       	ldi	r25, 0xFF	; 255
    15f4:	69 1a       	sub	r6, r25
    15f6:	79 0a       	sbc	r7, r25
    15f8:	d2 cf       	rjmp	.-92     	; 0x159e <tdma_nw_task+0x338>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);


      sync_status=1;
    15fa:	e1 e0       	ldi	r30, 0x01	; 1
    15fc:	e0 93 ad 03 	sts	0x03AD, r30
	rf_rx_off ();
    1600:	0e 94 2a 0e 	call	0x1c54	; 0x1c54 <rf_rx_off>
	rf_power_down();
    1604:	0e 94 33 0d 	call	0x1a66	; 0x1a66 <rf_power_down>

      // Find next slot
      slot = tdma_tx_sched[0];
    1608:	80 91 e2 03 	lds	r24, 0x03E2
    160c:	90 91 e3 03 	lds	r25, 0x03E3
      if (slot > tdma_slots_per_cycle)
    1610:	60 90 d8 03 	lds	r6, 0x03D8
    1614:	70 90 d9 03 	lds	r7, 0x03D9
    1618:	86 15       	cp	r24, r6
    161a:	97 05       	cpc	r25, r7
    161c:	08 f4       	brcc	.+2      	; 0x1620 <tdma_nw_task+0x3ba>
    161e:	3c 01       	movw	r6, r24
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    1620:	41 2c       	mov	r4, r1
    1622:	51 2c       	mov	r5, r1
    1624:	46 14       	cp	r4, r6
    1626:	57 04       	cpc	r5, r7
    1628:	41 f1       	breq	.+80     	; 0x167a <tdma_nw_task+0x414>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    162a:	80 90 b9 03 	lds	r8, 0x03B9
    162e:	90 90 ba 03 	lds	r9, 0x03BA
    1632:	a0 90 bb 03 	lds	r10, 0x03BB
    1636:	b0 90 bc 03 	lds	r11, 0x03BC
    163a:	c0 90 bd 03 	lds	r12, 0x03BD
    163e:	d0 90 be 03 	lds	r13, 0x03BE
    1642:	e0 90 bf 03 	lds	r14, 0x03BF
    1646:	f0 90 c0 03 	lds	r15, 0x03C0
    164a:	00 91 b1 03 	lds	r16, 0x03B1
    164e:	10 91 b2 03 	lds	r17, 0x03B2
    1652:	20 91 b3 03 	lds	r18, 0x03B3
    1656:	30 91 b4 03 	lds	r19, 0x03B4
    165a:	40 91 b5 03 	lds	r20, 0x03B5
    165e:	50 91 b6 03 	lds	r21, 0x03B6
    1662:	60 91 b7 03 	lds	r22, 0x03B7
    1666:	70 91 b8 03 	lds	r23, 0x03B8
    166a:	81 eb       	ldi	r24, 0xB1	; 177
    166c:	93 e0       	ldi	r25, 0x03	; 3
    166e:	0e 94 8d 26 	call	0x4d1a	; 0x4d1a <nrk_time_add>
      if (slot > tdma_slots_per_cycle)
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    1672:	ff ef       	ldi	r31, 0xFF	; 255
    1674:	4f 1a       	sub	r4, r31
    1676:	5f 0a       	sbc	r5, r31
    1678:	d5 cf       	rjmp	.-86     	; 0x1624 <tdma_nw_task+0x3be>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      // Subtract TTL delay time
      nrk_time_sub(&_tdma_next_wakeup, _tdma_next_wakeup, _ttl_delay_total);
    167a:	80 90 c9 03 	lds	r8, 0x03C9
    167e:	90 90 ca 03 	lds	r9, 0x03CA
    1682:	a0 90 cb 03 	lds	r10, 0x03CB
    1686:	b0 90 cc 03 	lds	r11, 0x03CC
    168a:	c0 90 cd 03 	lds	r12, 0x03CD
    168e:	d0 90 ce 03 	lds	r13, 0x03CE
    1692:	e0 90 cf 03 	lds	r14, 0x03CF
    1696:	f0 90 d0 03 	lds	r15, 0x03D0
    169a:	00 91 b1 03 	lds	r16, 0x03B1
    169e:	10 91 b2 03 	lds	r17, 0x03B2
    16a2:	20 91 b3 03 	lds	r18, 0x03B3
    16a6:	30 91 b4 03 	lds	r19, 0x03B4
    16aa:	40 91 b5 03 	lds	r20, 0x03B5
    16ae:	50 91 b6 03 	lds	r21, 0x03B6
    16b2:	60 91 b7 03 	lds	r22, 0x03B7
    16b6:	70 91 b8 03 	lds	r23, 0x03B8
    16ba:	81 eb       	ldi	r24, 0xB1	; 177
    16bc:	93 e0       	ldi	r25, 0x03	; 3
    16be:	0e 94 e0 25 	call	0x4bc0	; 0x4bc0 <nrk_time_sub>

      nrk_time_compact_nanos (&_tdma_next_wakeup);
    16c2:	81 eb       	ldi	r24, 0xB1	; 177
    16c4:	93 e0       	ldi	r25, 0x03	; 3
    16c6:	0e 94 6c 26 	call	0x4cd8	; 0x4cd8 <nrk_time_compact_nanos>

  //    printf( "nw2=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      nrk_wait_until (_tdma_next_wakeup);
    16ca:	20 91 b1 03 	lds	r18, 0x03B1
    16ce:	30 91 b2 03 	lds	r19, 0x03B2
    16d2:	40 91 b3 03 	lds	r20, 0x03B3
    16d6:	50 91 b4 03 	lds	r21, 0x03B4
    16da:	60 91 b5 03 	lds	r22, 0x03B5
    16de:	70 91 b6 03 	lds	r23, 0x03B6
    16e2:	80 91 b7 03 	lds	r24, 0x03B7
    16e6:	90 91 b8 03 	lds	r25, 0x03B8
    16ea:	0e 94 27 25 	call	0x4a4e	; 0x4a4e <nrk_wait_until>

      // Transmit on slot
      if (tx_data_ready == 1) {
    16ee:	80 91 dc 03 	lds	r24, 0x03DC
    16f2:	81 30       	cpi	r24, 0x01	; 1
    16f4:	b1 f4       	brne	.+44     	; 0x1722 <tdma_nw_task+0x4bc>
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
    16f6:	e0 91 d2 06 	lds	r30, 0x06D2
    16fa:	f0 91 d3 06 	lds	r31, 0x06D3
    16fe:	60 82       	st	Z, r6
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
    1700:	e0 91 d2 06 	lds	r30, 0x06D2
    1704:	f0 91 d3 06 	lds	r31, 0x06D3
    1708:	71 82       	std	Z+1, r7	; 0x01
        tdma_rfTxInfo.destAddr = 0xffff;
    170a:	30 92 d0 06 	sts	0x06D0, r3
    170e:	20 92 cf 06 	sts	0x06CF, r2
        tdma_rfTxInfo.ackRequest = 0;
    1712:	10 92 d5 06 	sts	0x06D5, r1
        tdma_rfTxInfo.cca = 0;
    1716:	10 92 d4 06 	sts	0x06D4, r1
	rf_power_up();
    171a:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <rf_power_up>
        _tdma_tx ();
    171e:	0e 94 b4 08 	call	0x1168	; 0x1168 <_tdma_tx>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
    1722:	0e 94 2a 0e 	call	0x1c54	; 0x1c54 <rf_rx_off>
	rf_power_down();
    1726:	0e 94 33 0d 	call	0x1a66	; 0x1a66 <rf_power_down>
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    172a:	41 2c       	mov	r4, r1
    172c:	51 2c       	mov	r5, r1
    172e:	80 91 d8 03 	lds	r24, 0x03D8
    1732:	90 91 d9 03 	lds	r25, 0x03D9
    1736:	86 19       	sub	r24, r6
    1738:	97 09       	sbc	r25, r7
    173a:	48 16       	cp	r4, r24
    173c:	59 06       	cpc	r5, r25
    173e:	40 f5       	brcc	.+80     	; 0x1790 <tdma_nw_task+0x52a>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1740:	80 90 b9 03 	lds	r8, 0x03B9
    1744:	90 90 ba 03 	lds	r9, 0x03BA
    1748:	a0 90 bb 03 	lds	r10, 0x03BB
    174c:	b0 90 bc 03 	lds	r11, 0x03BC
    1750:	c0 90 bd 03 	lds	r12, 0x03BD
    1754:	d0 90 be 03 	lds	r13, 0x03BE
    1758:	e0 90 bf 03 	lds	r14, 0x03BF
    175c:	f0 90 c0 03 	lds	r15, 0x03C0
    1760:	00 91 b1 03 	lds	r16, 0x03B1
    1764:	10 91 b2 03 	lds	r17, 0x03B2
    1768:	20 91 b3 03 	lds	r18, 0x03B3
    176c:	30 91 b4 03 	lds	r19, 0x03B4
    1770:	40 91 b5 03 	lds	r20, 0x03B5
    1774:	50 91 b6 03 	lds	r21, 0x03B6
    1778:	60 91 b7 03 	lds	r22, 0x03B7
    177c:	70 91 b8 03 	lds	r23, 0x03B8
    1780:	81 eb       	ldi	r24, 0xB1	; 177
    1782:	93 e0       	ldi	r25, 0x03	; 3
    1784:	0e 94 8d 26 	call	0x4d1a	; 0x4d1a <nrk_time_add>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
	rf_power_down();
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    1788:	2f ef       	ldi	r18, 0xFF	; 255
    178a:	42 1a       	sub	r4, r18
    178c:	52 0a       	sbc	r5, r18
    178e:	cf cf       	rjmp	.-98     	; 0x172e <tdma_nw_task+0x4c8>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    1790:	81 eb       	ldi	r24, 0xB1	; 177
    1792:	93 e0       	ldi	r25, 0x03	; 3
    1794:	0e 94 6c 26 	call	0x4cd8	; 0x4cd8 <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    1798:	20 91 b1 03 	lds	r18, 0x03B1
    179c:	30 91 b2 03 	lds	r19, 0x03B2
    17a0:	40 91 b3 03 	lds	r20, 0x03B3
    17a4:	50 91 b4 03 	lds	r21, 0x03B4
    17a8:	60 91 b5 03 	lds	r22, 0x03B5
    17ac:	70 91 b6 03 	lds	r23, 0x03B6
    17b0:	80 91 b7 03 	lds	r24, 0x03B7
    17b4:	90 91 b8 03 	lds	r25, 0x03B8
    17b8:	0e 94 27 25 	call	0x4a4e	; 0x4a4e <nrk_wait_until>
      slot = 0;
      while(!tdma_is_enabled) nrk_wait_until_next_period();
    17bc:	80 91 d2 03 	lds	r24, 0x03D2
    17c0:	81 11       	cpse	r24, r1
    17c2:	03 c0       	rjmp	.+6      	; 0x17ca <tdma_nw_task+0x564>
    17c4:	0e 94 d4 23 	call	0x47a8	; 0x47a8 <nrk_wait_until_next_period>
    17c8:	f9 cf       	rjmp	.-14     	; 0x17bc <tdma_nw_task+0x556>
		
      slot=0;
    17ca:	61 2c       	mov	r6, r1
    17cc:	71 2c       	mov	r7, r1
    17ce:	66 cd       	rjmp	.-1332   	; 0x129c <tdma_nw_task+0x36>
	      	//rf_rx_on();
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
    17d0:	82 85       	ldd	r24, Z+10	; 0x0a
    17d2:	82 95       	swap	r24
    17d4:	8f 70       	andi	r24, 0x0F	; 15
    17d6:	80 93 dd 03 	sts	0x03DD, r24
            tdma_slots_per_cycle =
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    17da:	81 85       	ldd	r24, Z+9	; 0x09
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	98 2f       	mov	r25, r24
    17e0:	88 27       	eor	r24, r24
    17e2:	20 85       	ldd	r18, Z+8	; 0x08
    17e4:	82 2b       	or	r24, r18
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
            tdma_slots_per_cycle =
    17e6:	90 93 d9 03 	sts	0x03D9, r25
    17ea:	80 93 d8 03 	sts	0x03D8, r24
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_CYCLE_SIZE_LOW];
            tdma_slot_len_ms = tdma_rfRxInfo.pPayload[TDMA_SLOT_SIZE];
    17ee:	a3 85       	ldd	r26, Z+11	; 0x0b
    17f0:	8a 2f       	mov	r24, r26
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	90 93 db 03 	sts	0x03DB, r25
    17f8:	80 93 da 03 	sts	0x03DA, r24
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
    17fc:	dc 01       	movw	r26, r24
    17fe:	20 e4       	ldi	r18, 0x40	; 64
    1800:	32 e4       	ldi	r19, 0x42	; 66
    1802:	4f e0       	ldi	r20, 0x0F	; 15
    1804:	50 e0       	ldi	r21, 0x00	; 0
    1806:	0e 94 67 32 	call	0x64ce	; 0x64ce <__muluhisi3>
    180a:	60 93 bd 03 	sts	0x03BD, r22
    180e:	70 93 be 03 	sts	0x03BE, r23
    1812:	80 93 bf 03 	sts	0x03BF, r24
    1816:	90 93 c0 03 	sts	0x03C0, r25
            _tdma_slot_time.secs = 0;
    181a:	10 92 b9 03 	sts	0x03B9, r1
    181e:	10 92 ba 03 	sts	0x03BA, r1
    1822:	10 92 bb 03 	sts	0x03BB, r1
    1826:	10 92 bc 03 	sts	0x03BC, r1
    182a:	52 ce       	rjmp	.-860    	; 0x14d0 <tdma_nw_task+0x26a>

0000182c <tdma_task_config>:
}


void tdma_task_config ()
{
  nrk_task_set_entry_function (&tdma_task, tdma_nw_task);
    182c:	63 e3       	ldi	r22, 0x33	; 51
    182e:	79 e0       	ldi	r23, 0x09	; 9
    1830:	8a ec       	ldi	r24, 0xCA	; 202
    1832:	95 e0       	ldi	r25, 0x05	; 5
    1834:	0e 94 28 30 	call	0x6050	; 0x6050 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tdma_task, tdma_task_stack, TDMA_STACKSIZE);
    1838:	40 e0       	ldi	r20, 0x00	; 0
    183a:	51 e0       	ldi	r21, 0x01	; 1
    183c:	6a ec       	ldi	r22, 0xCA	; 202
    183e:	74 e0       	ldi	r23, 0x04	; 4
    1840:	8a ec       	ldi	r24, 0xCA	; 202
    1842:	95 e0       	ldi	r25, 0x05	; 5
    1844:	0e 94 2c 30 	call	0x6058	; 0x6058 <nrk_task_set_stk>
  tdma_task.prio = TDMA_TASK_PRIORITY;
    1848:	ea ec       	ldi	r30, 0xCA	; 202
    184a:	f5 e0       	ldi	r31, 0x05	; 5
    184c:	84 e1       	ldi	r24, 0x14	; 20
    184e:	80 87       	std	Z+8, r24	; 0x08
  tdma_task.FirstActivation = TRUE;
    1850:	81 e0       	ldi	r24, 0x01	; 1
    1852:	87 83       	std	Z+7, r24	; 0x07
  tdma_task.Type = BASIC_TASK;
    1854:	81 87       	std	Z+9, r24	; 0x09
  tdma_task.SchType = PREEMPTIVE;
    1856:	82 87       	std	Z+10, r24	; 0x0a
  tdma_task.period.secs = 1;
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	a0 e0       	ldi	r26, 0x00	; 0
    185e:	b0 e0       	ldi	r27, 0x00	; 0
    1860:	83 87       	std	Z+11, r24	; 0x0b
    1862:	94 87       	std	Z+12, r25	; 0x0c
    1864:	a5 87       	std	Z+13, r26	; 0x0d
    1866:	b6 87       	std	Z+14, r27	; 0x0e
  tdma_task.period.nano_secs = 0; // 20 * NANOS_PER_MS;
    1868:	17 86       	std	Z+15, r1	; 0x0f
    186a:	10 8a       	std	Z+16, r1	; 0x10
    186c:	11 8a       	std	Z+17, r1	; 0x11
    186e:	12 8a       	std	Z+18, r1	; 0x12
  tdma_task.cpu_reserve.secs = PCF_TDMA_TIMEOUT;       // bmac reserve , 0 to disable
    1870:	87 e0       	ldi	r24, 0x07	; 7
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	a0 e0       	ldi	r26, 0x00	; 0
    1876:	b0 e0       	ldi	r27, 0x00	; 0
    1878:	83 8b       	std	Z+19, r24	; 0x13
    187a:	94 8b       	std	Z+20, r25	; 0x14
    187c:	a5 8b       	std	Z+21, r26	; 0x15
    187e:	b6 8b       	std	Z+22, r27	; 0x16
  tdma_task.cpu_reserve.nano_secs = 0;
    1880:	17 8a       	std	Z+23, r1	; 0x17
    1882:	10 8e       	std	Z+24, r1	; 0x18
    1884:	11 8e       	std	Z+25, r1	; 0x19
    1886:	12 8e       	std	Z+26, r1	; 0x1a
  tdma_task.offset.secs = 0;
    1888:	13 8e       	std	Z+27, r1	; 0x1b
    188a:	14 8e       	std	Z+28, r1	; 0x1c
    188c:	15 8e       	std	Z+29, r1	; 0x1d
    188e:	16 8e       	std	Z+30, r1	; 0x1e
  tdma_task.offset.nano_secs = 0;
    1890:	17 8e       	std	Z+31, r1	; 0x1f
    1892:	10 a2       	std	Z+32, r1	; 0x20
    1894:	11 a2       	std	Z+33, r1	; 0x21
    1896:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tdma_task);
    1898:	cf 01       	movw	r24, r30
    189a:	0c 94 42 23 	jmp	0x4684	; 0x4684 <nrk_activate_task>

0000189e <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
    189e:	8a e0       	ldi	r24, 0x0A	; 10
    18a0:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
    18a4:	8f ef       	ldi	r24, 0xFF	; 255
    18a6:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
    18aa:	84 e0       	ldi	r24, 0x04	; 4
    18ac:	80 93 bc 00 	sts	0x00BC, r24
    18b0:	08 95       	ret

000018b2 <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    18b2:	80 91 bc 00 	lds	r24, 0x00BC

}
    18b6:	81 70       	andi	r24, 0x01	; 1
    18b8:	08 95       	ret

000018ba <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    18ba:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
    18be:	80 fd       	sbrc	r24, 0
    18c0:	fc cf       	rjmp	.-8      	; 0x18ba <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
    18c2:	80 91 10 02 	lds	r24, 0x0210
    18c6:	08 95       	ret

000018c8 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    18c8:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    18cc:	20 fd       	sbrc	r18, 0
    18ce:	fc cf       	rjmp	.-8      	; 0x18c8 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
    18d0:	60 93 f0 05 	sts	0x05F0, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
    18d4:	fc 01       	movw	r30, r24
    18d6:	20 81       	ld	r18, Z
    18d8:	20 93 f1 05 	sts	0x05F1, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    18dc:	20 ff       	sbrs	r18, 0
    18de:	09 c0       	rjmp	.+18     	; 0x18f2 <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
    18e0:	10 92 ee 05 	sts	0x05EE, r1
  TWI_state         = TWI_NO_STATE ;
    18e4:	88 ef       	ldi	r24, 0xF8	; 248
    18e6:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    18ea:	85 ea       	ldi	r24, 0xA5	; 165
    18ec:	80 93 bc 00 	sts	0x00BC, r24
    18f0:	08 95       	ret
    18f2:	fc 01       	movw	r30, r24
    18f4:	31 96       	adiw	r30, 0x01	; 1
    18f6:	21 ef       	ldi	r18, 0xF1	; 241
    18f8:	35 e0       	ldi	r19, 0x05	; 5

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    18fa:	d9 01       	movw	r26, r18
    18fc:	11 96       	adiw	r26, 0x01	; 1
    18fe:	8a 2f       	mov	r24, r26
    1900:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
    1902:	86 17       	cp	r24, r22
    1904:	68 f7       	brcc	.-38     	; 0x18e0 <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
    1906:	81 91       	ld	r24, Z+
    1908:	8c 93       	st	X, r24
    190a:	f8 cf       	rjmp	.-16     	; 0x18fc <TWI_Start_Transceiver_With_Data+0x34>

0000190c <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    190c:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1910:	80 fd       	sbrc	r24, 0
    1912:	fc cf       	rjmp	.-8      	; 0x190c <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
    1914:	10 92 ee 05 	sts	0x05EE, r1
  TWI_state         = TWI_NO_STATE ;
    1918:	88 ef       	ldi	r24, 0xF8	; 248
    191a:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    191e:	85 ea       	ldi	r24, 0xA5	; 165
    1920:	80 93 bc 00 	sts	0x00BC, r24
    1924:	08 95       	ret

00001926 <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    1926:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    192a:	20 fd       	sbrc	r18, 0
    192c:	fc cf       	rjmp	.-8      	; 0x1926 <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    192e:	20 91 ee 05 	lds	r18, 0x05EE
    1932:	20 fd       	sbrc	r18, 0
    1934:	04 c0       	rjmp	.+8      	; 0x193e <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
    1936:	80 91 ee 05 	lds	r24, 0x05EE
    193a:	81 70       	andi	r24, 0x01	; 1
    193c:	08 95       	ret
    193e:	21 ef       	ldi	r18, 0xF1	; 241
    1940:	35 e0       	ldi	r19, 0x05	; 5
    1942:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    1944:	d9 01       	movw	r26, r18
    1946:	8a 2f       	mov	r24, r26
    1948:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    194a:	86 17       	cp	r24, r22
    194c:	a0 f7       	brcc	.-24     	; 0x1936 <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
    194e:	8d 91       	ld	r24, X+
    1950:	81 93       	st	Z+, r24
    1952:	f9 cf       	rjmp	.-14     	; 0x1946 <TWI_Get_Data_From_Transceiver+0x20>

00001954 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
    1954:	1f 92       	push	r1
    1956:	0f 92       	push	r0
    1958:	0f b6       	in	r0, 0x3f	; 63
    195a:	0f 92       	push	r0
    195c:	11 24       	eor	r1, r1
    195e:	0b b6       	in	r0, 0x3b	; 59
    1960:	0f 92       	push	r0
    1962:	2f 93       	push	r18
    1964:	3f 93       	push	r19
    1966:	8f 93       	push	r24
    1968:	9f 93       	push	r25
    196a:	ef 93       	push	r30
    196c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
    196e:	80 91 b9 00 	lds	r24, 0x00B9
    1972:	88 32       	cpi	r24, 0x28	; 40
    1974:	01 f1       	breq	.+64     	; 0x19b6 <__vector_39+0x62>
    1976:	40 f4       	brcc	.+16     	; 0x1988 <__vector_39+0x34>
    1978:	80 31       	cpi	r24, 0x10	; 16
    197a:	d9 f0       	breq	.+54     	; 0x19b2 <__vector_39+0x5e>
    197c:	88 31       	cpi	r24, 0x18	; 24
    197e:	d9 f0       	breq	.+54     	; 0x19b6 <__vector_39+0x62>
    1980:	88 30       	cpi	r24, 0x08	; 8
    1982:	09 f0       	breq	.+2      	; 0x1986 <__vector_39+0x32>
    1984:	4a c0       	rjmp	.+148    	; 0x1a1a <__vector_39+0xc6>
    1986:	15 c0       	rjmp	.+42     	; 0x19b2 <__vector_39+0x5e>
    1988:	80 34       	cpi	r24, 0x40	; 64
    198a:	91 f1       	breq	.+100    	; 0x19f0 <__vector_39+0x9c>
    198c:	28 f4       	brcc	.+10     	; 0x1998 <__vector_39+0x44>
    198e:	88 33       	cpi	r24, 0x38	; 56
    1990:	09 f0       	breq	.+2      	; 0x1994 <__vector_39+0x40>
    1992:	43 c0       	rjmp	.+134    	; 0x1a1a <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1994:	85 ea       	ldi	r24, 0xA5	; 165
    1996:	46 c0       	rjmp	.+140    	; 0x1a24 <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
    1998:	80 35       	cpi	r24, 0x50	; 80
    199a:	f1 f0       	breq	.+60     	; 0x19d8 <__vector_39+0x84>
    199c:	88 35       	cpi	r24, 0x58	; 88
    199e:	e9 f5       	brne	.+122    	; 0x1a1a <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    19a0:	80 91 bb 00 	lds	r24, 0x00BB
    19a4:	e0 91 ef 05 	lds	r30, 0x05EF
    19a8:	f0 e0       	ldi	r31, 0x00	; 0
    19aa:	ef 50       	subi	r30, 0x0F	; 15
    19ac:	fa 4f       	sbci	r31, 0xFA	; 250
    19ae:	80 83       	st	Z, r24
    19b0:	2d c0       	rjmp	.+90     	; 0x1a0c <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    19b2:	10 92 ef 05 	sts	0x05EF, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    19b6:	e0 91 ef 05 	lds	r30, 0x05EF
    19ba:	80 91 f0 05 	lds	r24, 0x05F0
    19be:	e8 17       	cp	r30, r24
    19c0:	28 f5       	brcc	.+74     	; 0x1a0c <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    19c2:	81 e0       	ldi	r24, 0x01	; 1
    19c4:	8e 0f       	add	r24, r30
    19c6:	80 93 ef 05 	sts	0x05EF, r24
    19ca:	f0 e0       	ldi	r31, 0x00	; 0
    19cc:	ef 50       	subi	r30, 0x0F	; 15
    19ce:	fa 4f       	sbci	r31, 0xFA	; 250
    19d0:	80 81       	ld	r24, Z
    19d2:	80 93 bb 00 	sts	0x00BB, r24
    19d6:	18 c0       	rjmp	.+48     	; 0x1a08 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    19d8:	e0 91 ef 05 	lds	r30, 0x05EF
    19dc:	81 e0       	ldi	r24, 0x01	; 1
    19de:	8e 0f       	add	r24, r30
    19e0:	80 93 ef 05 	sts	0x05EF, r24
    19e4:	80 91 bb 00 	lds	r24, 0x00BB
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	ef 50       	subi	r30, 0x0F	; 15
    19ec:	fa 4f       	sbci	r31, 0xFA	; 250
    19ee:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    19f0:	20 91 ef 05 	lds	r18, 0x05EF
    19f4:	30 e0       	ldi	r19, 0x00	; 0
    19f6:	80 91 f0 05 	lds	r24, 0x05F0
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	01 97       	sbiw	r24, 0x01	; 1
    19fe:	28 17       	cp	r18, r24
    1a00:	39 07       	cpc	r19, r25
    1a02:	14 f4       	brge	.+4      	; 0x1a08 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a04:	85 ec       	ldi	r24, 0xC5	; 197
    1a06:	0e c0       	rjmp	.+28     	; 0x1a24 <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a08:	85 e8       	ldi	r24, 0x85	; 133
    1a0a:	0c c0       	rjmp	.+24     	; 0x1a24 <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1a0c:	80 91 ee 05 	lds	r24, 0x05EE
    1a10:	81 60       	ori	r24, 0x01	; 1
    1a12:	80 93 ee 05 	sts	0x05EE, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a16:	84 e9       	ldi	r24, 0x94	; 148
    1a18:	05 c0       	rjmp	.+10     	; 0x1a24 <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1a1a:	80 91 b9 00 	lds	r24, 0x00B9
    1a1e:	80 93 10 02 	sts	0x0210, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1a22:	84 e0       	ldi	r24, 0x04	; 4
    1a24:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
    1a28:	ff 91       	pop	r31
    1a2a:	ef 91       	pop	r30
    1a2c:	9f 91       	pop	r25
    1a2e:	8f 91       	pop	r24
    1a30:	3f 91       	pop	r19
    1a32:	2f 91       	pop	r18
    1a34:	0f 90       	pop	r0
    1a36:	0b be       	out	0x3b, r0	; 59
    1a38:	0f 90       	pop	r0
    1a3a:	0f be       	out	0x3f, r0	; 63
    1a3c:	0f 90       	pop	r0
    1a3e:	1f 90       	pop	r1
    1a40:	18 95       	reti

00001a42 <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1a42:	90 91 41 01 	lds	r25, 0x0141
    1a46:	9f 71       	andi	r25, 0x1F	; 31
    1a48:	9f 31       	cpi	r25, 0x1F	; 31
    1a4a:	d9 f3       	breq	.-10     	; 0x1a42 <rf_cmd>
		continue;
	TRX_STATE = cmd;
    1a4c:	80 93 42 01 	sts	0x0142, r24
    1a50:	08 95       	ret

00001a52 <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
    1a52:	80 93 fb 05 	sts	0x05FB, r24
    1a56:	08 95       	ret

00001a58 <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
    1a58:	81 e0       	ldi	r24, 0x01	; 1
    1a5a:	80 93 2e 09 	sts	0x092E, r24
    1a5e:	08 95       	ret

00001a60 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
    1a60:	10 92 2e 09 	sts	0x092E, r1
    1a64:	08 95       	ret

00001a66 <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1a66:	80 91 41 01 	lds	r24, 0x0141
    1a6a:	8f 71       	andi	r24, 0x1F	; 31
    1a6c:	8f 31       	cpi	r24, 0x1F	; 31
    1a6e:	d9 f3       	breq	.-10     	; 0x1a66 <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1a70:	80 91 41 01 	lds	r24, 0x0141
    1a74:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
    1a76:	e1 f0       	breq	.+56     	; 0x1ab0 <rf_power_down+0x4a>
    1a78:	8f 30       	cpi	r24, 0x0F	; 15
    1a7a:	d1 f0       	breq	.+52     	; 0x1ab0 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
    1a7c:	80 91 41 01 	lds	r24, 0x0141
    1a80:	8f 71       	andi	r24, 0x1F	; 31
    1a82:	88 30       	cpi	r24, 0x08	; 8
    1a84:	31 f4       	brne	.+12     	; 0x1a92 <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
    1a86:	80 91 39 01 	lds	r24, 0x0139
    1a8a:	82 60       	ori	r24, 0x02	; 2
    1a8c:	80 93 39 01 	sts	0x0139, r24
    1a90:	0b c0       	rjmp	.+22     	; 0x1aa8 <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
    1a92:	88 e0       	ldi	r24, 0x08	; 8
    1a94:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
    1a98:	80 91 41 01 	lds	r24, 0x0141
    1a9c:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
    1a9e:	88 30       	cpi	r24, 0x08	; 8
    1aa0:	d9 f7       	brne	.-10     	; 0x1a98 <rf_power_down+0x32>
    1aa2:	f1 cf       	rjmp	.-30     	; 0x1a86 <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
    1aa4:	8f 30       	cpi	r24, 0x0F	; 15
    1aa6:	21 f0       	breq	.+8      	; 0x1ab0 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
    1aa8:	80 91 41 01 	lds	r24, 0x0141
    1aac:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
    1aae:	d1 f7       	brne	.-12     	; 0x1aa4 <rf_power_down+0x3e>
    1ab0:	08 95       	ret

00001ab2 <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1ab2:	80 91 41 01 	lds	r24, 0x0141
    1ab6:	8f 71       	andi	r24, 0x1F	; 31
    1ab8:	8f 31       	cpi	r24, 0x1F	; 31
    1aba:	d9 f3       	breq	.-10     	; 0x1ab2 <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1abc:	80 91 41 01 	lds	r24, 0x0141
    1ac0:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
    1ac2:	11 f0       	breq	.+4      	; 0x1ac8 <rf_power_up+0x16>
    1ac4:	8f 30       	cpi	r24, 0x0F	; 15
    1ac6:	51 f4       	brne	.+20     	; 0x1adc <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
    1ac8:	80 91 39 01 	lds	r24, 0x0139
    1acc:	8d 7f       	andi	r24, 0xFD	; 253
    1ace:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
    1ad2:	80 91 41 01 	lds	r24, 0x0141
    1ad6:	8f 71       	andi	r24, 0x1F	; 31
    1ad8:	88 30       	cpi	r24, 0x08	; 8
    1ada:	d9 f7       	brne	.-10     	; 0x1ad2 <rf_power_up+0x20>
    1adc:	08 95       	ret

00001ade <rf_pll_on>:
	TRX_STATE = cmd;
}

void rf_pll_on()
{
   rf_cmd(PLL_ON);
    1ade:	89 e0       	ldi	r24, 0x09	; 9
    1ae0:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <rf_cmd>

00001ae4 <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
    1ae4:	e5 e4       	ldi	r30, 0x45	; 69
    1ae6:	f1 e0       	ldi	r31, 0x01	; 1
    1ae8:	90 81       	ld	r25, Z
    1aea:	90 7f       	andi	r25, 0xF0	; 240
    1aec:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
    1aee:	90 81       	ld	r25, Z
    1af0:	8f 70       	andi	r24, 0x0F	; 15
    1af2:	98 2b       	or	r25, r24
    1af4:	90 83       	st	Z, r25
    1af6:	08 95       	ret

00001af8 <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
    1af8:	e7 e5       	ldi	r30, 0x57	; 87
    1afa:	f1 e0       	ldi	r31, 0x01	; 1
    1afc:	80 81       	ld	r24, Z
    1afe:	8d 7f       	andi	r24, 0xFD	; 253
    1b00:	80 83       	st	Z, r24
    1b02:	08 95       	ret

00001b04 <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
    1b04:	e7 e5       	ldi	r30, 0x57	; 87
    1b06:	f1 e0       	ldi	r31, 0x01	; 1
    1b08:	80 81       	ld	r24, Z
    1b0a:	82 60       	ori	r24, 0x02	; 2
    1b0c:	80 83       	st	Z, r24
    1b0e:	08 95       	ret

00001b10 <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
    1b10:	ee e6       	ldi	r30, 0x6E	; 110
    1b12:	f1 e0       	ldi	r31, 0x01	; 1
    1b14:	80 81       	ld	r24, Z
    1b16:	8f 7e       	andi	r24, 0xEF	; 239
    1b18:	80 83       	st	Z, r24
    1b1a:	08 95       	ret

00001b1c <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
    1b1c:	ee e6       	ldi	r30, 0x6E	; 110
    1b1e:	f1 e0       	ldi	r31, 0x01	; 1
    1b20:	80 81       	ld	r24, Z
    1b22:	80 61       	ori	r24, 0x10	; 16
    1b24:	80 83       	st	Z, r24
    1b26:	08 95       	ret

00001b28 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
    1b28:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
    1b2c:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
    1b30:	90 93 38 09 	sts	0x0938, r25
    1b34:	80 93 37 09 	sts	0x0937, r24
    1b38:	08 95       	ret

00001b3a <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
    1b3a:	90 93 32 09 	sts	0x0932, r25
    1b3e:	80 93 31 09 	sts	0x0931, r24
	PHY_CC_CCA &= ~(0x1F);
    1b42:	e8 e4       	ldi	r30, 0x48	; 72
    1b44:	f1 e0       	ldi	r31, 0x01	; 1
    1b46:	80 81       	ld	r24, Z
    1b48:	80 7e       	andi	r24, 0xE0	; 224
    1b4a:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
    1b4c:	80 81       	ld	r24, Z
    1b4e:	68 2b       	or	r22, r24
    1b50:	60 83       	st	Z, r22
    1b52:	08 95       	ret

00001b54 <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
    1b54:	90 93 ff 05 	sts	0x05FF, r25
    1b58:	80 93 fe 05 	sts	0x05FE, r24
    1b5c:	08 95       	ret

00001b5e <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
    1b5e:	90 93 fd 05 	sts	0x05FD, r25
    1b62:	80 93 fc 05 	sts	0x05FC, r24
    1b66:	08 95       	ret

00001b68 <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
    1b68:	0f 93       	push	r16
    1b6a:	1f 93       	push	r17
    1b6c:	cf 93       	push	r28
    1b6e:	df 93       	push	r29
    1b70:	fc 01       	movw	r30, r24
    1b72:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
    1b74:	80 e2       	ldi	r24, 0x20	; 32
    1b76:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
    1b7a:	80 ec       	ldi	r24, 0xC0	; 192
    1b7c:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
    1b80:	60 62       	ori	r22, 0x20	; 32
    1b82:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
    1b86:	85 ec       	ldi	r24, 0xC5	; 197
    1b88:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
    1b8c:	87 ea       	ldi	r24, 0xA7	; 167
    1b8e:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
    1b92:	80 e8       	ldi	r24, 0x80	; 128
    1b94:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
    1b98:	20 93 60 01 	sts	0x0160, r18
    1b9c:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
    1ba0:	40 93 62 01 	sts	0x0162, r20
    1ba4:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1ba8:	c6 e4       	ldi	r28, 0x46	; 70
    1baa:	d1 e0       	ldi	r29, 0x01	; 1
    1bac:	08 81       	ld	r16, Y
    1bae:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1bb0:	98 81       	ld	r25, Y
    1bb2:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1bb4:	30 2f       	mov	r19, r16
    1bb6:	32 95       	swap	r19
    1bb8:	36 95       	lsr	r19
    1bba:	37 70       	andi	r19, 0x07	; 7
    1bbc:	60 e4       	ldi	r22, 0x40	; 64
    1bbe:	36 9f       	mul	r19, r22
    1bc0:	80 01       	movw	r16, r0
    1bc2:	11 24       	eor	r1, r1
    1bc4:	22 95       	swap	r18
    1bc6:	26 95       	lsr	r18
    1bc8:	23 70       	andi	r18, 0x03	; 3
    1bca:	62 2f       	mov	r22, r18
    1bcc:	60 2b       	or	r22, r16
    1bce:	82 95       	swap	r24
    1bd0:	86 95       	lsr	r24
    1bd2:	83 70       	andi	r24, 0x03	; 3
    1bd4:	70 e1       	ldi	r23, 0x10	; 16
    1bd6:	87 9f       	mul	r24, r23
    1bd8:	90 01       	movw	r18, r0
    1bda:	11 24       	eor	r1, r1
    1bdc:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1bde:	92 95       	swap	r25
    1be0:	96 95       	lsr	r25
    1be2:	93 70       	andi	r25, 0x03	; 3
    1be4:	84 e0       	ldi	r24, 0x04	; 4
    1be6:	98 9f       	mul	r25, r24
    1be8:	b0 01       	movw	r22, r0
    1bea:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1bec:	62 2b       	or	r22, r18
    1bee:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1bf2:	88 81       	ld	r24, Y
    1bf4:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1bf6:	92 95       	swap	r25
    1bf8:	96 95       	lsr	r25
    1bfa:	93 70       	andi	r25, 0x03	; 3
    1bfc:	39 2f       	mov	r19, r25
    1bfe:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1c00:	98 2f       	mov	r25, r24
    1c02:	92 95       	swap	r25
    1c04:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1c06:	93 2b       	or	r25, r19
    1c08:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
    1c0c:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Enable all radio interrupts */
	IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
    1c10:	8f ef       	ldi	r24, 0xFF	; 255
    1c12:	80 93 4e 01 	sts	0x014E, r24
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN);

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
    1c16:	c1 e3       	ldi	r28, 0x31	; 49
    1c18:	d9 e0       	ldi	r29, 0x09	; 9
    1c1a:	f9 83       	std	Y+1, r31	; 0x01
    1c1c:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
    1c1e:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
    1c20:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
    1c22:	5d 83       	std	Y+5, r21	; 0x05
    1c24:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
    1c26:	bf 83       	std	Y+7, r27	; 0x07
    1c28:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
    1c2a:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
    1c2c:	81 e0       	ldi	r24, 0x01	; 1
    1c2e:	80 93 4b 09 	sts	0x094B, r24
   rx_ready = 0;
    1c32:	10 92 62 09 	sts	0x0962, r1
   tx_done = 0;
    1c36:	10 92 3a 09 	sts	0x093A, r1

	use_glossy = 0;
    1c3a:	10 92 2e 09 	sts	0x092E, r1

} // rf_init() 
    1c3e:	df 91       	pop	r29
    1c40:	cf 91       	pop	r28
    1c42:	1f 91       	pop	r17
    1c44:	0f 91       	pop	r16
    1c46:	08 95       	ret

00001c48 <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
    1c48:	86 e1       	ldi	r24, 0x16	; 22
    1c4a:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <rf_cmd>

00001c4e <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
    1c4e:	86 e1       	ldi	r24, 0x16	; 22
    1c50:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <rf_cmd>

00001c54 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
   rf_cmd(TRX_OFF);
    1c54:	88 e0       	ldi	r24, 0x08	; 8
    1c56:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>
   rx_ready = 0;
    1c5a:	10 92 62 09 	sts	0x0962, r1
    1c5e:	08 95       	ret

00001c60 <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1c60:	0f 93       	push	r16
    1c62:	1f 93       	push	r17
    1c64:	cf 93       	push	r28
    1c66:	df 93       	push	r29
    1c68:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
    1c6a:	80 91 4b 09 	lds	r24, 0x094B
    1c6e:	81 11       	cpse	r24, r1
    1c70:	02 c0       	rjmp	.+4      	; 0x1c76 <rf_tx_packet+0x16>
		return NRK_ERROR;
    1c72:	8f ef       	ldi	r24, 0xFF	; 255
    1c74:	ab c0       	rjmp	.+342    	; 0x1dcc <rf_tx_packet+0x16c>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
    1c76:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
    1c78:	80 91 33 09 	lds	r24, 0x0933
    1c7c:	8f 5f       	subi	r24, 0xFF	; 255
    1c7e:	80 93 33 09 	sts	0x0933, r24
	machead->fcf = fcf;
    1c82:	90 91 81 01 	lds	r25, 0x0181
    1c86:	90 7e       	andi	r25, 0xE0	; 224
    1c88:	91 60       	ori	r25, 0x01	; 1
    1c8a:	20 fb       	bst	r18, 0
    1c8c:	95 f9       	bld	r25, 5
    1c8e:	9f 73       	andi	r25, 0x3F	; 63
    1c90:	90 64       	ori	r25, 0x40	; 64
    1c92:	90 93 81 01 	sts	0x0181, r25
    1c96:	88 e8       	ldi	r24, 0x88	; 136
    1c98:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
    1c9c:	80 91 2e 09 	lds	r24, 0x092E
    1ca0:	88 23       	and	r24, r24
    1ca2:	61 f0       	breq	.+24     	; 0x1cbc <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
    1ca4:	8f ef       	ldi	r24, 0xFF	; 255
    1ca6:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
    1caa:	8a ea       	ldi	r24, 0xAA	; 170
    1cac:	9a ea       	ldi	r25, 0xAA	; 170
    1cae:	90 93 89 01 	sts	0x0189, r25
    1cb2:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
    1cb6:	8f ef       	ldi	r24, 0xFF	; 255
    1cb8:	9f ef       	ldi	r25, 0xFF	; 255
    1cba:	10 c0       	rjmp	.+32     	; 0x1cdc <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
    1cbc:	80 91 33 09 	lds	r24, 0x0933
    1cc0:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
    1cc4:	20 91 61 01 	lds	r18, 0x0161
    1cc8:	80 91 60 01 	lds	r24, 0x0160
    1ccc:	90 e0       	ldi	r25, 0x00	; 0
    1cce:	92 2b       	or	r25, r18
    1cd0:	90 93 89 01 	sts	0x0189, r25
    1cd4:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
    1cd8:	80 81       	ld	r24, Z
    1cda:	91 81       	ldd	r25, Z+1	; 0x01
    1cdc:	90 93 87 01 	sts	0x0187, r25
    1ce0:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
    1ce4:	20 91 63 01 	lds	r18, 0x0163
    1ce8:	80 91 62 01 	lds	r24, 0x0162
    1cec:	90 e0       	ldi	r25, 0x00	; 0
    1cee:	92 2b       	or	r25, r18
    1cf0:	90 93 85 01 	sts	0x0185, r25
    1cf4:	80 93 84 01 	sts	0x0184, r24
    1cf8:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
    1cfa:	42 81       	ldd	r20, Z+2	; 0x02
    1cfc:	55 27       	eor	r21, r21
    1cfe:	47 fd       	sbrc	r20, 7
    1d00:	50 95       	com	r21
    1d02:	63 81       	ldd	r22, Z+3	; 0x03
    1d04:	74 81       	ldd	r23, Z+4	; 0x04
    1d06:	8a e8       	ldi	r24, 0x8A	; 138
    1d08:	91 e0       	ldi	r25, 0x01	; 1
    1d0a:	0e 94 37 33 	call	0x666e	; 0x666e <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
    1d0e:	f8 01       	movw	r30, r16
    1d10:	82 81       	ldd	r24, Z+2	; 0x02
    1d12:	85 5f       	subi	r24, 0xF5	; 245
    1d14:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1d18:	80 91 41 01 	lds	r24, 0x0141
    1d1c:	d8 2f       	mov	r29, r24
    1d1e:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1d20:	9f ef       	ldi	r25, 0xFF	; 255
    1d22:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1d24:	92 30       	cpi	r25, 0x02	; 2
    1d26:	c0 f3       	brcs	.-16     	; 0x1d18 <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1d28:	d1 31       	cpi	r29, 0x11	; 17
    1d2a:	b1 f3       	breq	.-20     	; 0x1d18 <rf_tx_packet+0xb8>
    1d2c:	d2 31       	cpi	r29, 0x12	; 18
    1d2e:	a1 f3       	breq	.-24     	; 0x1d18 <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1d30:	df 31       	cpi	r29, 0x1F	; 31
    1d32:	91 f3       	breq	.-28     	; 0x1d18 <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1d34:	98 ef       	ldi	r25, 0xF8	; 248
    1d36:	9d 0f       	add	r25, r29
    1d38:	92 30       	cpi	r25, 0x02	; 2
    1d3a:	20 f0       	brcs	.+8      	; 0x1d44 <rf_tx_packet+0xe4>
    1d3c:	8f 70       	andi	r24, 0x0F	; 15
    1d3e:	86 30       	cpi	r24, 0x06	; 6
    1d40:	09 f0       	breq	.+2      	; 0x1d44 <rf_tx_packet+0xe4>
    1d42:	97 cf       	rjmp	.-210    	; 0x1c72 <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
    1d44:	86 e1       	ldi	r24, 0x16	; 22
    1d46:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
    1d4a:	f8 01       	movw	r30, r16
    1d4c:	85 81       	ldd	r24, Z+5	; 0x05
    1d4e:	81 11       	cpse	r24, r1
    1d50:	0b c0       	rjmp	.+22     	; 0x1d68 <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
    1d52:	89 e0       	ldi	r24, 0x09	; 9
    1d54:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>
	if(pRTI->ackRequest)
    1d58:	f8 01       	movw	r30, r16
    1d5a:	86 81       	ldd	r24, Z+6	; 0x06
    1d5c:	88 23       	and	r24, r24
    1d5e:	91 f0       	breq	.+36     	; 0x1d84 <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
    1d60:	89 e1       	ldi	r24, 0x19	; 25
    1d62:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>
    1d66:	0e c0       	rjmp	.+28     	; 0x1d84 <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
    1d68:	80 91 48 01 	lds	r24, 0x0148
    1d6c:	80 68       	ori	r24, 0x80	; 128
    1d6e:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
    1d72:	80 91 41 01 	lds	r24, 0x0141
    1d76:	87 ff       	sbrs	r24, 7
    1d78:	fc cf       	rjmp	.-8      	; 0x1d72 <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
    1d7a:	80 91 41 01 	lds	r24, 0x0141
    1d7e:	86 ff       	sbrs	r24, 6
    1d80:	78 cf       	rjmp	.-272    	; 0x1c72 <rf_tx_packet+0x12>
    1d82:	e7 cf       	rjmp	.-50     	; 0x1d52 <rf_tx_packet+0xf2>
	
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   tx_done = 0;
    1d84:	10 92 3a 09 	sts	0x093A, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1d88:	82 e0       	ldi	r24, 0x02	; 2
    1d8a:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>
   for(i=0; (i<65000) && !tx_done; i++){
    1d8e:	80 e0       	ldi	r24, 0x00	; 0
    1d90:	90 e0       	ldi	r25, 0x00	; 0
    1d92:	20 91 3a 09 	lds	r18, 0x093A
    1d96:	21 11       	cpse	r18, r1
    1d98:	05 c0       	rjmp	.+10     	; 0x1da4 <rf_tx_packet+0x144>
    1d9a:	01 96       	adiw	r24, 0x01	; 1
    1d9c:	88 3e       	cpi	r24, 0xE8	; 232
    1d9e:	fd ef       	ldi	r31, 0xFD	; 253
    1da0:	9f 07       	cpc	r25, r31
    1da2:	b9 f7       	brne	.-18     	; 0x1d92 <rf_tx_packet+0x132>
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1da4:	f8 01       	movw	r30, r16
    1da6:	26 81       	ldd	r18, Z+6	; 0x06
    1da8:	22 23       	and	r18, r18
    1daa:	31 f0       	breq	.+12     	; 0x1db8 <rf_tx_packet+0x158>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
    1dac:	20 91 42 01 	lds	r18, 0x0142
    1db0:	22 95       	swap	r18
    1db2:	26 95       	lsr	r18
    1db4:	27 70       	andi	r18, 0x07	; 7
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1db6:	29 f4       	brne	.+10     	; 0x1dc2 <rf_tx_packet+0x162>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
    1db8:	88 3e       	cpi	r24, 0xE8	; 232
    1dba:	9d 4f       	sbci	r25, 0xFD	; 253
    1dbc:	11 f0       	breq	.+4      	; 0x1dc2 <rf_tx_packet+0x162>
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1dbe:	c1 e0       	ldi	r28, 0x01	; 1
    1dc0:	01 c0       	rjmp	.+2      	; 0x1dc4 <rf_tx_packet+0x164>
    1dc2:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
    1dc4:	8d 2f       	mov	r24, r29
    1dc6:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
    1dca:	8c 2f       	mov	r24, r28
}
    1dcc:	df 91       	pop	r29
    1dce:	cf 91       	pop	r28
    1dd0:	1f 91       	pop	r17
    1dd2:	0f 91       	pop	r16
    1dd4:	08 95       	ret

00001dd6 <rf_tx_packet_resend>:
uint8_t rf_tx_packet_resend()
{
   uint8_t trx_error;
   uint16_t i;

   tx_done = 0;
    1dd6:	10 92 3a 09 	sts	0x093A, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1dda:	82 e0       	ldi	r24, 0x02	; 2
    1ddc:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>
    1de0:	88 ee       	ldi	r24, 0xE8	; 232
    1de2:	9d ef       	ldi	r25, 0xFD	; 253
   for(i=0; (i<65000) && !tx_done; i++)
    1de4:	20 91 3a 09 	lds	r18, 0x093A
    1de8:	21 11       	cpse	r18, r1
    1dea:	04 c0       	rjmp	.+8      	; 0x1df4 <rf_tx_packet_resend+0x1e>
    1dec:	01 97       	sbiw	r24, 0x01	; 1
    1dee:	d1 f7       	brne	.-12     	; 0x1de4 <rf_tx_packet_resend+0xe>
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1df0:	8f ef       	ldi	r24, 0xFF	; 255

   return trx_error;
}
    1df2:	08 95       	ret
   tx_done = 0;
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; (i<65000) && !tx_done; i++)
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1df4:	81 e0       	ldi	r24, 0x01	; 1
    1df6:	08 95       	ret

00001df8 <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
    1df8:	cf 93       	push	r28
    1dfa:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
    1dfc:	80 91 4b 09 	lds	r24, 0x094B
    1e00:	88 23       	and	r24, r24
    1e02:	41 f1       	breq	.+80     	; 0x1e54 <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1e04:	80 91 41 01 	lds	r24, 0x0141
    1e08:	c8 2f       	mov	r28, r24
    1e0a:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1e0c:	9f ef       	ldi	r25, 0xFF	; 255
    1e0e:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1e10:	92 30       	cpi	r25, 0x02	; 2
    1e12:	c0 f3       	brcs	.-16     	; 0x1e04 <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1e14:	c1 31       	cpi	r28, 0x11	; 17
    1e16:	b1 f3       	breq	.-20     	; 0x1e04 <rf_cca_check+0xc>
    1e18:	c2 31       	cpi	r28, 0x12	; 18
    1e1a:	a1 f3       	breq	.-24     	; 0x1e04 <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1e1c:	cf 31       	cpi	r28, 0x1F	; 31
    1e1e:	91 f3       	breq	.-28     	; 0x1e04 <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1e20:	c8 30       	cpi	r28, 0x08	; 8
    1e22:	19 f0       	breq	.+6      	; 0x1e2a <rf_cca_check+0x32>
    1e24:	8f 70       	andi	r24, 0x0F	; 15
    1e26:	86 30       	cpi	r24, 0x06	; 6
    1e28:	a9 f4       	brne	.+42     	; 0x1e54 <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
    1e2a:	86 e1       	ldi	r24, 0x16	; 22
    1e2c:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
    1e30:	80 91 48 01 	lds	r24, 0x0148
    1e34:	80 68       	ori	r24, 0x80	; 128
    1e36:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
    1e3a:	80 91 41 01 	lds	r24, 0x0141
    1e3e:	87 ff       	sbrs	r24, 7
    1e40:	fc cf       	rjmp	.-8      	; 0x1e3a <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1e42:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
    1e46:	8c 2f       	mov	r24, r28
    1e48:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1e4c:	d6 fb       	bst	r29, 6
    1e4e:	88 27       	eor	r24, r24
    1e50:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
    1e52:	01 c0       	rjmp	.+2      	; 0x1e56 <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
    1e54:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
    1e56:	df 91       	pop	r29
    1e58:	cf 91       	pop	r28
    1e5a:	08 95       	ret

00001e5c <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
    1e5c:	80 91 4b 09 	lds	r24, 0x094B
    1e60:	88 23       	and	r24, r24
    1e62:	09 f4       	brne	.+2      	; 0x1e66 <rf_rx_packet_nonblock+0xa>
    1e64:	e3 c0       	rjmp	.+454    	; 0x202c <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;

   if(!rx_ready)
    1e66:	80 91 62 09 	lds	r24, 0x0962
    1e6a:	88 23       	and	r24, r24
    1e6c:	09 f4       	brne	.+2      	; 0x1e70 <rf_rx_packet_nonblock+0x14>
    1e6e:	dc c0       	rjmp	.+440    	; 0x2028 <rf_rx_packet_nonblock+0x1cc>
      return 0;
   else if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
    1e70:	80 91 7b 01 	lds	r24, 0x017B
    1e74:	e0 91 31 09 	lds	r30, 0x0931
    1e78:	f0 91 32 09 	lds	r31, 0x0932
    1e7c:	90 e0       	ldi	r25, 0x00	; 0
    1e7e:	02 97       	sbiw	r24, 0x02	; 2
    1e80:	24 81       	ldd	r18, Z+4	; 0x04
    1e82:	33 27       	eor	r19, r19
    1e84:	27 fd       	sbrc	r18, 7
    1e86:	30 95       	com	r19
    1e88:	28 17       	cp	r18, r24
    1e8a:	39 07       	cpc	r19, r25
    1e8c:	0c f4       	brge	.+2      	; 0x1e90 <rf_rx_packet_nonblock+0x34>
    1e8e:	ce c0       	rjmp	.+412    	; 0x202c <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;


	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
    1e90:	e0 91 31 09 	lds	r30, 0x0931
    1e94:	f0 91 32 09 	lds	r31, 0x0932
    1e98:	80 91 82 01 	lds	r24, 0x0182
    1e9c:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
    1e9e:	e0 91 31 09 	lds	r30, 0x0931
    1ea2:	f0 91 32 09 	lds	r31, 0x0932
    1ea6:	80 91 87 01 	lds	r24, 0x0187
    1eaa:	90 91 88 01 	lds	r25, 0x0188
    1eae:	92 83       	std	Z+2, r25	; 0x02
    1eb0:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
    1eb2:	e0 91 31 09 	lds	r30, 0x0931
    1eb6:	f0 91 32 09 	lds	r31, 0x0932
    1eba:	80 91 7b 01 	lds	r24, 0x017B
    1ebe:	8b 50       	subi	r24, 0x0B	; 11
    1ec0:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
    1ec2:	a0 91 31 09 	lds	r26, 0x0931
    1ec6:	b0 91 32 09 	lds	r27, 0x0932
    1eca:	e0 91 31 09 	lds	r30, 0x0931
    1ece:	f0 91 32 09 	lds	r31, 0x0932
    1ed2:	13 96       	adiw	r26, 0x03	; 3
    1ed4:	9c 91       	ld	r25, X
    1ed6:	84 81       	ldd	r24, Z+4	; 0x04
    1ed8:	89 17       	cp	r24, r25
    1eda:	3c f0       	brlt	.+14     	; 0x1eea <rf_rx_packet_nonblock+0x8e>
			|| (rfSettings.pRxInfo->length < 0)){
    1edc:	e0 91 31 09 	lds	r30, 0x0931
    1ee0:	f0 91 32 09 	lds	r31, 0x0932
    1ee4:	83 81       	ldd	r24, Z+3	; 0x03
    1ee6:	87 ff       	sbrs	r24, 7
    1ee8:	0d c0       	rjmp	.+26     	; 0x1f04 <rf_rx_packet_nonblock+0xa8>
		rx_ready = 0;
    1eea:	10 92 62 09 	sts	0x0962, r1
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1eee:	80 91 4c 01 	lds	r24, 0x014C
    1ef2:	8f 77       	andi	r24, 0x7F	; 127
    1ef4:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1ef8:	80 91 4c 01 	lds	r24, 0x014C
    1efc:	80 68       	ori	r24, 0x80	; 128
    1efe:	80 93 4c 01 	sts	0x014C, r24
    1f02:	94 c0       	rjmp	.+296    	; 0x202c <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
    1f04:	a0 91 31 09 	lds	r26, 0x0931
    1f08:	b0 91 32 09 	lds	r27, 0x0932
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
    1f0c:	e0 91 31 09 	lds	r30, 0x0931
    1f10:	f0 91 32 09 	lds	r31, 0x0932
    1f14:	13 96       	adiw	r26, 0x03	; 3
    1f16:	4c 91       	ld	r20, X
    1f18:	55 27       	eor	r21, r21
    1f1a:	47 fd       	sbrc	r20, 7
    1f1c:	50 95       	com	r21
    1f1e:	69 e8       	ldi	r22, 0x89	; 137
    1f20:	71 e0       	ldi	r23, 0x01	; 1
    1f22:	85 81       	ldd	r24, Z+5	; 0x05
    1f24:	96 81       	ldd	r25, Z+6	; 0x06
    1f26:	0e 94 37 33 	call	0x666e	; 0x666e <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
    1f2a:	80 91 fb 05 	lds	r24, 0x05FB
    1f2e:	88 23       	and	r24, r24
    1f30:	09 f4       	brne	.+2      	; 0x1f34 <rf_rx_packet_nonblock+0xd8>
    1f32:	3e c0       	rjmp	.+124    	; 0x1fb0 <rf_rx_packet_nonblock+0x154>
    1f34:	e0 91 31 09 	lds	r30, 0x0931
    1f38:	f0 91 32 09 	lds	r31, 0x0932
    1f3c:	83 81       	ldd	r24, Z+3	; 0x03
    1f3e:	80 31       	cpi	r24, 0x10	; 16
    1f40:	b9 f5       	brne	.+110    	; 0x1fb0 <rf_rx_packet_nonblock+0x154>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
    1f42:	e0 91 31 09 	lds	r30, 0x0931
    1f46:	f0 91 32 09 	lds	r31, 0x0932
    1f4a:	65 81       	ldd	r22, Z+5	; 0x05
    1f4c:	76 81       	ldd	r23, Z+6	; 0x06
    1f4e:	44 e0       	ldi	r20, 0x04	; 4
    1f50:	50 e0       	ldi	r21, 0x00	; 0
    1f52:	81 e1       	ldi	r24, 0x11	; 17
    1f54:	92 e0       	ldi	r25, 0x02	; 2
    1f56:	0e 94 40 33 	call	0x6680	; 0x6680 <strncmp>
    1f5a:	89 2b       	or	r24, r25
    1f5c:	49 f5       	brne	.+82     	; 0x1fb0 <rf_rx_packet_nonblock+0x154>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
    1f5e:	e0 91 31 09 	lds	r30, 0x0931
    1f62:	f0 91 32 09 	lds	r31, 0x0932
    1f66:	65 81       	ldd	r22, Z+5	; 0x05
    1f68:	76 81       	ldd	r23, Z+6	; 0x06
    1f6a:	40 e1       	ldi	r20, 0x10	; 16
    1f6c:	50 e0       	ldi	r21, 0x00	; 0
    1f6e:	81 e1       	ldi	r24, 0x11	; 17
    1f70:	92 e0       	ldi	r25, 0x02	; 2
    1f72:	0e 94 40 33 	call	0x6680	; 0x6680 <strncmp>
    1f76:	89 2b       	or	r24, r25
    1f78:	d9 f4       	brne	.+54     	; 0x1fb0 <rf_rx_packet_nonblock+0x154>
            wdt_enable(WDTO_500MS);
    1f7a:	9d e0       	ldi	r25, 0x0D	; 13
    1f7c:	88 e1       	ldi	r24, 0x18	; 24
    1f7e:	0f b6       	in	r0, 0x3f	; 63
    1f80:	f8 94       	cli
    1f82:	a8 95       	wdr
    1f84:	80 93 60 00 	sts	0x0060, r24
    1f88:	0f be       	out	0x3f, r0	; 63
    1f8a:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1f8e:	80 e0       	ldi	r24, 0x00	; 0
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	0e 94 e4 15 	call	0x2bc8	; 0x2bc8 <nrk_led_set>
            nrk_led_set(1);
    1f96:	81 e0       	ldi	r24, 0x01	; 1
    1f98:	90 e0       	ldi	r25, 0x00	; 0
    1f9a:	0e 94 e4 15 	call	0x2bc8	; 0x2bc8 <nrk_led_set>
            nrk_led_set(2);
    1f9e:	82 e0       	ldi	r24, 0x02	; 2
    1fa0:	90 e0       	ldi	r25, 0x00	; 0
    1fa2:	0e 94 e4 15 	call	0x2bc8	; 0x2bc8 <nrk_led_set>
            nrk_led_set(3);
    1fa6:	83 e0       	ldi	r24, 0x03	; 3
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	0e 94 e4 15 	call	0x2bc8	; 0x2bc8 <nrk_led_set>
    1fae:	ff cf       	rjmp	.-2      	; 0x1fae <rf_rx_packet_nonblock+0x152>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1fb0:	e0 91 31 09 	lds	r30, 0x0931
    1fb4:	f0 91 32 09 	lds	r31, 0x0932
    1fb8:	80 91 80 01 	lds	r24, 0x0180
    1fbc:	85 fb       	bst	r24, 5
    1fbe:	88 27       	eor	r24, r24
    1fc0:	80 f9       	bld	r24, 0
    1fc2:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    1fc4:	e0 91 31 09 	lds	r30, 0x0931
    1fc8:	f0 91 32 09 	lds	r31, 0x0932
    1fcc:	80 91 47 01 	lds	r24, 0x0147
    1fd0:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    1fd2:	e0 91 31 09 	lds	r30, 0x0931
    1fd6:	f0 91 32 09 	lds	r31, 0x0932
    1fda:	80 91 46 01 	lds	r24, 0x0146
    1fde:	86 95       	lsr	r24
    1fe0:	86 95       	lsr	r24
    1fe2:	86 95       	lsr	r24
    1fe4:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    1fe6:	e0 91 31 09 	lds	r30, 0x0931
    1fea:	f0 91 32 09 	lds	r31, 0x0932
    1fee:	80 91 47 01 	lds	r24, 0x0147
    1ff2:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    1ff4:	a0 91 31 09 	lds	r26, 0x0931
    1ff8:	b0 91 32 09 	lds	r27, 0x0932
    1ffc:	e0 91 7b 01 	lds	r30, 0x017B
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	e0 58       	subi	r30, 0x80	; 128
    2004:	fe 4f       	sbci	r31, 0xFE	; 254
    2006:	80 81       	ld	r24, Z
    2008:	1b 96       	adiw	r26, 0x0b	; 11
    200a:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	rx_ready = 0;
    200c:	10 92 62 09 	sts	0x0962, r1
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    2010:	80 91 4c 01 	lds	r24, 0x014C
    2014:	8f 77       	andi	r24, 0x7F	; 127
    2016:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    201a:	80 91 4c 01 	lds	r24, 0x014C
    201e:	80 68       	ori	r24, 0x80	; 128
    2020:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    2024:	81 e0       	ldi	r24, 0x01	; 1
    2026:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!rx_ready)
      return 0;
    2028:	80 e0       	ldi	r24, 0x00	; 0
    202a:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    202c:	8f ef       	ldi	r24, 0xFF	; 255
	rx_ready = 0;
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    202e:	08 95       	ret

00002030 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    2030:	1f 92       	push	r1
    2032:	0f 92       	push	r0
    2034:	0f b6       	in	r0, 0x3f	; 63
    2036:	0f 92       	push	r0
    2038:	11 24       	eor	r1, r1
    203a:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    203c:	80 e8       	ldi	r24, 0x80	; 128
    203e:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2042:	8f 91       	pop	r24
    2044:	0f 90       	pop	r0
    2046:	0f be       	out	0x3f, r0	; 63
    2048:	0f 90       	pop	r0
    204a:	1f 90       	pop	r1
    204c:	18 95       	reti

0000204e <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    204e:	1f 92       	push	r1
    2050:	0f 92       	push	r0
    2052:	0f b6       	in	r0, 0x3f	; 63
    2054:	0f 92       	push	r0
    2056:	11 24       	eor	r1, r1
    2058:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	tx_done = 1;
    205a:	81 e0       	ldi	r24, 0x01	; 1
    205c:	80 93 3a 09 	sts	0x093A, r24
   IRQ_STATUS = (1 << TX_END);
    2060:	80 e4       	ldi	r24, 0x40	; 64
    2062:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    2066:	8f 91       	pop	r24
    2068:	0f 90       	pop	r0
    206a:	0f be       	out	0x3f, r0	; 63
    206c:	0f 90       	pop	r0
    206e:	1f 90       	pop	r1
    2070:	18 95       	reti

00002072 <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    2072:	1f 92       	push	r1
    2074:	0f 92       	push	r0
    2076:	0f b6       	in	r0, 0x3f	; 63
    2078:	0f 92       	push	r0
    207a:	11 24       	eor	r1, r1
    207c:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    207e:	80 e2       	ldi	r24, 0x20	; 32
    2080:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2084:	8f 91       	pop	r24
    2086:	0f 90       	pop	r0
    2088:	0f be       	out	0x3f, r0	; 63
    208a:	0f 90       	pop	r0
    208c:	1f 90       	pop	r1
    208e:	18 95       	reti

00002090 <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    2090:	1f 92       	push	r1
    2092:	0f 92       	push	r0
    2094:	0f b6       	in	r0, 0x3f	; 63
    2096:	0f 92       	push	r0
    2098:	11 24       	eor	r1, r1
    209a:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    209c:	80 e1       	ldi	r24, 0x10	; 16
    209e:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    20a2:	8f 91       	pop	r24
    20a4:	0f 90       	pop	r0
    20a6:	0f be       	out	0x3f, r0	; 63
    20a8:	0f 90       	pop	r0
    20aa:	1f 90       	pop	r1
    20ac:	18 95       	reti

000020ae <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    20ae:	1f 92       	push	r1
    20b0:	0f 92       	push	r0
    20b2:	0f b6       	in	r0, 0x3f	; 63
    20b4:	0f 92       	push	r0
    20b6:	11 24       	eor	r1, r1
    20b8:	0b b6       	in	r0, 0x3b	; 59
    20ba:	0f 92       	push	r0
    20bc:	2f 93       	push	r18
    20be:	3f 93       	push	r19
    20c0:	4f 93       	push	r20
    20c2:	5f 93       	push	r21
    20c4:	6f 93       	push	r22
    20c6:	7f 93       	push	r23
    20c8:	8f 93       	push	r24
    20ca:	9f 93       	push	r25
    20cc:	af 93       	push	r26
    20ce:	bf 93       	push	r27
    20d0:	ef 93       	push	r30
    20d2:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    20d4:	84 e0       	ldi	r24, 0x04	; 4
    20d6:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    20da:	e0 91 fe 05 	lds	r30, 0x05FE
    20de:	f0 91 ff 05 	lds	r31, 0x05FF
    20e2:	30 97       	sbiw	r30, 0x00	; 0
    20e4:	09 f0       	breq	.+2      	; 0x20e8 <__vector_59+0x3a>
		rx_start_func();
    20e6:	09 95       	icall

	return;
}
    20e8:	ff 91       	pop	r31
    20ea:	ef 91       	pop	r30
    20ec:	bf 91       	pop	r27
    20ee:	af 91       	pop	r26
    20f0:	9f 91       	pop	r25
    20f2:	8f 91       	pop	r24
    20f4:	7f 91       	pop	r23
    20f6:	6f 91       	pop	r22
    20f8:	5f 91       	pop	r21
    20fa:	4f 91       	pop	r20
    20fc:	3f 91       	pop	r19
    20fe:	2f 91       	pop	r18
    2100:	0f 90       	pop	r0
    2102:	0b be       	out	0x3b, r0	; 59
    2104:	0f 90       	pop	r0
    2106:	0f be       	out	0x3f, r0	; 63
    2108:	0f 90       	pop	r0
    210a:	1f 90       	pop	r1
    210c:	18 95       	reti

0000210e <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    210e:	1f 92       	push	r1
    2110:	0f 92       	push	r0
    2112:	0f b6       	in	r0, 0x3f	; 63
    2114:	0f 92       	push	r0
    2116:	11 24       	eor	r1, r1
    2118:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    211a:	82 e0       	ldi	r24, 0x02	; 2
    211c:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2120:	8f 91       	pop	r24
    2122:	0f 90       	pop	r0
    2124:	0f be       	out	0x3f, r0	; 63
    2126:	0f 90       	pop	r0
    2128:	1f 90       	pop	r1
    212a:	18 95       	reti

0000212c <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    212c:	1f 92       	push	r1
    212e:	0f 92       	push	r0
    2130:	0f b6       	in	r0, 0x3f	; 63
    2132:	0f 92       	push	r0
    2134:	11 24       	eor	r1, r1
    2136:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    213e:	8f 91       	pop	r24
    2140:	0f 90       	pop	r0
    2142:	0f be       	out	0x3f, r0	; 63
    2144:	0f 90       	pop	r0
    2146:	1f 90       	pop	r1
    2148:	18 95       	reti

0000214a <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    214a:	e9 e4       	ldi	r30, 0x49	; 73
    214c:	f1 e0       	ldi	r31, 0x01	; 1
    214e:	90 81       	ld	r25, Z
    2150:	90 7f       	andi	r25, 0xF0	; 240
    2152:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    2154:	90 81       	ld	r25, Z
    2156:	8f 70       	andi	r24, 0x0F	; 15
    2158:	98 2b       	or	r25, r24
    215a:	90 83       	st	Z, r25
    215c:	08 95       	ret

0000215e <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    215e:	8f ef       	ldi	r24, 0xFF	; 255
    2160:	08 95       	ret

00002162 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    2162:	08 95       	ret

00002164 <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    2164:	08 95       	ret

00002166 <rf_security_disable>:
}



void rf_security_disable()
{
    2166:	08 95       	ret

00002168 <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    2168:	8f ef       	ldi	r24, 0xFF	; 255
    216a:	08 95       	ret

0000216c <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    216c:	80 91 2c 09 	lds	r24, 0x092C
    2170:	90 91 2d 09 	lds	r25, 0x092D
    2174:	08 95       	ret

00002176 <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    2176:	08 95       	ret

00002178 <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    2178:	81 e0       	ldi	r24, 0x01	; 1
    217a:	08 95       	ret

0000217c <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    217c:	81 e0       	ldi	r24, 0x01	; 1
    217e:	08 95       	ret

00002180 <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    2180:	81 e0       	ldi	r24, 0x01	; 1
    2182:	08 95       	ret

00002184 <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    2184:	08 95       	ret

00002186 <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    2186:	08 95       	ret

00002188 <rf_test_mode>:
}



void rf_test_mode()
{
    2188:	08 95       	ret

0000218a <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    218a:	08 95       	ret

0000218c <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    218c:	08 95       	ret

0000218e <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    218e:	08 95       	ret

00002190 <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    2190:	08 95       	ret

00002192 <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    2192:	08 95       	ret

00002194 <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    2194:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    2196:	8d b1       	in	r24, 0x0d	; 13
    2198:	80 6e       	ori	r24, 0xE0	; 224
    219a:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    219c:	8e b1       	in	r24, 0x0e	; 14
    219e:	80 6a       	ori	r24, 0xA0	; 160
    21a0:	8e b9       	out	0x0e, r24	; 14
    21a2:	08 95       	ret

000021a4 <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    21a4:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    21a6:	8d b1       	in	r24, 0x0d	; 13
    21a8:	80 6e       	ori	r24, 0xE0	; 224
    21aa:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    21ac:	8e b1       	in	r24, 0x0e	; 14
    21ae:	80 66       	ori	r24, 0x60	; 96
    21b0:	8e b9       	out	0x0e, r24	; 14
    21b2:	08 95       	ret

000021b4 <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    21b4:	cf 92       	push	r12
    21b6:	df 92       	push	r13
    21b8:	ef 92       	push	r14
    21ba:	ff 92       	push	r15
    21bc:	0f 93       	push	r16
    21be:	1f 93       	push	r17
    21c0:	cf 93       	push	r28
    21c2:	df 93       	push	r29
    21c4:	cd b7       	in	r28, 0x3d	; 61
    21c6:	de b7       	in	r29, 0x3e	; 62
    21c8:	27 97       	sbiw	r28, 0x07	; 7
    21ca:	0f b6       	in	r0, 0x3f	; 63
    21cc:	f8 94       	cli
    21ce:	de bf       	out	0x3e, r29	; 62
    21d0:	0f be       	out	0x3f, r0	; 63
    21d2:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    21d4:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    21d8:	e0 91 31 09 	lds	r30, 0x0931
    21dc:	f0 91 32 09 	lds	r31, 0x0932
    21e0:	c0 80       	ld	r12, Z
    21e2:	d3 80       	ldd	r13, Z+3	; 0x03
    21e4:	e5 80       	ldd	r14, Z+5	; 0x05
    21e6:	f6 80       	ldd	r15, Z+6	; 0x06
    21e8:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    21ea:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <rf_rx_packet_nonblock>
	if (err < 1) {
    21ee:	18 16       	cp	r1, r24
    21f0:	1c f0       	brlt	.+6      	; 0x21f8 <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    21f2:	80 ea       	ldi	r24, 0xA0	; 160
    21f4:	92 e0       	ldi	r25, 0x02	; 2
    21f6:	06 c0       	rjmp	.+12     	; 0x2204 <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    21f8:	f7 01       	movw	r30, r14
    21fa:	10 81       	ld	r17, Z
	if (ttl == 0) {
    21fc:	11 11       	cpse	r17, r1
    21fe:	07 c0       	rjmp	.+14     	; 0x220e <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    2200:	8f eb       	ldi	r24, 0xBF	; 191
    2202:	92 e0       	ldi	r25, 0x02	; 2
    2204:	0e 94 eb 33 	call	0x67d6	; 0x67d6 <puts>
#endif
		nrk_int_enable();
    2208:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
		return;
    220c:	31 c0       	rjmp	.+98     	; 0x2270 <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    220e:	15 30       	cpi	r17, 0x05	; 5
    2210:	21 f4       	brne	.+8      	; 0x221a <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    2212:	8a e0       	ldi	r24, 0x0A	; 10
    2214:	90 e0       	ldi	r25, 0x00	; 0
    2216:	0e 94 e5 33 	call	0x67ca	; 0x67ca <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    221a:	c7 01       	movw	r24, r14
    221c:	01 96       	adiw	r24, 0x01	; 1
    221e:	9f 93       	push	r25
    2220:	8f 93       	push	r24
    2222:	80 2f       	mov	r24, r16
    2224:	99 27       	eor	r25, r25
    2226:	87 fd       	sbrc	r24, 7
    2228:	90 95       	com	r25
    222a:	9f 93       	push	r25
    222c:	0f 93       	push	r16
    222e:	1f 92       	push	r1
    2230:	1f 93       	push	r17
    2232:	1f 92       	push	r1
    2234:	cf 92       	push	r12
    2236:	81 ee       	ldi	r24, 0xE1	; 225
    2238:	92 e0       	ldi	r25, 0x02	; 2
    223a:	9f 93       	push	r25
    223c:	8f 93       	push	r24
    223e:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    2242:	fd 82       	std	Y+5, r15	; 0x05
    2244:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    2246:	11 50       	subi	r17, 0x01	; 1
    2248:	f7 01       	movw	r30, r14
    224a:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    224c:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    224e:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    2250:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    2252:	8f ef       	ldi	r24, 0xFF	; 255
    2254:	9f ef       	ldi	r25, 0xFF	; 255
    2256:	9a 83       	std	Y+2, r25	; 0x02
    2258:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    225a:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    225e:	ce 01       	movw	r24, r28
    2260:	01 96       	adiw	r24, 0x01	; 1
    2262:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <rf_tx_packet>
#endif
	return;
    2266:	0f b6       	in	r0, 0x3f	; 63
    2268:	f8 94       	cli
    226a:	de bf       	out	0x3e, r29	; 62
    226c:	0f be       	out	0x3f, r0	; 63
    226e:	cd bf       	out	0x3d, r28	; 61
}
    2270:	27 96       	adiw	r28, 0x07	; 7
    2272:	0f b6       	in	r0, 0x3f	; 63
    2274:	f8 94       	cli
    2276:	de bf       	out	0x3e, r29	; 62
    2278:	0f be       	out	0x3f, r0	; 63
    227a:	cd bf       	out	0x3d, r28	; 61
    227c:	df 91       	pop	r29
    227e:	cf 91       	pop	r28
    2280:	1f 91       	pop	r17
    2282:	0f 91       	pop	r16
    2284:	ff 90       	pop	r15
    2286:	ef 90       	pop	r14
    2288:	df 90       	pop	r13
    228a:	cf 90       	pop	r12
    228c:	08 95       	ret

0000228e <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    228e:	1f 92       	push	r1
    2290:	0f 92       	push	r0
    2292:	0f b6       	in	r0, 0x3f	; 63
    2294:	0f 92       	push	r0
    2296:	11 24       	eor	r1, r1
    2298:	0b b6       	in	r0, 0x3b	; 59
    229a:	0f 92       	push	r0
    229c:	2f 93       	push	r18
    229e:	3f 93       	push	r19
    22a0:	4f 93       	push	r20
    22a2:	5f 93       	push	r21
    22a4:	6f 93       	push	r22
    22a6:	7f 93       	push	r23
    22a8:	8f 93       	push	r24
    22aa:	9f 93       	push	r25
    22ac:	af 93       	push	r26
    22ae:	bf 93       	push	r27
    22b0:	ef 93       	push	r30
    22b2:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    22b4:	80 e0       	ldi	r24, 0x00	; 0
    22b6:	90 91 7b 01 	lds	r25, 0x017B
    22ba:	89 17       	cp	r24, r25
    22bc:	10 f4       	brcc	.+4      	; 0x22c2 <__vector_60+0x34>
    22be:	8f 5f       	subi	r24, 0xFF	; 255
    22c0:	fa cf       	rjmp	.-12     	; 0x22b6 <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");

   if((PHY_RSSI >> RX_CRC_VALID) & 0x1){
    22c2:	80 91 46 01 	lds	r24, 0x0146
    22c6:	87 ff       	sbrs	r24, 7
    22c8:	04 c0       	rjmp	.+8      	; 0x22d2 <__vector_60+0x44>
      rx_ready = 1;
    22ca:	81 e0       	ldi	r24, 0x01	; 1
    22cc:	80 93 62 09 	sts	0x0962, r24
    22d0:	04 c0       	rjmp	.+8      	; 0x22da <__vector_60+0x4c>
   } else {
      printf("RX end failed checksum!\r\n");
    22d2:	8a e0       	ldi	r24, 0x0A	; 10
    22d4:	93 e0       	ldi	r25, 0x03	; 3
    22d6:	0e 94 eb 33 	call	0x67d6	; 0x67d6 <puts>
   }
   IRQ_STATUS = (1 << RX_END);
    22da:	88 e0       	ldi	r24, 0x08	; 8
    22dc:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    22e0:	80 91 46 01 	lds	r24, 0x0146
    22e4:	87 ff       	sbrs	r24, 7
    22e6:	05 c0       	rjmp	.+10     	; 0x22f2 <__vector_60+0x64>
		if (use_glossy) rf_glossy_interrupt();
    22e8:	80 91 2e 09 	lds	r24, 0x092E
    22ec:	81 11       	cpse	r24, r1
    22ee:	0e 94 da 10 	call	0x21b4	; 0x21b4 <rf_glossy_interrupt>
	}

	if(rx_end_func)
    22f2:	e0 91 fc 05 	lds	r30, 0x05FC
    22f6:	f0 91 fd 05 	lds	r31, 0x05FD
    22fa:	30 97       	sbiw	r30, 0x00	; 0
    22fc:	09 f0       	breq	.+2      	; 0x2300 <__vector_60+0x72>
		rx_end_func();
    22fe:	09 95       	icall

	return;
}
    2300:	ff 91       	pop	r31
    2302:	ef 91       	pop	r30
    2304:	bf 91       	pop	r27
    2306:	af 91       	pop	r26
    2308:	9f 91       	pop	r25
    230a:	8f 91       	pop	r24
    230c:	7f 91       	pop	r23
    230e:	6f 91       	pop	r22
    2310:	5f 91       	pop	r21
    2312:	4f 91       	pop	r20
    2314:	3f 91       	pop	r19
    2316:	2f 91       	pop	r18
    2318:	0f 90       	pop	r0
    231a:	0b be       	out	0x3b, r0	; 59
    231c:	0f 90       	pop	r0
    231e:	0f be       	out	0x3f, r0	; 63
    2320:	0f 90       	pop	r0
    2322:	1f 90       	pop	r1
    2324:	18 95       	reti

00002326 <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    2326:	ab e3       	ldi	r26, 0x3B	; 59
    2328:	b9 e0       	ldi	r27, 0x09	; 9
    232a:	fc 01       	movw	r30, r24
    232c:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    232e:	20 81       	ld	r18, Z
    2330:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    2332:	21 91       	ld	r18, Z+
    2334:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    2338:	e8 17       	cp	r30, r24
    233a:	f9 07       	cpc	r31, r25
    233c:	c1 f7       	brne	.-16     	; 0x232e <aes_setkey+0x8>
    233e:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    2340:	10 92 3e 01 	sts	0x013E, r1
    2344:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    2346:	e1 f7       	brne	.-8      	; 0x2340 <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    2348:	80 e8       	ldi	r24, 0x80	; 128
    234a:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    234e:	80 91 3d 01 	lds	r24, 0x013D
    2352:	80 ff       	sbrs	r24, 0
    2354:	fc cf       	rjmp	.-8      	; 0x234e <aes_setkey+0x28>
    2356:	ec e4       	ldi	r30, 0x4C	; 76
    2358:	f9 e0       	ldi	r31, 0x09	; 9
    235a:	80 e1       	ldi	r24, 0x10	; 16
    235c:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    235e:	90 91 3f 01 	lds	r25, 0x013F
    2362:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    2364:	8e 13       	cpse	r24, r30
    2366:	fb cf       	rjmp	.-10     	; 0x235e <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    2368:	08 95       	ret

0000236a <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    236a:	cf 93       	push	r28
    236c:	df 93       	push	r29
    236e:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    2370:	66 23       	and	r22, r22
    2372:	09 f4       	brne	.+2      	; 0x2376 <aes_encrypt+0xc>
    2374:	45 c0       	rjmp	.+138    	; 0x2400 <aes_encrypt+0x96>
    2376:	86 2f       	mov	r24, r22
    2378:	8f 70       	andi	r24, 0x0F	; 15
    237a:	09 f0       	breq	.+2      	; 0x237e <aes_encrypt+0x14>
    237c:	41 c0       	rjmp	.+130    	; 0x2400 <aes_encrypt+0x96>
    237e:	eb e3       	ldi	r30, 0x3B	; 59
    2380:	f9 e0       	ldi	r31, 0x09	; 9
    2382:	90 e1       	ldi	r25, 0x10	; 16
    2384:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    2386:	21 91       	ld	r18, Z+
    2388:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    238c:	9e 13       	cpse	r25, r30
    238e:	fb cf       	rjmp	.-10     	; 0x2386 <aes_encrypt+0x1c>
    2390:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    2392:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    2394:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    2396:	40 e1       	ldi	r20, 0x10	; 16
    2398:	94 9f       	mul	r25, r20
    239a:	90 01       	movw	r18, r0
    239c:	11 24       	eor	r1, r1
    239e:	26 17       	cp	r18, r22
    23a0:	37 07       	cpc	r19, r23
    23a2:	7c f5       	brge	.+94     	; 0x2402 <aes_encrypt+0x98>
      if(i==0)
    23a4:	91 11       	cpse	r25, r1
    23a6:	03 c0       	rjmp	.+6      	; 0x23ae <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    23a8:	10 92 3c 01 	sts	0x013C, r1
    23ac:	02 c0       	rjmp	.+4      	; 0x23b2 <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    23ae:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    23b2:	40 e0       	ldi	r20, 0x00	; 0
    23b4:	50 e0       	ldi	r21, 0x00	; 0
    23b6:	2a 0f       	add	r18, r26
    23b8:	3b 1f       	adc	r19, r27
    23ba:	e9 01       	movw	r28, r18
    23bc:	c4 0f       	add	r28, r20
    23be:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    23c0:	f8 81       	ld	r31, Y
    23c2:	f0 93 3e 01 	sts	0x013E, r31
    23c6:	4f 5f       	subi	r20, 0xFF	; 255
    23c8:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    23ca:	40 31       	cpi	r20, 0x10	; 16
    23cc:	51 05       	cpc	r21, r1
    23ce:	a9 f7       	brne	.-22     	; 0x23ba <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    23d0:	40 91 3c 01 	lds	r20, 0x013C
    23d4:	40 68       	ori	r20, 0x80	; 128
    23d6:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    23da:	40 91 3d 01 	lds	r20, 0x013D
    23de:	40 ff       	sbrs	r20, 0
    23e0:	fc cf       	rjmp	.-8      	; 0x23da <aes_encrypt+0x70>
    23e2:	40 e0       	ldi	r20, 0x00	; 0
    23e4:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    23e6:	f0 91 3e 01 	lds	r31, 0x013E
    23ea:	e9 01       	movw	r28, r18
    23ec:	c4 0f       	add	r28, r20
    23ee:	d5 1f       	adc	r29, r21
    23f0:	f8 83       	st	Y, r31
    23f2:	4f 5f       	subi	r20, 0xFF	; 255
    23f4:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    23f6:	40 31       	cpi	r20, 0x10	; 16
    23f8:	51 05       	cpc	r21, r1
    23fa:	a9 f7       	brne	.-22     	; 0x23e6 <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    23fc:	9f 5f       	subi	r25, 0xFF	; 255
    23fe:	cb cf       	rjmp	.-106    	; 0x2396 <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    2400:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    2402:	df 91       	pop	r29
    2404:	cf 91       	pop	r28
    2406:	08 95       	ret

00002408 <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    2408:	0f 93       	push	r16
    240a:	1f 93       	push	r17
    240c:	cf 93       	push	r28
    240e:	df 93       	push	r29
    2410:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    2412:	61 30       	cpi	r22, 0x01	; 1
    2414:	09 f4       	brne	.+2      	; 0x2418 <aes_decrypt+0x10>
    2416:	58 c0       	rjmp	.+176    	; 0x24c8 <aes_decrypt+0xc0>
    2418:	86 2f       	mov	r24, r22
    241a:	8f 70       	andi	r24, 0x0F	; 15
    241c:	09 f0       	breq	.+2      	; 0x2420 <aes_decrypt+0x18>
    241e:	54 c0       	rjmp	.+168    	; 0x24c8 <aes_decrypt+0xc0>
    2420:	ec e4       	ldi	r30, 0x4C	; 76
    2422:	f9 e0       	ldi	r31, 0x09	; 9
    2424:	90 e1       	ldi	r25, 0x10	; 16
    2426:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    2428:	21 91       	ld	r18, Z+
    242a:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    242e:	9e 13       	cpse	r25, r30
    2430:	fb cf       	rjmp	.-10     	; 0x2428 <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    2432:	62 95       	swap	r22
    2434:	6f 70       	andi	r22, 0x0F	; 15
    2436:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    2438:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    243a:	6f 3f       	cpi	r22, 0xFF	; 255
    243c:	09 f4       	brne	.+2      	; 0x2440 <aes_decrypt+0x38>
    243e:	45 c0       	rjmp	.+138    	; 0x24ca <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    2440:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    2444:	46 2f       	mov	r20, r22
    2446:	55 27       	eor	r21, r21
    2448:	47 fd       	sbrc	r20, 7
    244a:	50 95       	com	r21
    244c:	20 e0       	ldi	r18, 0x00	; 0
    244e:	30 e0       	ldi	r19, 0x00	; 0
    2450:	ed 01       	movw	r28, r26
    2452:	90 e1       	ldi	r25, 0x10	; 16
    2454:	69 02       	muls	r22, r25
    2456:	c0 0d       	add	r28, r0
    2458:	d1 1d       	adc	r29, r1
    245a:	11 24       	eor	r1, r1
    245c:	fe 01       	movw	r30, r28
    245e:	e2 0f       	add	r30, r18
    2460:	f3 1f       	adc	r31, r19
    2462:	90 81       	ld	r25, Z
    2464:	90 93 3e 01 	sts	0x013E, r25
    2468:	2f 5f       	subi	r18, 0xFF	; 255
    246a:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    246c:	20 31       	cpi	r18, 0x10	; 16
    246e:	31 05       	cpc	r19, r1
    2470:	a9 f7       	brne	.-22     	; 0x245c <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    2472:	90 91 3c 01 	lds	r25, 0x013C
    2476:	90 68       	ori	r25, 0x80	; 128
    2478:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    247c:	90 91 3d 01 	lds	r25, 0x013D
    2480:	90 ff       	sbrs	r25, 0
    2482:	fc cf       	rjmp	.-8      	; 0x247c <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    2484:	41 50       	subi	r20, 0x01	; 1
    2486:	51 09       	sbc	r21, r1
    2488:	94 e0       	ldi	r25, 0x04	; 4
    248a:	44 0f       	add	r20, r20
    248c:	55 1f       	adc	r21, r21
    248e:	9a 95       	dec	r25
    2490:	e1 f7       	brne	.-8      	; 0x248a <aes_decrypt+0x82>
    2492:	20 e0       	ldi	r18, 0x00	; 0
    2494:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    2496:	90 91 3e 01 	lds	r25, 0x013E
    249a:	8e 01       	movw	r16, r28
    249c:	02 0f       	add	r16, r18
    249e:	13 1f       	adc	r17, r19
    24a0:	f8 01       	movw	r30, r16
    24a2:	90 83       	st	Z, r25
         if(i!=0)
    24a4:	66 23       	and	r22, r22
    24a6:	49 f0       	breq	.+18     	; 0x24ba <aes_decrypt+0xb2>
    24a8:	f9 01       	movw	r30, r18
    24aa:	e4 0f       	add	r30, r20
    24ac:	f5 1f       	adc	r31, r21
    24ae:	ea 0f       	add	r30, r26
    24b0:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    24b2:	e0 81       	ld	r30, Z
    24b4:	9e 27       	eor	r25, r30
    24b6:	f8 01       	movw	r30, r16
    24b8:	90 83       	st	Z, r25
    24ba:	2f 5f       	subi	r18, 0xFF	; 255
    24bc:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    24be:	20 31       	cpi	r18, 0x10	; 16
    24c0:	31 05       	cpc	r19, r1
    24c2:	49 f7       	brne	.-46     	; 0x2496 <aes_decrypt+0x8e>
    24c4:	61 50       	subi	r22, 0x01	; 1
    24c6:	b9 cf       	rjmp	.-142    	; 0x243a <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    24c8:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    24ca:	df 91       	pop	r29
    24cc:	cf 91       	pop	r28
    24ce:	1f 91       	pop	r17
    24d0:	0f 91       	pop	r16
    24d2:	08 95       	ret

000024d4 <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    24d4:	80 91 c0 00 	lds	r24, 0x00C0
    24d8:	87 ff       	sbrs	r24, 7
    24da:	fc cf       	rjmp	.-8      	; 0x24d4 <getc0>
    24dc:	80 91 c0 00 	lds	r24, 0x00C0
    24e0:	8f 77       	andi	r24, 0x7F	; 127
    24e2:	80 93 c0 00 	sts	0x00C0, r24
    24e6:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    24ea:	08 95       	ret

000024ec <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    24ec:	90 91 c0 00 	lds	r25, 0x00C0
    24f0:	95 ff       	sbrs	r25, 5
    24f2:	fc cf       	rjmp	.-8      	; 0x24ec <putc0>
    24f4:	90 91 c0 00 	lds	r25, 0x00C0
    24f8:	9f 7d       	andi	r25, 0xDF	; 223
    24fa:	90 93 c0 00 	sts	0x00C0, r25
    24fe:	80 93 c6 00 	sts	0x00C6, r24
    2502:	08 95       	ret

00002504 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    2504:	8f ef       	ldi	r24, 0xFF	; 255
    2506:	08 95       	ret

00002508 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    2508:	81 30       	cpi	r24, 0x01	; 1
    250a:	19 f4       	brne	.+6      	; 0x2512 <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    250c:	80 91 c8 00 	lds	r24, 0x00C8
    2510:	04 c0       	rjmp	.+8      	; 0x251a <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    2512:	81 11       	cpse	r24, r1
    2514:	06 c0       	rjmp	.+12     	; 0x2522 <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    2516:	80 91 c0 00 	lds	r24, 0x00C0
    251a:	88 1f       	adc	r24, r24
    251c:	88 27       	eor	r24, r24
    251e:	88 1f       	adc	r24, r24
    2520:	08 95       	ret
        }
return 0;
    2522:	80 e0       	ldi	r24, 0x00	; 0
}
    2524:	08 95       	ret

00002526 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    2526:	cf 93       	push	r28
    2528:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    252a:	fc 01       	movw	r30, r24
    252c:	24 91       	lpm	r18, Z
    252e:	ec 01       	movw	r28, r24
    2530:	21 96       	adiw	r28, 0x01	; 1
    2532:	22 23       	and	r18, r18
    2534:	51 f0       	breq	.+20     	; 0x254a <nrk_kprintf+0x24>
        putchar(c);
    2536:	60 91 7f 0a 	lds	r22, 0x0A7F
    253a:	70 91 80 0a 	lds	r23, 0x0A80
    253e:	82 2f       	mov	r24, r18
    2540:	90 e0       	ldi	r25, 0x00	; 0
    2542:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    2546:	ce 01       	movw	r24, r28
    2548:	f0 cf       	rjmp	.-32     	; 0x252a <nrk_kprintf+0x4>
}
    254a:	df 91       	pop	r29
    254c:	cf 91       	pop	r28
    254e:	08 95       	ret

00002550 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    2550:	86 e0       	ldi	r24, 0x06	; 6
    2552:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    2554:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    2556:	88 ef       	ldi	r24, 0xF8	; 248
    2558:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    255a:	80 ef       	ldi	r24, 0xF0	; 240
    255c:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    255e:	82 e0       	ldi	r24, 0x02	; 2
    2560:	8d b9       	out	0x0d, r24	; 13
    2562:	08 95       	ret

00002564 <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    2564:	0c 94 a8 12 	jmp	0x2550	; 0x2550 <PORT_INIT>

00002568 <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    2568:	8f 3f       	cpi	r24, 0xFF	; 255
    256a:	09 f4       	brne	.+2      	; 0x256e <nrk_gpio_set+0x6>
    256c:	6c c0       	rjmp	.+216    	; 0x2646 <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    256e:	e8 2f       	mov	r30, r24
    2570:	e7 70       	andi	r30, 0x07	; 7
    2572:	4e 2f       	mov	r20, r30
    2574:	50 e0       	ldi	r21, 0x00	; 0
    2576:	47 30       	cpi	r20, 0x07	; 7
    2578:	51 05       	cpc	r21, r1
    257a:	08 f0       	brcs	.+2      	; 0x257e <nrk_gpio_set+0x16>
    257c:	64 c0       	rjmp	.+200    	; 0x2646 <nrk_gpio_set+0xde>
    257e:	fa 01       	movw	r30, r20
    2580:	e0 57       	subi	r30, 0x70	; 112
    2582:	ff 4f       	sbci	r31, 0xFF	; 255
    2584:	86 95       	lsr	r24
    2586:	86 95       	lsr	r24
    2588:	86 95       	lsr	r24
    258a:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    258e:	42 b1       	in	r20, 0x02	; 2
    2590:	21 e0       	ldi	r18, 0x01	; 1
    2592:	30 e0       	ldi	r19, 0x00	; 0
    2594:	b9 01       	movw	r22, r18
    2596:	02 c0       	rjmp	.+4      	; 0x259c <nrk_gpio_set+0x34>
    2598:	66 0f       	add	r22, r22
    259a:	77 1f       	adc	r23, r23
    259c:	8a 95       	dec	r24
    259e:	e2 f7       	brpl	.-8      	; 0x2598 <nrk_gpio_set+0x30>
    25a0:	cb 01       	movw	r24, r22
    25a2:	84 2b       	or	r24, r20
    25a4:	82 b9       	out	0x02, r24	; 2
    25a6:	4d c0       	rjmp	.+154    	; 0x2642 <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25a8:	45 b1       	in	r20, 0x05	; 5
    25aa:	21 e0       	ldi	r18, 0x01	; 1
    25ac:	30 e0       	ldi	r19, 0x00	; 0
    25ae:	b9 01       	movw	r22, r18
    25b0:	02 c0       	rjmp	.+4      	; 0x25b6 <nrk_gpio_set+0x4e>
    25b2:	66 0f       	add	r22, r22
    25b4:	77 1f       	adc	r23, r23
    25b6:	8a 95       	dec	r24
    25b8:	e2 f7       	brpl	.-8      	; 0x25b2 <nrk_gpio_set+0x4a>
    25ba:	cb 01       	movw	r24, r22
    25bc:	84 2b       	or	r24, r20
    25be:	85 b9       	out	0x05, r24	; 5
    25c0:	40 c0       	rjmp	.+128    	; 0x2642 <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25c2:	48 b1       	in	r20, 0x08	; 8
    25c4:	21 e0       	ldi	r18, 0x01	; 1
    25c6:	30 e0       	ldi	r19, 0x00	; 0
    25c8:	b9 01       	movw	r22, r18
    25ca:	02 c0       	rjmp	.+4      	; 0x25d0 <nrk_gpio_set+0x68>
    25cc:	66 0f       	add	r22, r22
    25ce:	77 1f       	adc	r23, r23
    25d0:	8a 95       	dec	r24
    25d2:	e2 f7       	brpl	.-8      	; 0x25cc <nrk_gpio_set+0x64>
    25d4:	cb 01       	movw	r24, r22
    25d6:	84 2b       	or	r24, r20
    25d8:	88 b9       	out	0x08, r24	; 8
    25da:	33 c0       	rjmp	.+102    	; 0x2642 <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25dc:	4b b1       	in	r20, 0x0b	; 11
    25de:	21 e0       	ldi	r18, 0x01	; 1
    25e0:	30 e0       	ldi	r19, 0x00	; 0
    25e2:	b9 01       	movw	r22, r18
    25e4:	02 c0       	rjmp	.+4      	; 0x25ea <nrk_gpio_set+0x82>
    25e6:	66 0f       	add	r22, r22
    25e8:	77 1f       	adc	r23, r23
    25ea:	8a 95       	dec	r24
    25ec:	e2 f7       	brpl	.-8      	; 0x25e6 <nrk_gpio_set+0x7e>
    25ee:	cb 01       	movw	r24, r22
    25f0:	84 2b       	or	r24, r20
    25f2:	8b b9       	out	0x0b, r24	; 11
    25f4:	26 c0       	rjmp	.+76     	; 0x2642 <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25f6:	4e b1       	in	r20, 0x0e	; 14
    25f8:	21 e0       	ldi	r18, 0x01	; 1
    25fa:	30 e0       	ldi	r19, 0x00	; 0
    25fc:	b9 01       	movw	r22, r18
    25fe:	02 c0       	rjmp	.+4      	; 0x2604 <nrk_gpio_set+0x9c>
    2600:	66 0f       	add	r22, r22
    2602:	77 1f       	adc	r23, r23
    2604:	8a 95       	dec	r24
    2606:	e2 f7       	brpl	.-8      	; 0x2600 <nrk_gpio_set+0x98>
    2608:	cb 01       	movw	r24, r22
    260a:	84 2b       	or	r24, r20
    260c:	8e b9       	out	0x0e, r24	; 14
    260e:	19 c0       	rjmp	.+50     	; 0x2642 <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2610:	41 b3       	in	r20, 0x11	; 17
    2612:	21 e0       	ldi	r18, 0x01	; 1
    2614:	30 e0       	ldi	r19, 0x00	; 0
    2616:	b9 01       	movw	r22, r18
    2618:	02 c0       	rjmp	.+4      	; 0x261e <nrk_gpio_set+0xb6>
    261a:	66 0f       	add	r22, r22
    261c:	77 1f       	adc	r23, r23
    261e:	8a 95       	dec	r24
    2620:	e2 f7       	brpl	.-8      	; 0x261a <nrk_gpio_set+0xb2>
    2622:	cb 01       	movw	r24, r22
    2624:	84 2b       	or	r24, r20
    2626:	81 bb       	out	0x11, r24	; 17
    2628:	0c c0       	rjmp	.+24     	; 0x2642 <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    262a:	44 b3       	in	r20, 0x14	; 20
    262c:	21 e0       	ldi	r18, 0x01	; 1
    262e:	30 e0       	ldi	r19, 0x00	; 0
    2630:	b9 01       	movw	r22, r18
    2632:	02 c0       	rjmp	.+4      	; 0x2638 <nrk_gpio_set+0xd0>
    2634:	66 0f       	add	r22, r22
    2636:	77 1f       	adc	r23, r23
    2638:	8a 95       	dec	r24
    263a:	e2 f7       	brpl	.-8      	; 0x2634 <nrk_gpio_set+0xcc>
    263c:	cb 01       	movw	r24, r22
    263e:	84 2b       	or	r24, r20
    2640:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    2642:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2644:	08 95       	ret
                default: return -1;
    2646:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    2648:	08 95       	ret

0000264a <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    264a:	8f 3f       	cpi	r24, 0xFF	; 255
    264c:	09 f4       	brne	.+2      	; 0x2650 <nrk_gpio_clr+0x6>
    264e:	73 c0       	rjmp	.+230    	; 0x2736 <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    2650:	e8 2f       	mov	r30, r24
    2652:	e7 70       	andi	r30, 0x07	; 7
    2654:	4e 2f       	mov	r20, r30
    2656:	50 e0       	ldi	r21, 0x00	; 0
    2658:	47 30       	cpi	r20, 0x07	; 7
    265a:	51 05       	cpc	r21, r1
    265c:	08 f0       	brcs	.+2      	; 0x2660 <nrk_gpio_clr+0x16>
    265e:	6b c0       	rjmp	.+214    	; 0x2736 <nrk_gpio_clr+0xec>
    2660:	fa 01       	movw	r30, r20
    2662:	e9 56       	subi	r30, 0x69	; 105
    2664:	ff 4f       	sbci	r31, 0xFF	; 255
    2666:	86 95       	lsr	r24
    2668:	86 95       	lsr	r24
    266a:	86 95       	lsr	r24
    266c:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    2670:	42 b1       	in	r20, 0x02	; 2
    2672:	21 e0       	ldi	r18, 0x01	; 1
    2674:	30 e0       	ldi	r19, 0x00	; 0
    2676:	b9 01       	movw	r22, r18
    2678:	02 c0       	rjmp	.+4      	; 0x267e <nrk_gpio_clr+0x34>
    267a:	66 0f       	add	r22, r22
    267c:	77 1f       	adc	r23, r23
    267e:	8a 95       	dec	r24
    2680:	e2 f7       	brpl	.-8      	; 0x267a <nrk_gpio_clr+0x30>
    2682:	cb 01       	movw	r24, r22
    2684:	80 95       	com	r24
    2686:	84 23       	and	r24, r20
    2688:	82 b9       	out	0x02, r24	; 2
    268a:	53 c0       	rjmp	.+166    	; 0x2732 <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    268c:	45 b1       	in	r20, 0x05	; 5
    268e:	21 e0       	ldi	r18, 0x01	; 1
    2690:	30 e0       	ldi	r19, 0x00	; 0
    2692:	b9 01       	movw	r22, r18
    2694:	02 c0       	rjmp	.+4      	; 0x269a <nrk_gpio_clr+0x50>
    2696:	66 0f       	add	r22, r22
    2698:	77 1f       	adc	r23, r23
    269a:	8a 95       	dec	r24
    269c:	e2 f7       	brpl	.-8      	; 0x2696 <nrk_gpio_clr+0x4c>
    269e:	cb 01       	movw	r24, r22
    26a0:	80 95       	com	r24
    26a2:	84 23       	and	r24, r20
    26a4:	85 b9       	out	0x05, r24	; 5
    26a6:	45 c0       	rjmp	.+138    	; 0x2732 <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26a8:	48 b1       	in	r20, 0x08	; 8
    26aa:	21 e0       	ldi	r18, 0x01	; 1
    26ac:	30 e0       	ldi	r19, 0x00	; 0
    26ae:	b9 01       	movw	r22, r18
    26b0:	02 c0       	rjmp	.+4      	; 0x26b6 <nrk_gpio_clr+0x6c>
    26b2:	66 0f       	add	r22, r22
    26b4:	77 1f       	adc	r23, r23
    26b6:	8a 95       	dec	r24
    26b8:	e2 f7       	brpl	.-8      	; 0x26b2 <nrk_gpio_clr+0x68>
    26ba:	cb 01       	movw	r24, r22
    26bc:	80 95       	com	r24
    26be:	84 23       	and	r24, r20
    26c0:	88 b9       	out	0x08, r24	; 8
    26c2:	37 c0       	rjmp	.+110    	; 0x2732 <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26c4:	4b b1       	in	r20, 0x0b	; 11
    26c6:	21 e0       	ldi	r18, 0x01	; 1
    26c8:	30 e0       	ldi	r19, 0x00	; 0
    26ca:	b9 01       	movw	r22, r18
    26cc:	02 c0       	rjmp	.+4      	; 0x26d2 <nrk_gpio_clr+0x88>
    26ce:	66 0f       	add	r22, r22
    26d0:	77 1f       	adc	r23, r23
    26d2:	8a 95       	dec	r24
    26d4:	e2 f7       	brpl	.-8      	; 0x26ce <nrk_gpio_clr+0x84>
    26d6:	cb 01       	movw	r24, r22
    26d8:	80 95       	com	r24
    26da:	84 23       	and	r24, r20
    26dc:	8b b9       	out	0x0b, r24	; 11
    26de:	29 c0       	rjmp	.+82     	; 0x2732 <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26e0:	4e b1       	in	r20, 0x0e	; 14
    26e2:	21 e0       	ldi	r18, 0x01	; 1
    26e4:	30 e0       	ldi	r19, 0x00	; 0
    26e6:	b9 01       	movw	r22, r18
    26e8:	02 c0       	rjmp	.+4      	; 0x26ee <nrk_gpio_clr+0xa4>
    26ea:	66 0f       	add	r22, r22
    26ec:	77 1f       	adc	r23, r23
    26ee:	8a 95       	dec	r24
    26f0:	e2 f7       	brpl	.-8      	; 0x26ea <nrk_gpio_clr+0xa0>
    26f2:	cb 01       	movw	r24, r22
    26f4:	80 95       	com	r24
    26f6:	84 23       	and	r24, r20
    26f8:	8e b9       	out	0x0e, r24	; 14
    26fa:	1b c0       	rjmp	.+54     	; 0x2732 <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26fc:	41 b3       	in	r20, 0x11	; 17
    26fe:	21 e0       	ldi	r18, 0x01	; 1
    2700:	30 e0       	ldi	r19, 0x00	; 0
    2702:	b9 01       	movw	r22, r18
    2704:	02 c0       	rjmp	.+4      	; 0x270a <nrk_gpio_clr+0xc0>
    2706:	66 0f       	add	r22, r22
    2708:	77 1f       	adc	r23, r23
    270a:	8a 95       	dec	r24
    270c:	e2 f7       	brpl	.-8      	; 0x2706 <nrk_gpio_clr+0xbc>
    270e:	cb 01       	movw	r24, r22
    2710:	80 95       	com	r24
    2712:	84 23       	and	r24, r20
    2714:	81 bb       	out	0x11, r24	; 17
    2716:	0d c0       	rjmp	.+26     	; 0x2732 <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2718:	44 b3       	in	r20, 0x14	; 20
    271a:	21 e0       	ldi	r18, 0x01	; 1
    271c:	30 e0       	ldi	r19, 0x00	; 0
    271e:	b9 01       	movw	r22, r18
    2720:	02 c0       	rjmp	.+4      	; 0x2726 <nrk_gpio_clr+0xdc>
    2722:	66 0f       	add	r22, r22
    2724:	77 1f       	adc	r23, r23
    2726:	8a 95       	dec	r24
    2728:	e2 f7       	brpl	.-8      	; 0x2722 <nrk_gpio_clr+0xd8>
    272a:	cb 01       	movw	r24, r22
    272c:	80 95       	com	r24
    272e:	84 23       	and	r24, r20
    2730:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    2732:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2734:	08 95       	ret
                default: return -1;
    2736:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    2738:	08 95       	ret

0000273a <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    273a:	8f 3f       	cpi	r24, 0xFF	; 255
    273c:	31 f1       	breq	.+76     	; 0x278a <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    273e:	e8 2f       	mov	r30, r24
    2740:	e7 70       	andi	r30, 0x07	; 7
    2742:	4e 2f       	mov	r20, r30
    2744:	50 e0       	ldi	r21, 0x00	; 0
    2746:	47 30       	cpi	r20, 0x07	; 7
    2748:	51 05       	cpc	r21, r1
    274a:	f8 f4       	brcc	.+62     	; 0x278a <nrk_gpio_get+0x50>
    274c:	fa 01       	movw	r30, r20
    274e:	e2 56       	subi	r30, 0x62	; 98
    2750:	ff 4f       	sbci	r31, 0xFF	; 255
    2752:	28 2f       	mov	r18, r24
    2754:	26 95       	lsr	r18
    2756:	26 95       	lsr	r18
    2758:	26 95       	lsr	r18
    275a:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    275e:	90 b1       	in	r25, 0x00	; 0
    2760:	0b c0       	rjmp	.+22     	; 0x2778 <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    2762:	93 b1       	in	r25, 0x03	; 3
    2764:	09 c0       	rjmp	.+18     	; 0x2778 <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    2766:	96 b1       	in	r25, 0x06	; 6
    2768:	07 c0       	rjmp	.+14     	; 0x2778 <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    276a:	99 b1       	in	r25, 0x09	; 9
    276c:	05 c0       	rjmp	.+10     	; 0x2778 <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    276e:	9c b1       	in	r25, 0x0c	; 12
    2770:	03 c0       	rjmp	.+6      	; 0x2778 <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    2772:	9f b1       	in	r25, 0x0f	; 15
    2774:	01 c0       	rjmp	.+2      	; 0x2778 <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    2776:	92 b3       	in	r25, 0x12	; 18
    2778:	89 2f       	mov	r24, r25
    277a:	90 e0       	ldi	r25, 0x00	; 0
    277c:	02 c0       	rjmp	.+4      	; 0x2782 <nrk_gpio_get+0x48>
    277e:	95 95       	asr	r25
    2780:	87 95       	ror	r24
    2782:	2a 95       	dec	r18
    2784:	e2 f7       	brpl	.-8      	; 0x277e <nrk_gpio_get+0x44>
    2786:	81 70       	andi	r24, 0x01	; 1
    2788:	08 95       	ret
                default: return -1;
    278a:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    278c:	08 95       	ret

0000278e <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    278e:	8f 3f       	cpi	r24, 0xFF	; 255
    2790:	09 f4       	brne	.+2      	; 0x2794 <nrk_gpio_toggle+0x6>
    2792:	06 c1       	rjmp	.+524    	; 0x29a0 <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    2794:	e8 2f       	mov	r30, r24
    2796:	e7 70       	andi	r30, 0x07	; 7
    2798:	4e 2f       	mov	r20, r30
    279a:	50 e0       	ldi	r21, 0x00	; 0
    279c:	47 30       	cpi	r20, 0x07	; 7
    279e:	51 05       	cpc	r21, r1
    27a0:	08 f0       	brcs	.+2      	; 0x27a4 <nrk_gpio_toggle+0x16>
    27a2:	fe c0       	rjmp	.+508    	; 0x29a0 <nrk_gpio_toggle+0x212>
    27a4:	fa 01       	movw	r30, r20
    27a6:	eb 55       	subi	r30, 0x5B	; 91
    27a8:	ff 4f       	sbci	r31, 0xFF	; 255
    27aa:	86 95       	lsr	r24
    27ac:	86 95       	lsr	r24
    27ae:	86 95       	lsr	r24
    27b0:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    27b4:	20 b1       	in	r18, 0x00	; 0
    27b6:	30 e0       	ldi	r19, 0x00	; 0
    27b8:	08 2e       	mov	r0, r24
    27ba:	02 c0       	rjmp	.+4      	; 0x27c0 <nrk_gpio_toggle+0x32>
    27bc:	35 95       	asr	r19
    27be:	27 95       	ror	r18
    27c0:	0a 94       	dec	r0
    27c2:	e2 f7       	brpl	.-8      	; 0x27bc <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    27c4:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    27c6:	20 fd       	sbrc	r18, 0
    27c8:	0b c0       	rjmp	.+22     	; 0x27e0 <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    27ca:	21 e0       	ldi	r18, 0x01	; 1
    27cc:	30 e0       	ldi	r19, 0x00	; 0
    27ce:	b9 01       	movw	r22, r18
    27d0:	02 c0       	rjmp	.+4      	; 0x27d6 <nrk_gpio_toggle+0x48>
    27d2:	66 0f       	add	r22, r22
    27d4:	77 1f       	adc	r23, r23
    27d6:	8a 95       	dec	r24
    27d8:	e2 f7       	brpl	.-8      	; 0x27d2 <nrk_gpio_toggle+0x44>
    27da:	cb 01       	movw	r24, r22
    27dc:	84 2b       	or	r24, r20
    27de:	0b c0       	rjmp	.+22     	; 0x27f6 <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    27e0:	21 e0       	ldi	r18, 0x01	; 1
    27e2:	30 e0       	ldi	r19, 0x00	; 0
    27e4:	b9 01       	movw	r22, r18
    27e6:	02 c0       	rjmp	.+4      	; 0x27ec <nrk_gpio_toggle+0x5e>
    27e8:	66 0f       	add	r22, r22
    27ea:	77 1f       	adc	r23, r23
    27ec:	8a 95       	dec	r24
    27ee:	e2 f7       	brpl	.-8      	; 0x27e8 <nrk_gpio_toggle+0x5a>
    27f0:	cb 01       	movw	r24, r22
    27f2:	80 95       	com	r24
    27f4:	84 23       	and	r24, r20
    27f6:	82 b9       	out	0x02, r24	; 2
    27f8:	16 c0       	rjmp	.+44     	; 0x2826 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    27fa:	23 b1       	in	r18, 0x03	; 3
    27fc:	30 e0       	ldi	r19, 0x00	; 0
    27fe:	08 2e       	mov	r0, r24
    2800:	02 c0       	rjmp	.+4      	; 0x2806 <nrk_gpio_toggle+0x78>
    2802:	35 95       	asr	r19
    2804:	27 95       	ror	r18
    2806:	0a 94       	dec	r0
    2808:	e2 f7       	brpl	.-8      	; 0x2802 <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    280a:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    280c:	20 fd       	sbrc	r18, 0
    280e:	0d c0       	rjmp	.+26     	; 0x282a <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    2810:	21 e0       	ldi	r18, 0x01	; 1
    2812:	30 e0       	ldi	r19, 0x00	; 0
    2814:	b9 01       	movw	r22, r18
    2816:	02 c0       	rjmp	.+4      	; 0x281c <nrk_gpio_toggle+0x8e>
    2818:	66 0f       	add	r22, r22
    281a:	77 1f       	adc	r23, r23
    281c:	8a 95       	dec	r24
    281e:	e2 f7       	brpl	.-8      	; 0x2818 <nrk_gpio_toggle+0x8a>
    2820:	cb 01       	movw	r24, r22
    2822:	84 2b       	or	r24, r20
    2824:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    2826:	81 e0       	ldi	r24, 0x01	; 1
    2828:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    282a:	21 e0       	ldi	r18, 0x01	; 1
    282c:	30 e0       	ldi	r19, 0x00	; 0
    282e:	b9 01       	movw	r22, r18
    2830:	02 c0       	rjmp	.+4      	; 0x2836 <nrk_gpio_toggle+0xa8>
    2832:	66 0f       	add	r22, r22
    2834:	77 1f       	adc	r23, r23
    2836:	8a 95       	dec	r24
    2838:	e2 f7       	brpl	.-8      	; 0x2832 <nrk_gpio_toggle+0xa4>
    283a:	cb 01       	movw	r24, r22
    283c:	80 95       	com	r24
    283e:	84 23       	and	r24, r20
    2840:	f1 cf       	rjmp	.-30     	; 0x2824 <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    2842:	26 b1       	in	r18, 0x06	; 6
    2844:	30 e0       	ldi	r19, 0x00	; 0
    2846:	08 2e       	mov	r0, r24
    2848:	02 c0       	rjmp	.+4      	; 0x284e <nrk_gpio_toggle+0xc0>
    284a:	35 95       	asr	r19
    284c:	27 95       	ror	r18
    284e:	0a 94       	dec	r0
    2850:	e2 f7       	brpl	.-8      	; 0x284a <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    2852:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    2854:	20 fd       	sbrc	r18, 0
    2856:	0b c0       	rjmp	.+22     	; 0x286e <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    2858:	21 e0       	ldi	r18, 0x01	; 1
    285a:	30 e0       	ldi	r19, 0x00	; 0
    285c:	b9 01       	movw	r22, r18
    285e:	02 c0       	rjmp	.+4      	; 0x2864 <nrk_gpio_toggle+0xd6>
    2860:	66 0f       	add	r22, r22
    2862:	77 1f       	adc	r23, r23
    2864:	8a 95       	dec	r24
    2866:	e2 f7       	brpl	.-8      	; 0x2860 <nrk_gpio_toggle+0xd2>
    2868:	cb 01       	movw	r24, r22
    286a:	84 2b       	or	r24, r20
    286c:	0b c0       	rjmp	.+22     	; 0x2884 <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    286e:	21 e0       	ldi	r18, 0x01	; 1
    2870:	30 e0       	ldi	r19, 0x00	; 0
    2872:	b9 01       	movw	r22, r18
    2874:	02 c0       	rjmp	.+4      	; 0x287a <nrk_gpio_toggle+0xec>
    2876:	66 0f       	add	r22, r22
    2878:	77 1f       	adc	r23, r23
    287a:	8a 95       	dec	r24
    287c:	e2 f7       	brpl	.-8      	; 0x2876 <nrk_gpio_toggle+0xe8>
    287e:	cb 01       	movw	r24, r22
    2880:	80 95       	com	r24
    2882:	84 23       	and	r24, r20
    2884:	88 b9       	out	0x08, r24	; 8
    2886:	cf cf       	rjmp	.-98     	; 0x2826 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    2888:	29 b1       	in	r18, 0x09	; 9
    288a:	30 e0       	ldi	r19, 0x00	; 0
    288c:	08 2e       	mov	r0, r24
    288e:	02 c0       	rjmp	.+4      	; 0x2894 <nrk_gpio_toggle+0x106>
    2890:	35 95       	asr	r19
    2892:	27 95       	ror	r18
    2894:	0a 94       	dec	r0
    2896:	e2 f7       	brpl	.-8      	; 0x2890 <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    2898:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    289a:	20 fd       	sbrc	r18, 0
    289c:	0b c0       	rjmp	.+22     	; 0x28b4 <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    289e:	21 e0       	ldi	r18, 0x01	; 1
    28a0:	30 e0       	ldi	r19, 0x00	; 0
    28a2:	b9 01       	movw	r22, r18
    28a4:	02 c0       	rjmp	.+4      	; 0x28aa <nrk_gpio_toggle+0x11c>
    28a6:	66 0f       	add	r22, r22
    28a8:	77 1f       	adc	r23, r23
    28aa:	8a 95       	dec	r24
    28ac:	e2 f7       	brpl	.-8      	; 0x28a6 <nrk_gpio_toggle+0x118>
    28ae:	cb 01       	movw	r24, r22
    28b0:	84 2b       	or	r24, r20
    28b2:	0b c0       	rjmp	.+22     	; 0x28ca <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    28b4:	21 e0       	ldi	r18, 0x01	; 1
    28b6:	30 e0       	ldi	r19, 0x00	; 0
    28b8:	b9 01       	movw	r22, r18
    28ba:	02 c0       	rjmp	.+4      	; 0x28c0 <nrk_gpio_toggle+0x132>
    28bc:	66 0f       	add	r22, r22
    28be:	77 1f       	adc	r23, r23
    28c0:	8a 95       	dec	r24
    28c2:	e2 f7       	brpl	.-8      	; 0x28bc <nrk_gpio_toggle+0x12e>
    28c4:	cb 01       	movw	r24, r22
    28c6:	80 95       	com	r24
    28c8:	84 23       	and	r24, r20
    28ca:	8b b9       	out	0x0b, r24	; 11
    28cc:	ac cf       	rjmp	.-168    	; 0x2826 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    28ce:	2c b1       	in	r18, 0x0c	; 12
    28d0:	30 e0       	ldi	r19, 0x00	; 0
    28d2:	08 2e       	mov	r0, r24
    28d4:	02 c0       	rjmp	.+4      	; 0x28da <nrk_gpio_toggle+0x14c>
    28d6:	35 95       	asr	r19
    28d8:	27 95       	ror	r18
    28da:	0a 94       	dec	r0
    28dc:	e2 f7       	brpl	.-8      	; 0x28d6 <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    28de:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    28e0:	20 fd       	sbrc	r18, 0
    28e2:	0b c0       	rjmp	.+22     	; 0x28fa <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    28e4:	21 e0       	ldi	r18, 0x01	; 1
    28e6:	30 e0       	ldi	r19, 0x00	; 0
    28e8:	b9 01       	movw	r22, r18
    28ea:	02 c0       	rjmp	.+4      	; 0x28f0 <nrk_gpio_toggle+0x162>
    28ec:	66 0f       	add	r22, r22
    28ee:	77 1f       	adc	r23, r23
    28f0:	8a 95       	dec	r24
    28f2:	e2 f7       	brpl	.-8      	; 0x28ec <nrk_gpio_toggle+0x15e>
    28f4:	cb 01       	movw	r24, r22
    28f6:	84 2b       	or	r24, r20
    28f8:	0b c0       	rjmp	.+22     	; 0x2910 <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    28fa:	21 e0       	ldi	r18, 0x01	; 1
    28fc:	30 e0       	ldi	r19, 0x00	; 0
    28fe:	b9 01       	movw	r22, r18
    2900:	02 c0       	rjmp	.+4      	; 0x2906 <nrk_gpio_toggle+0x178>
    2902:	66 0f       	add	r22, r22
    2904:	77 1f       	adc	r23, r23
    2906:	8a 95       	dec	r24
    2908:	e2 f7       	brpl	.-8      	; 0x2902 <nrk_gpio_toggle+0x174>
    290a:	cb 01       	movw	r24, r22
    290c:	80 95       	com	r24
    290e:	84 23       	and	r24, r20
    2910:	8e b9       	out	0x0e, r24	; 14
    2912:	89 cf       	rjmp	.-238    	; 0x2826 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    2914:	2f b1       	in	r18, 0x0f	; 15
    2916:	30 e0       	ldi	r19, 0x00	; 0
    2918:	08 2e       	mov	r0, r24
    291a:	02 c0       	rjmp	.+4      	; 0x2920 <nrk_gpio_toggle+0x192>
    291c:	35 95       	asr	r19
    291e:	27 95       	ror	r18
    2920:	0a 94       	dec	r0
    2922:	e2 f7       	brpl	.-8      	; 0x291c <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    2924:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    2926:	20 fd       	sbrc	r18, 0
    2928:	0b c0       	rjmp	.+22     	; 0x2940 <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    292a:	21 e0       	ldi	r18, 0x01	; 1
    292c:	30 e0       	ldi	r19, 0x00	; 0
    292e:	b9 01       	movw	r22, r18
    2930:	02 c0       	rjmp	.+4      	; 0x2936 <nrk_gpio_toggle+0x1a8>
    2932:	66 0f       	add	r22, r22
    2934:	77 1f       	adc	r23, r23
    2936:	8a 95       	dec	r24
    2938:	e2 f7       	brpl	.-8      	; 0x2932 <nrk_gpio_toggle+0x1a4>
    293a:	cb 01       	movw	r24, r22
    293c:	84 2b       	or	r24, r20
    293e:	0b c0       	rjmp	.+22     	; 0x2956 <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    2940:	21 e0       	ldi	r18, 0x01	; 1
    2942:	30 e0       	ldi	r19, 0x00	; 0
    2944:	b9 01       	movw	r22, r18
    2946:	02 c0       	rjmp	.+4      	; 0x294c <nrk_gpio_toggle+0x1be>
    2948:	66 0f       	add	r22, r22
    294a:	77 1f       	adc	r23, r23
    294c:	8a 95       	dec	r24
    294e:	e2 f7       	brpl	.-8      	; 0x2948 <nrk_gpio_toggle+0x1ba>
    2950:	cb 01       	movw	r24, r22
    2952:	80 95       	com	r24
    2954:	84 23       	and	r24, r20
    2956:	81 bb       	out	0x11, r24	; 17
    2958:	66 cf       	rjmp	.-308    	; 0x2826 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    295a:	22 b3       	in	r18, 0x12	; 18
    295c:	30 e0       	ldi	r19, 0x00	; 0
    295e:	08 2e       	mov	r0, r24
    2960:	02 c0       	rjmp	.+4      	; 0x2966 <nrk_gpio_toggle+0x1d8>
    2962:	35 95       	asr	r19
    2964:	27 95       	ror	r18
    2966:	0a 94       	dec	r0
    2968:	e2 f7       	brpl	.-8      	; 0x2962 <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    296a:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    296c:	20 fd       	sbrc	r18, 0
    296e:	0b c0       	rjmp	.+22     	; 0x2986 <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    2970:	21 e0       	ldi	r18, 0x01	; 1
    2972:	30 e0       	ldi	r19, 0x00	; 0
    2974:	b9 01       	movw	r22, r18
    2976:	02 c0       	rjmp	.+4      	; 0x297c <nrk_gpio_toggle+0x1ee>
    2978:	66 0f       	add	r22, r22
    297a:	77 1f       	adc	r23, r23
    297c:	8a 95       	dec	r24
    297e:	e2 f7       	brpl	.-8      	; 0x2978 <nrk_gpio_toggle+0x1ea>
    2980:	cb 01       	movw	r24, r22
    2982:	84 2b       	or	r24, r20
    2984:	0b c0       	rjmp	.+22     	; 0x299c <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    2986:	21 e0       	ldi	r18, 0x01	; 1
    2988:	30 e0       	ldi	r19, 0x00	; 0
    298a:	b9 01       	movw	r22, r18
    298c:	02 c0       	rjmp	.+4      	; 0x2992 <nrk_gpio_toggle+0x204>
    298e:	66 0f       	add	r22, r22
    2990:	77 1f       	adc	r23, r23
    2992:	8a 95       	dec	r24
    2994:	e2 f7       	brpl	.-8      	; 0x298e <nrk_gpio_toggle+0x200>
    2996:	cb 01       	movw	r24, r22
    2998:	80 95       	com	r24
    299a:	84 23       	and	r24, r20
    299c:	84 bb       	out	0x14, r24	; 20
    299e:	43 cf       	rjmp	.-378    	; 0x2826 <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    29a0:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    29a2:	08 95       	ret

000029a4 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    29a4:	8f 3f       	cpi	r24, 0xFF	; 255
    29a6:	09 f4       	brne	.+2      	; 0x29aa <nrk_gpio_direction+0x6>
    29a8:	d5 c0       	rjmp	.+426    	; 0x2b54 <nrk_gpio_direction+0x1b0>
    29aa:	e8 2f       	mov	r30, r24
    29ac:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    29ae:	4e 2f       	mov	r20, r30
    29b0:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    29b2:	61 11       	cpse	r22, r1
    29b4:	67 c0       	rjmp	.+206    	; 0x2a84 <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    29b6:	47 30       	cpi	r20, 0x07	; 7
    29b8:	51 05       	cpc	r21, r1
    29ba:	08 f0       	brcs	.+2      	; 0x29be <nrk_gpio_direction+0x1a>
    29bc:	cb c0       	rjmp	.+406    	; 0x2b54 <nrk_gpio_direction+0x1b0>
    29be:	fa 01       	movw	r30, r20
    29c0:	e4 55       	subi	r30, 0x54	; 84
    29c2:	ff 4f       	sbci	r31, 0xFF	; 255
    29c4:	86 95       	lsr	r24
    29c6:	86 95       	lsr	r24
    29c8:	86 95       	lsr	r24
    29ca:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    29ce:	41 b1       	in	r20, 0x01	; 1
    29d0:	21 e0       	ldi	r18, 0x01	; 1
    29d2:	30 e0       	ldi	r19, 0x00	; 0
    29d4:	b9 01       	movw	r22, r18
    29d6:	02 c0       	rjmp	.+4      	; 0x29dc <nrk_gpio_direction+0x38>
    29d8:	66 0f       	add	r22, r22
    29da:	77 1f       	adc	r23, r23
    29dc:	8a 95       	dec	r24
    29de:	e2 f7       	brpl	.-8      	; 0x29d8 <nrk_gpio_direction+0x34>
    29e0:	cb 01       	movw	r24, r22
    29e2:	80 95       	com	r24
    29e4:	84 23       	and	r24, r20
    29e6:	65 c0       	rjmp	.+202    	; 0x2ab2 <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    29e8:	44 b1       	in	r20, 0x04	; 4
    29ea:	21 e0       	ldi	r18, 0x01	; 1
    29ec:	30 e0       	ldi	r19, 0x00	; 0
    29ee:	b9 01       	movw	r22, r18
    29f0:	02 c0       	rjmp	.+4      	; 0x29f6 <nrk_gpio_direction+0x52>
    29f2:	66 0f       	add	r22, r22
    29f4:	77 1f       	adc	r23, r23
    29f6:	8a 95       	dec	r24
    29f8:	e2 f7       	brpl	.-8      	; 0x29f2 <nrk_gpio_direction+0x4e>
    29fa:	cb 01       	movw	r24, r22
    29fc:	80 95       	com	r24
    29fe:	84 23       	and	r24, r20
    2a00:	65 c0       	rjmp	.+202    	; 0x2acc <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    2a02:	47 b1       	in	r20, 0x07	; 7
    2a04:	21 e0       	ldi	r18, 0x01	; 1
    2a06:	30 e0       	ldi	r19, 0x00	; 0
    2a08:	b9 01       	movw	r22, r18
    2a0a:	02 c0       	rjmp	.+4      	; 0x2a10 <nrk_gpio_direction+0x6c>
    2a0c:	66 0f       	add	r22, r22
    2a0e:	77 1f       	adc	r23, r23
    2a10:	8a 95       	dec	r24
    2a12:	e2 f7       	brpl	.-8      	; 0x2a0c <nrk_gpio_direction+0x68>
    2a14:	cb 01       	movw	r24, r22
    2a16:	80 95       	com	r24
    2a18:	84 23       	and	r24, r20
    2a1a:	65 c0       	rjmp	.+202    	; 0x2ae6 <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    2a1c:	4a b1       	in	r20, 0x0a	; 10
    2a1e:	21 e0       	ldi	r18, 0x01	; 1
    2a20:	30 e0       	ldi	r19, 0x00	; 0
    2a22:	b9 01       	movw	r22, r18
    2a24:	02 c0       	rjmp	.+4      	; 0x2a2a <nrk_gpio_direction+0x86>
    2a26:	66 0f       	add	r22, r22
    2a28:	77 1f       	adc	r23, r23
    2a2a:	8a 95       	dec	r24
    2a2c:	e2 f7       	brpl	.-8      	; 0x2a26 <nrk_gpio_direction+0x82>
    2a2e:	cb 01       	movw	r24, r22
    2a30:	80 95       	com	r24
    2a32:	84 23       	and	r24, r20
    2a34:	65 c0       	rjmp	.+202    	; 0x2b00 <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    2a36:	4d b1       	in	r20, 0x0d	; 13
    2a38:	21 e0       	ldi	r18, 0x01	; 1
    2a3a:	30 e0       	ldi	r19, 0x00	; 0
    2a3c:	b9 01       	movw	r22, r18
    2a3e:	02 c0       	rjmp	.+4      	; 0x2a44 <nrk_gpio_direction+0xa0>
    2a40:	66 0f       	add	r22, r22
    2a42:	77 1f       	adc	r23, r23
    2a44:	8a 95       	dec	r24
    2a46:	e2 f7       	brpl	.-8      	; 0x2a40 <nrk_gpio_direction+0x9c>
    2a48:	cb 01       	movw	r24, r22
    2a4a:	80 95       	com	r24
    2a4c:	84 23       	and	r24, r20
    2a4e:	65 c0       	rjmp	.+202    	; 0x2b1a <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    2a50:	40 b3       	in	r20, 0x10	; 16
    2a52:	21 e0       	ldi	r18, 0x01	; 1
    2a54:	30 e0       	ldi	r19, 0x00	; 0
    2a56:	b9 01       	movw	r22, r18
    2a58:	02 c0       	rjmp	.+4      	; 0x2a5e <nrk_gpio_direction+0xba>
    2a5a:	66 0f       	add	r22, r22
    2a5c:	77 1f       	adc	r23, r23
    2a5e:	8a 95       	dec	r24
    2a60:	e2 f7       	brpl	.-8      	; 0x2a5a <nrk_gpio_direction+0xb6>
    2a62:	cb 01       	movw	r24, r22
    2a64:	80 95       	com	r24
    2a66:	84 23       	and	r24, r20
    2a68:	65 c0       	rjmp	.+202    	; 0x2b34 <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    2a6a:	43 b3       	in	r20, 0x13	; 19
    2a6c:	21 e0       	ldi	r18, 0x01	; 1
    2a6e:	30 e0       	ldi	r19, 0x00	; 0
    2a70:	b9 01       	movw	r22, r18
    2a72:	02 c0       	rjmp	.+4      	; 0x2a78 <nrk_gpio_direction+0xd4>
    2a74:	66 0f       	add	r22, r22
    2a76:	77 1f       	adc	r23, r23
    2a78:	8a 95       	dec	r24
    2a7a:	e2 f7       	brpl	.-8      	; 0x2a74 <nrk_gpio_direction+0xd0>
    2a7c:	cb 01       	movw	r24, r22
    2a7e:	80 95       	com	r24
    2a80:	84 23       	and	r24, r20
    2a82:	65 c0       	rjmp	.+202    	; 0x2b4e <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    2a84:	47 30       	cpi	r20, 0x07	; 7
    2a86:	51 05       	cpc	r21, r1
    2a88:	08 f0       	brcs	.+2      	; 0x2a8c <nrk_gpio_direction+0xe8>
    2a8a:	64 c0       	rjmp	.+200    	; 0x2b54 <nrk_gpio_direction+0x1b0>
    2a8c:	fa 01       	movw	r30, r20
    2a8e:	ed 54       	subi	r30, 0x4D	; 77
    2a90:	ff 4f       	sbci	r31, 0xFF	; 255
    2a92:	86 95       	lsr	r24
    2a94:	86 95       	lsr	r24
    2a96:	86 95       	lsr	r24
    2a98:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    2a9c:	41 b1       	in	r20, 0x01	; 1
    2a9e:	21 e0       	ldi	r18, 0x01	; 1
    2aa0:	30 e0       	ldi	r19, 0x00	; 0
    2aa2:	b9 01       	movw	r22, r18
    2aa4:	02 c0       	rjmp	.+4      	; 0x2aaa <nrk_gpio_direction+0x106>
    2aa6:	66 0f       	add	r22, r22
    2aa8:	77 1f       	adc	r23, r23
    2aaa:	8a 95       	dec	r24
    2aac:	e2 f7       	brpl	.-8      	; 0x2aa6 <nrk_gpio_direction+0x102>
    2aae:	cb 01       	movw	r24, r22
    2ab0:	84 2b       	or	r24, r20
    2ab2:	81 b9       	out	0x01, r24	; 1
    2ab4:	4d c0       	rjmp	.+154    	; 0x2b50 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    2ab6:	44 b1       	in	r20, 0x04	; 4
    2ab8:	21 e0       	ldi	r18, 0x01	; 1
    2aba:	30 e0       	ldi	r19, 0x00	; 0
    2abc:	b9 01       	movw	r22, r18
    2abe:	02 c0       	rjmp	.+4      	; 0x2ac4 <nrk_gpio_direction+0x120>
    2ac0:	66 0f       	add	r22, r22
    2ac2:	77 1f       	adc	r23, r23
    2ac4:	8a 95       	dec	r24
    2ac6:	e2 f7       	brpl	.-8      	; 0x2ac0 <nrk_gpio_direction+0x11c>
    2ac8:	cb 01       	movw	r24, r22
    2aca:	84 2b       	or	r24, r20
    2acc:	84 b9       	out	0x04, r24	; 4
    2ace:	40 c0       	rjmp	.+128    	; 0x2b50 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    2ad0:	47 b1       	in	r20, 0x07	; 7
    2ad2:	21 e0       	ldi	r18, 0x01	; 1
    2ad4:	30 e0       	ldi	r19, 0x00	; 0
    2ad6:	b9 01       	movw	r22, r18
    2ad8:	02 c0       	rjmp	.+4      	; 0x2ade <nrk_gpio_direction+0x13a>
    2ada:	66 0f       	add	r22, r22
    2adc:	77 1f       	adc	r23, r23
    2ade:	8a 95       	dec	r24
    2ae0:	e2 f7       	brpl	.-8      	; 0x2ada <nrk_gpio_direction+0x136>
    2ae2:	cb 01       	movw	r24, r22
    2ae4:	84 2b       	or	r24, r20
    2ae6:	87 b9       	out	0x07, r24	; 7
    2ae8:	33 c0       	rjmp	.+102    	; 0x2b50 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    2aea:	4a b1       	in	r20, 0x0a	; 10
    2aec:	21 e0       	ldi	r18, 0x01	; 1
    2aee:	30 e0       	ldi	r19, 0x00	; 0
    2af0:	b9 01       	movw	r22, r18
    2af2:	02 c0       	rjmp	.+4      	; 0x2af8 <nrk_gpio_direction+0x154>
    2af4:	66 0f       	add	r22, r22
    2af6:	77 1f       	adc	r23, r23
    2af8:	8a 95       	dec	r24
    2afa:	e2 f7       	brpl	.-8      	; 0x2af4 <nrk_gpio_direction+0x150>
    2afc:	cb 01       	movw	r24, r22
    2afe:	84 2b       	or	r24, r20
    2b00:	8a b9       	out	0x0a, r24	; 10
    2b02:	26 c0       	rjmp	.+76     	; 0x2b50 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    2b04:	4d b1       	in	r20, 0x0d	; 13
    2b06:	21 e0       	ldi	r18, 0x01	; 1
    2b08:	30 e0       	ldi	r19, 0x00	; 0
    2b0a:	b9 01       	movw	r22, r18
    2b0c:	02 c0       	rjmp	.+4      	; 0x2b12 <nrk_gpio_direction+0x16e>
    2b0e:	66 0f       	add	r22, r22
    2b10:	77 1f       	adc	r23, r23
    2b12:	8a 95       	dec	r24
    2b14:	e2 f7       	brpl	.-8      	; 0x2b0e <nrk_gpio_direction+0x16a>
    2b16:	cb 01       	movw	r24, r22
    2b18:	84 2b       	or	r24, r20
    2b1a:	8d b9       	out	0x0d, r24	; 13
    2b1c:	19 c0       	rjmp	.+50     	; 0x2b50 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    2b1e:	40 b3       	in	r20, 0x10	; 16
    2b20:	21 e0       	ldi	r18, 0x01	; 1
    2b22:	30 e0       	ldi	r19, 0x00	; 0
    2b24:	b9 01       	movw	r22, r18
    2b26:	02 c0       	rjmp	.+4      	; 0x2b2c <nrk_gpio_direction+0x188>
    2b28:	66 0f       	add	r22, r22
    2b2a:	77 1f       	adc	r23, r23
    2b2c:	8a 95       	dec	r24
    2b2e:	e2 f7       	brpl	.-8      	; 0x2b28 <nrk_gpio_direction+0x184>
    2b30:	cb 01       	movw	r24, r22
    2b32:	84 2b       	or	r24, r20
    2b34:	80 bb       	out	0x10, r24	; 16
    2b36:	0c c0       	rjmp	.+24     	; 0x2b50 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2b38:	43 b3       	in	r20, 0x13	; 19
    2b3a:	21 e0       	ldi	r18, 0x01	; 1
    2b3c:	30 e0       	ldi	r19, 0x00	; 0
    2b3e:	b9 01       	movw	r22, r18
    2b40:	02 c0       	rjmp	.+4      	; 0x2b46 <nrk_gpio_direction+0x1a2>
    2b42:	66 0f       	add	r22, r22
    2b44:	77 1f       	adc	r23, r23
    2b46:	8a 95       	dec	r24
    2b48:	e2 f7       	brpl	.-8      	; 0x2b42 <nrk_gpio_direction+0x19e>
    2b4a:	cb 01       	movw	r24, r22
    2b4c:	84 2b       	or	r24, r20
    2b4e:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    2b50:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2b52:	08 95       	ret
                        default: return -1;
    2b54:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    2b56:	08 95       	ret

00002b58 <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    2b58:	81 11       	cpse	r24, r1
    2b5a:	06 c0       	rjmp	.+12     	; 0x2b68 <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    2b5c:	80 b1       	in	r24, 0x00	; 0
    2b5e:	86 95       	lsr	r24
    2b60:	81 70       	andi	r24, 0x01	; 1
    2b62:	91 e0       	ldi	r25, 0x01	; 1
    2b64:	89 27       	eor	r24, r25
    2b66:	08 95       	ret
	} 
return -1;
    2b68:	8f ef       	ldi	r24, 0xFF	; 255
}
    2b6a:	08 95       	ret

00002b6c <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    2b6c:	00 97       	sbiw	r24, 0x00	; 0
    2b6e:	11 f4       	brne	.+4      	; 0x2b74 <nrk_led_toggle+0x8>
    2b70:	83 e2       	ldi	r24, 0x23	; 35
    2b72:	0d c0       	rjmp	.+26     	; 0x2b8e <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    2b74:	81 30       	cpi	r24, 0x01	; 1
    2b76:	91 05       	cpc	r25, r1
    2b78:	11 f4       	brne	.+4      	; 0x2b7e <nrk_led_toggle+0x12>
    2b7a:	8b e2       	ldi	r24, 0x2B	; 43
    2b7c:	08 c0       	rjmp	.+16     	; 0x2b8e <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    2b7e:	82 30       	cpi	r24, 0x02	; 2
    2b80:	91 05       	cpc	r25, r1
    2b82:	11 f4       	brne	.+4      	; 0x2b88 <nrk_led_toggle+0x1c>
    2b84:	83 e3       	ldi	r24, 0x33	; 51
    2b86:	03 c0       	rjmp	.+6      	; 0x2b8e <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    2b88:	03 97       	sbiw	r24, 0x03	; 3
    2b8a:	29 f4       	brne	.+10     	; 0x2b96 <nrk_led_toggle+0x2a>
    2b8c:	8b e3       	ldi	r24, 0x3B	; 59
    2b8e:	0e 94 c7 13 	call	0x278e	; 0x278e <nrk_gpio_toggle>
    2b92:	81 e0       	ldi	r24, 0x01	; 1
    2b94:	08 95       	ret
return -1;
    2b96:	8f ef       	ldi	r24, 0xFF	; 255
}
    2b98:	08 95       	ret

00002b9a <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    2b9a:	00 97       	sbiw	r24, 0x00	; 0
    2b9c:	11 f4       	brne	.+4      	; 0x2ba2 <nrk_led_clr+0x8>
    2b9e:	83 e2       	ldi	r24, 0x23	; 35
    2ba0:	0d c0       	rjmp	.+26     	; 0x2bbc <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    2ba2:	81 30       	cpi	r24, 0x01	; 1
    2ba4:	91 05       	cpc	r25, r1
    2ba6:	11 f4       	brne	.+4      	; 0x2bac <nrk_led_clr+0x12>
    2ba8:	8b e2       	ldi	r24, 0x2B	; 43
    2baa:	08 c0       	rjmp	.+16     	; 0x2bbc <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    2bac:	82 30       	cpi	r24, 0x02	; 2
    2bae:	91 05       	cpc	r25, r1
    2bb0:	11 f4       	brne	.+4      	; 0x2bb6 <nrk_led_clr+0x1c>
    2bb2:	83 e3       	ldi	r24, 0x33	; 51
    2bb4:	03 c0       	rjmp	.+6      	; 0x2bbc <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    2bb6:	03 97       	sbiw	r24, 0x03	; 3
    2bb8:	29 f4       	brne	.+10     	; 0x2bc4 <nrk_led_clr+0x2a>
    2bba:	8b e3       	ldi	r24, 0x3B	; 59
    2bbc:	0e 94 b4 12 	call	0x2568	; 0x2568 <nrk_gpio_set>
    2bc0:	81 e0       	ldi	r24, 0x01	; 1
    2bc2:	08 95       	ret
return -1;
    2bc4:	8f ef       	ldi	r24, 0xFF	; 255
}
    2bc6:	08 95       	ret

00002bc8 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    2bc8:	00 97       	sbiw	r24, 0x00	; 0
    2bca:	11 f4       	brne	.+4      	; 0x2bd0 <nrk_led_set+0x8>
    2bcc:	83 e2       	ldi	r24, 0x23	; 35
    2bce:	0d c0       	rjmp	.+26     	; 0x2bea <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    2bd0:	81 30       	cpi	r24, 0x01	; 1
    2bd2:	91 05       	cpc	r25, r1
    2bd4:	11 f4       	brne	.+4      	; 0x2bda <nrk_led_set+0x12>
    2bd6:	8b e2       	ldi	r24, 0x2B	; 43
    2bd8:	08 c0       	rjmp	.+16     	; 0x2bea <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    2bda:	82 30       	cpi	r24, 0x02	; 2
    2bdc:	91 05       	cpc	r25, r1
    2bde:	11 f4       	brne	.+4      	; 0x2be4 <nrk_led_set+0x1c>
    2be0:	83 e3       	ldi	r24, 0x33	; 51
    2be2:	03 c0       	rjmp	.+6      	; 0x2bea <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    2be4:	03 97       	sbiw	r24, 0x03	; 3
    2be6:	29 f4       	brne	.+10     	; 0x2bf2 <nrk_led_set+0x2a>
    2be8:	8b e3       	ldi	r24, 0x3B	; 59
    2bea:	0e 94 25 13 	call	0x264a	; 0x264a <nrk_gpio_clr>
    2bee:	81 e0       	ldi	r24, 0x01	; 1
    2bf0:	08 95       	ret
return -1;
    2bf2:	8f ef       	ldi	r24, 0xFF	; 255
}
    2bf4:	08 95       	ret

00002bf6 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    2bf6:	88 23       	and	r24, r24
    2bf8:	19 f0       	breq	.+6      	; 0x2c00 <nrk_gpio_pullups+0xa>
    2bfa:	85 b7       	in	r24, 0x35	; 53
    2bfc:	8f 7e       	andi	r24, 0xEF	; 239
    2bfe:	02 c0       	rjmp	.+4      	; 0x2c04 <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    2c00:	85 b7       	in	r24, 0x35	; 53
    2c02:	80 61       	ori	r24, 0x10	; 16
    2c04:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    2c06:	81 e0       	ldi	r24, 0x01	; 1
    2c08:	08 95       	ret

00002c0a <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    2c0a:	90 91 c8 00 	lds	r25, 0x00C8
    2c0e:	95 ff       	sbrs	r25, 5
    2c10:	fc cf       	rjmp	.-8      	; 0x2c0a <putc1>
    2c12:	80 93 ce 00 	sts	0x00CE, r24
    2c16:	08 95       	ret

00002c18 <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2c18:	90 93 c5 00 	sts	0x00C5, r25
    2c1c:	80 93 c4 00 	sts	0x00C4, r24
    2c20:	86 e0       	ldi	r24, 0x06	; 6
    2c22:	80 93 c2 00 	sts	0x00C2, r24
    2c26:	e1 ec       	ldi	r30, 0xC1	; 193
    2c28:	f0 e0       	ldi	r31, 0x00	; 0
    2c2a:	80 81       	ld	r24, Z
    2c2c:	8b 7f       	andi	r24, 0xFB	; 251
    2c2e:	80 83       	st	Z, r24
    2c30:	a0 ec       	ldi	r26, 0xC0	; 192
    2c32:	b0 e0       	ldi	r27, 0x00	; 0
    2c34:	8c 91       	ld	r24, X
    2c36:	82 60       	ori	r24, 0x02	; 2
    2c38:	8c 93       	st	X, r24
ENABLE_UART0();
    2c3a:	80 81       	ld	r24, Z
    2c3c:	88 61       	ori	r24, 0x18	; 24
    2c3e:	80 83       	st	Z, r24
    2c40:	08 95       	ret

00002c42 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2c42:	90 93 cd 00 	sts	0x00CD, r25
    2c46:	80 93 cc 00 	sts	0x00CC, r24
    2c4a:	86 e0       	ldi	r24, 0x06	; 6
    2c4c:	80 93 ca 00 	sts	0x00CA, r24
    2c50:	e9 ec       	ldi	r30, 0xC9	; 201
    2c52:	f0 e0       	ldi	r31, 0x00	; 0
    2c54:	80 81       	ld	r24, Z
    2c56:	8b 7f       	andi	r24, 0xFB	; 251
    2c58:	80 83       	st	Z, r24
    2c5a:	a8 ec       	ldi	r26, 0xC8	; 200
    2c5c:	b0 e0       	ldi	r27, 0x00	; 0
    2c5e:	8c 91       	ld	r24, X
    2c60:	82 60       	ori	r24, 0x02	; 2
    2c62:	8c 93       	st	X, r24
ENABLE_UART1();
    2c64:	80 81       	ld	r24, Z
    2c66:	88 61       	ori	r24, 0x18	; 24
    2c68:	80 83       	st	Z, r24
    2c6a:	08 95       	ret

00002c6c <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2c6c:	cf 93       	push	r28
    2c6e:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    2c70:	0e 94 0c 16 	call	0x2c18	; 0x2c18 <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    2c74:	6a e6       	ldi	r22, 0x6A	; 106
    2c76:	72 e1       	ldi	r23, 0x12	; 18
    2c78:	86 e7       	ldi	r24, 0x76	; 118
    2c7a:	92 e1       	ldi	r25, 0x12	; 18
    2c7c:	0e 94 4e 33 	call	0x669c	; 0x669c <fdevopen>
    2c80:	cd e7       	ldi	r28, 0x7D	; 125
    2c82:	da e0       	ldi	r29, 0x0A	; 10
    2c84:	9b 83       	std	Y+3, r25	; 0x03
    2c86:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    2c88:	6a e6       	ldi	r22, 0x6A	; 106
    2c8a:	72 e1       	ldi	r23, 0x12	; 18
    2c8c:	86 e7       	ldi	r24, 0x76	; 118
    2c8e:	92 e1       	ldi	r25, 0x12	; 18
    2c90:	0e 94 4e 33 	call	0x669c	; 0x669c <fdevopen>
    2c94:	99 83       	std	Y+1, r25	; 0x01
    2c96:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    2c98:	df 91       	pop	r29
    2c9a:	cf 91       	pop	r28
    2c9c:	08 95       	ret

00002c9e <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    2c9e:	80 91 c8 00 	lds	r24, 0x00C8
    2ca2:	87 ff       	sbrs	r24, 7
    2ca4:	fc cf       	rjmp	.-8      	; 0x2c9e <getc1>
    2ca6:	80 91 c8 00 	lds	r24, 0x00C8
    2caa:	8f 77       	andi	r24, 0x7F	; 127
    2cac:	80 93 c8 00 	sts	0x00C8, r24
    2cb0:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    2cb4:	08 95       	ret

00002cb6 <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    2cbe:	01 97       	sbiw	r24, 0x01	; 1
    2cc0:	d1 f7       	brne	.-12     	; 0x2cb6 <halWait>

} // halWait
    2cc2:	08 95       	ret

00002cc4 <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    2cc4:	0c 94 a9 34 	jmp	0x6952	; 0x6952 <__eerd_byte_m128rfa1>

00002cc8 <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    2cc8:	0e 94 b1 34 	call	0x6962	; 0x6962 <__eewr_byte_m128rfa1>
}
    2ccc:	08 95       	ret

00002cce <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2cce:	ef 92       	push	r14
    2cd0:	ff 92       	push	r15
    2cd2:	0f 93       	push	r16
    2cd4:	1f 93       	push	r17
    2cd6:	cf 93       	push	r28
    2cd8:	df 93       	push	r29
    2cda:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2cdc:	80 e0       	ldi	r24, 0x00	; 0
    2cde:	90 e0       	ldi	r25, 0x00	; 0
    2ce0:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2ce4:	18 2f       	mov	r17, r24
    2ce6:	f7 01       	movw	r30, r14
    2ce8:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2cea:	81 e0       	ldi	r24, 0x01	; 1
    2cec:	90 e0       	ldi	r25, 0x00	; 0
    2cee:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2cf2:	08 2f       	mov	r16, r24
    2cf4:	f7 01       	movw	r30, r14
    2cf6:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2cf8:	82 e0       	ldi	r24, 0x02	; 2
    2cfa:	90 e0       	ldi	r25, 0x00	; 0
    2cfc:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2d00:	d8 2f       	mov	r29, r24
    2d02:	f7 01       	movw	r30, r14
    2d04:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2d06:	83 e0       	ldi	r24, 0x03	; 3
    2d08:	90 e0       	ldi	r25, 0x00	; 0
    2d0a:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2d0e:	c8 2f       	mov	r28, r24
    2d10:	f7 01       	movw	r30, r14
    2d12:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2d14:	84 e0       	ldi	r24, 0x04	; 4
    2d16:	90 e0       	ldi	r25, 0x00	; 0
    2d18:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2d1c:	10 0f       	add	r17, r16
    2d1e:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    2d20:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    2d22:	8c 17       	cp	r24, r28
    2d24:	11 f0       	breq	.+4      	; 0x2d2a <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    2d26:	8f ef       	ldi	r24, 0xFF	; 255
    2d28:	01 c0       	rjmp	.+2      	; 0x2d2c <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    2d2a:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    2d2c:	df 91       	pop	r29
    2d2e:	cf 91       	pop	r28
    2d30:	1f 91       	pop	r17
    2d32:	0f 91       	pop	r16
    2d34:	ff 90       	pop	r15
    2d36:	ef 90       	pop	r14
    2d38:	08 95       	ret

00002d3a <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2d3a:	cf 93       	push	r28
    2d3c:	df 93       	push	r29
    2d3e:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2d40:	85 e0       	ldi	r24, 0x05	; 5
    2d42:	90 e0       	ldi	r25, 0x00	; 0
    2d44:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2d48:	88 83       	st	Y, r24
return NRK_OK;
}
    2d4a:	81 e0       	ldi	r24, 0x01	; 1
    2d4c:	df 91       	pop	r29
    2d4e:	cf 91       	pop	r28
    2d50:	08 95       	ret

00002d52 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2d52:	fc 01       	movw	r30, r24
    2d54:	60 81       	ld	r22, Z
    2d56:	86 e0       	ldi	r24, 0x06	; 6
    2d58:	90 e0       	ldi	r25, 0x00	; 0
    2d5a:	0e 94 b1 34 	call	0x6962	; 0x6962 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2d5e:	81 e0       	ldi	r24, 0x01	; 1
    2d60:	08 95       	ret

00002d62 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2d62:	cf 93       	push	r28
    2d64:	df 93       	push	r29
    2d66:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2d68:	86 e0       	ldi	r24, 0x06	; 6
    2d6a:	90 e0       	ldi	r25, 0x00	; 0
    2d6c:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2d70:	88 83       	st	Y, r24
  return NRK_OK;
}
    2d72:	81 e0       	ldi	r24, 0x01	; 1
    2d74:	df 91       	pop	r29
    2d76:	cf 91       	pop	r28
    2d78:	08 95       	ret

00002d7a <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2d7a:	0f 93       	push	r16
    2d7c:	1f 93       	push	r17
    2d7e:	cf 93       	push	r28
    2d80:	df 93       	push	r29
    2d82:	8c 01       	movw	r16, r24
    2d84:	c0 e0       	ldi	r28, 0x00	; 0
    2d86:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2d88:	ce 01       	movw	r24, r28
    2d8a:	08 96       	adiw	r24, 0x08	; 8
    2d8c:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2d90:	f8 01       	movw	r30, r16
    2d92:	81 93       	st	Z+, r24
    2d94:	8f 01       	movw	r16, r30
    2d96:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2d98:	c0 31       	cpi	r28, 0x10	; 16
    2d9a:	d1 05       	cpc	r29, r1
    2d9c:	a9 f7       	brne	.-22     	; 0x2d88 <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    2d9e:	81 e0       	ldi	r24, 0x01	; 1
    2da0:	df 91       	pop	r29
    2da2:	cf 91       	pop	r28
    2da4:	1f 91       	pop	r17
    2da6:	0f 91       	pop	r16
    2da8:	08 95       	ret

00002daa <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2daa:	0f 93       	push	r16
    2dac:	1f 93       	push	r17
    2dae:	cf 93       	push	r28
    2db0:	df 93       	push	r29
    2db2:	8c 01       	movw	r16, r24
    2db4:	c0 e0       	ldi	r28, 0x00	; 0
    2db6:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    2db8:	f8 01       	movw	r30, r16
    2dba:	61 91       	ld	r22, Z+
    2dbc:	8f 01       	movw	r16, r30
    2dbe:	ce 01       	movw	r24, r28
    2dc0:	08 96       	adiw	r24, 0x08	; 8
    2dc2:	0e 94 b1 34 	call	0x6962	; 0x6962 <__eewr_byte_m128rfa1>
    2dc6:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2dc8:	c0 31       	cpi	r28, 0x10	; 16
    2dca:	d1 05       	cpc	r29, r1
    2dcc:	a9 f7       	brne	.-22     	; 0x2db8 <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    2dce:	81 e0       	ldi	r24, 0x01	; 1
    2dd0:	df 91       	pop	r29
    2dd2:	cf 91       	pop	r28
    2dd4:	1f 91       	pop	r17
    2dd6:	0f 91       	pop	r16
    2dd8:	08 95       	ret

00002dda <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2dda:	cf 93       	push	r28
    2ddc:	df 93       	push	r29
    2dde:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2de0:	87 e0       	ldi	r24, 0x07	; 7
    2de2:	90 e0       	ldi	r25, 0x00	; 0
    2de4:	0e 94 a9 34 	call	0x6952	; 0x6952 <__eerd_byte_m128rfa1>
    2de8:	88 83       	st	Y, r24
  return NRK_OK;
}
    2dea:	81 e0       	ldi	r24, 0x01	; 1
    2dec:	df 91       	pop	r29
    2dee:	cf 91       	pop	r28
    2df0:	08 95       	ret

00002df2 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2df2:	fc 01       	movw	r30, r24
    2df4:	60 81       	ld	r22, Z
    2df6:	87 e0       	ldi	r24, 0x07	; 7
    2df8:	90 e0       	ldi	r25, 0x00	; 0
    2dfa:	0e 94 b1 34 	call	0x6962	; 0x6962 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2dfe:	81 e0       	ldi	r24, 0x01	; 1
    2e00:	08 95       	ret

00002e02 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2e02:	f8 94       	cli
    2e04:	08 95       	ret

00002e06 <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2e06:	78 94       	sei
    2e08:	08 95       	ret

00002e0a <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2e0a:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
while(1);
    2e0e:	ff cf       	rjmp	.-2      	; 0x2e0e <nrk_halt+0x4>

00002e10 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2e10:	cf 93       	push	r28
    2e12:	df 93       	push	r29
    2e14:	cd b7       	in	r28, 0x3d	; 61
    2e16:	de b7       	in	r29, 0x3e	; 62
    2e18:	a3 97       	sbiw	r28, 0x23	; 35
    2e1a:	0f b6       	in	r0, 0x3f	; 63
    2e1c:	f8 94       	cli
    2e1e:	de bf       	out	0x3e, r29	; 62
    2e20:	0f be       	out	0x3f, r0	; 63
    2e22:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2e24:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <nrk_signal_create>
    2e28:	80 93 17 0a 	sts	0x0A17, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2e2c:	8f 3f       	cpi	r24, 0xFF	; 255
    2e2e:	21 f4       	brne	.+8      	; 0x2e38 <nrk_init+0x28>
    2e30:	60 e0       	ldi	r22, 0x00	; 0
    2e32:	8e e0       	ldi	r24, 0x0E	; 14
    2e34:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2e38:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2e3c:	80 ff       	sbrs	r24, 0
    2e3e:	04 c0       	rjmp	.+8      	; 0x2e48 <nrk_init+0x38>
    2e40:	60 e0       	ldi	r22, 0x00	; 0
    2e42:	86 e0       	ldi	r24, 0x06	; 6
    2e44:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2e48:	0e 94 07 30 	call	0x600e	; 0x600e <nrk_watchdog_check>
    2e4c:	8f 3f       	cpi	r24, 0xFF	; 255
    2e4e:	31 f4       	brne	.+12     	; 0x2e5c <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    2e50:	0e 94 ea 2f 	call	0x5fd4	; 0x5fd4 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2e54:	60 e0       	ldi	r22, 0x00	; 0
    2e56:	80 e1       	ldi	r24, 0x10	; 16
    2e58:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2e5c:	0e 94 f8 2f 	call	0x5ff0	; 0x5ff0 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2e60:	10 92 1a 0a 	sts	0x0A1A, r1
    nrk_cur_task_TCB = NULL;
    2e64:	10 92 28 0a 	sts	0x0A28, r1
    2e68:	10 92 27 0a 	sts	0x0A27, r1
    
    nrk_high_ready_TCB = NULL;
    2e6c:	10 92 19 0a 	sts	0x0A19, r1
    2e70:	10 92 18 0a 	sts	0x0A18, r1
    nrk_high_ready_prio = 0; 
    2e74:	10 92 29 0a 	sts	0x0A29, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2e78:	0e 94 ca 18 	call	0x3194	; 0x3194 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2e7c:	10 92 26 0a 	sts	0x0A26, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2e80:	8f ef       	ldi	r24, 0xFF	; 255
    2e82:	80 93 13 0a 	sts	0x0A13, r24
    nrk_sem_list[i].value=-1;
    2e86:	80 93 15 0a 	sts	0x0A15, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2e8a:	80 93 14 0a 	sts	0x0A14, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2e8e:	93 e6       	ldi	r25, 0x63	; 99
    2e90:	90 93 6f 09 	sts	0x096F, r25
        nrk_task_TCB[i].task_ID = -1; 
    2e94:	80 93 6d 09 	sts	0x096D, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2e98:	90 93 9a 09 	sts	0x099A, r25
        nrk_task_TCB[i].task_ID = -1; 
    2e9c:	80 93 98 09 	sts	0x0998, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2ea0:	90 93 c5 09 	sts	0x09C5, r25
        nrk_task_TCB[i].task_ID = -1; 
    2ea4:	80 93 c3 09 	sts	0x09C3, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2ea8:	90 93 f0 09 	sts	0x09F0, r25
        nrk_task_TCB[i].task_ID = -1; 
    2eac:	80 93 ee 09 	sts	0x09EE, r24
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2eb0:	83 e6       	ldi	r24, 0x63	; 99
    2eb2:	9a e0       	ldi	r25, 0x0A	; 10
    2eb4:	28 e6       	ldi	r18, 0x68	; 104
    2eb6:	3a e0       	ldi	r19, 0x0A	; 10
    2eb8:	30 93 67 0a 	sts	0x0A67, r19
    2ebc:	20 93 66 0a 	sts	0x0A66, r18
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2ec0:	90 93 6a 0a 	sts	0x0A6A, r25
    2ec4:	80 93 69 0a 	sts	0x0A69, r24
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2ec8:	4d e6       	ldi	r20, 0x6D	; 109
    2eca:	5a e0       	ldi	r21, 0x0A	; 10
    2ecc:	50 93 6c 0a 	sts	0x0A6C, r21
    2ed0:	40 93 6b 0a 	sts	0x0A6B, r20
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2ed4:	30 93 6f 0a 	sts	0x0A6F, r19
    2ed8:	20 93 6e 0a 	sts	0x0A6E, r18
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2edc:	22 e7       	ldi	r18, 0x72	; 114
    2ede:	3a e0       	ldi	r19, 0x0A	; 10
    2ee0:	30 93 71 0a 	sts	0x0A71, r19
    2ee4:	20 93 70 0a 	sts	0x0A70, r18
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2ee8:	50 93 74 0a 	sts	0x0A74, r21
    2eec:	40 93 73 0a 	sts	0x0A73, r20
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2ef0:	47 e7       	ldi	r20, 0x77	; 119
    2ef2:	5a e0       	ldi	r21, 0x0A	; 10
    2ef4:	50 93 76 0a 	sts	0x0A76, r21
    2ef8:	40 93 75 0a 	sts	0x0A75, r20
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2efc:	30 93 79 0a 	sts	0x0A79, r19
    2f00:	20 93 78 0a 	sts	0x0A78, r18
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2f04:	10 92 65 0a 	sts	0x0A65, r1
    2f08:	10 92 64 0a 	sts	0x0A64, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2f0c:	10 92 7b 0a 	sts	0x0A7B, r1
    2f10:	10 92 7a 0a 	sts	0x0A7A, r1
	_head_node = NULL;
    2f14:	10 92 1d 0a 	sts	0x0A1D, r1
    2f18:	10 92 1c 0a 	sts	0x0A1C, r1
	_free_node = &_nrk_readyQ[0];
    2f1c:	90 93 64 09 	sts	0x0964, r25
    2f20:	80 93 63 09 	sts	0x0963, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2f24:	6d e0       	ldi	r22, 0x0D	; 13
    2f26:	78 e2       	ldi	r23, 0x28	; 40
    2f28:	ce 01       	movw	r24, r28
    2f2a:	01 96       	adiw	r24, 0x01	; 1
    2f2c:	0e 94 28 30 	call	0x6050	; 0x6050 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2f30:	40 e8       	ldi	r20, 0x80	; 128
    2f32:	50 e0       	ldi	r21, 0x00	; 0
    2f34:	68 ea       	ldi	r22, 0xA8	; 168
    2f36:	78 e0       	ldi	r23, 0x08	; 8
    2f38:	ce 01       	movw	r24, r28
    2f3a:	01 96       	adiw	r24, 0x01	; 1
    2f3c:	0e 94 2c 30 	call	0x6058	; 0x6058 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2f40:	85 e5       	ldi	r24, 0x55	; 85
    2f42:	80 93 a8 08 	sts	0x08A8, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2f46:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2f48:	1c 86       	std	Y+12, r1	; 0x0c
    2f4a:	1d 86       	std	Y+13, r1	; 0x0d
    2f4c:	1e 86       	std	Y+14, r1	; 0x0e
    2f4e:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2f50:	18 8a       	std	Y+16, r1	; 0x10
    2f52:	19 8a       	std	Y+17, r1	; 0x11
    2f54:	1a 8a       	std	Y+18, r1	; 0x12
    2f56:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2f58:	1c 8a       	std	Y+20, r1	; 0x14
    2f5a:	1d 8a       	std	Y+21, r1	; 0x15
    2f5c:	1e 8a       	std	Y+22, r1	; 0x16
    2f5e:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2f60:	18 8e       	std	Y+24, r1	; 0x18
    2f62:	19 8e       	std	Y+25, r1	; 0x19
    2f64:	1a 8e       	std	Y+26, r1	; 0x1a
    2f66:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2f68:	1c 8e       	std	Y+28, r1	; 0x1c
    2f6a:	1d 8e       	std	Y+29, r1	; 0x1d
    2f6c:	1e 8e       	std	Y+30, r1	; 0x1e
    2f6e:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2f70:	18 a2       	std	Y+32, r1	; 0x20
    2f72:	19 a2       	std	Y+33, r1	; 0x21
    2f74:	1a a2       	std	Y+34, r1	; 0x22
    2f76:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2f78:	81 e0       	ldi	r24, 0x01	; 1
    2f7a:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2f7c:	92 e0       	ldi	r25, 0x02	; 2
    2f7e:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2f80:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2f82:	ce 01       	movw	r24, r28
    2f84:	01 96       	adiw	r24, 0x01	; 1
    2f86:	0e 94 42 23 	call	0x4684	; 0x4684 <nrk_activate_task>
	
}
    2f8a:	a3 96       	adiw	r28, 0x23	; 35
    2f8c:	0f b6       	in	r0, 0x3f	; 63
    2f8e:	f8 94       	cli
    2f90:	de bf       	out	0x3e, r29	; 62
    2f92:	0f be       	out	0x3f, r0	; 63
    2f94:	cd bf       	out	0x3d, r28	; 61
    2f96:	df 91       	pop	r29
    2f98:	cf 91       	pop	r28
    2f9a:	08 95       	ret

00002f9c <nrk_start>:




void nrk_start (void)
{
    2f9c:	0d e6       	ldi	r16, 0x6D	; 109
    2f9e:	19 e0       	ldi	r17, 0x09	; 9
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2fa0:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2fa2:	f8 01       	movw	r30, r16
    2fa4:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    2fa6:	ff ef       	ldi	r31, 0xFF	; 255
    2fa8:	df 12       	cpse	r13, r31
    2faa:	22 c0       	rjmp	.+68     	; 0x2ff0 <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2fac:	cf 5f       	subi	r28, 0xFF	; 255
    2fae:	05 5d       	subi	r16, 0xD5	; 213
    2fb0:	1f 4f       	sbci	r17, 0xFF	; 255
    2fb2:	c4 30       	cpi	r28, 0x04	; 4
    2fb4:	b1 f7       	brne	.-20     	; 0x2fa2 <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2fb6:	0e 94 31 22 	call	0x4462	; 0x4462 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2fba:	2b e2       	ldi	r18, 0x2B	; 43
    2fbc:	82 02       	muls	r24, r18
    2fbe:	c0 01       	movw	r24, r0
    2fc0:	11 24       	eor	r1, r1
    2fc2:	fc 01       	movw	r30, r24
    2fc4:	eb 59       	subi	r30, 0x9B	; 155
    2fc6:	f6 4f       	sbci	r31, 0xF6	; 246
    2fc8:	82 85       	ldd	r24, Z+10	; 0x0a
    2fca:	80 93 29 0a 	sts	0x0A29, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2fce:	f0 93 28 0a 	sts	0x0A28, r31
    2fd2:	e0 93 27 0a 	sts	0x0A27, r30
    2fd6:	f0 93 19 0a 	sts	0x0A19, r31
    2fda:	e0 93 18 0a 	sts	0x0A18, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2fde:	80 93 1a 0a 	sts	0x0A1A, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2fe2:	0e 94 9e 30 	call	0x613c	; 0x613c <nrk_target_start>
    nrk_stack_pointer_init(); 
    2fe6:	0e 94 88 30 	call	0x6110	; 0x6110 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2fea:	0e 94 a2 30 	call	0x6144	; 0x6144 <nrk_start_high_ready_task>
    2fee:	16 c0       	rjmp	.+44     	; 0x301c <nrk_start+0x80>
    2ff0:	8d e6       	ldi	r24, 0x6D	; 109
    2ff2:	e8 2e       	mov	r14, r24
    2ff4:	89 e0       	ldi	r24, 0x09	; 9
    2ff6:	f8 2e       	mov	r15, r24
    2ff8:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2ffa:	cd 17       	cp	r28, r29
    2ffc:	41 f0       	breq	.+16     	; 0x300e <nrk_start+0x72>
    2ffe:	f7 01       	movw	r30, r14
    3000:	80 81       	ld	r24, Z
    3002:	d8 12       	cpse	r13, r24
    3004:	04 c0       	rjmp	.+8      	; 0x300e <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    3006:	6d 2d       	mov	r22, r13
    3008:	85 e0       	ldi	r24, 0x05	; 5
    300a:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    300e:	df 5f       	subi	r29, 0xFF	; 255
    3010:	fb e2       	ldi	r31, 0x2B	; 43
    3012:	ef 0e       	add	r14, r31
    3014:	f1 1c       	adc	r15, r1
    3016:	d4 30       	cpi	r29, 0x04	; 4
    3018:	81 f7       	brne	.-32     	; 0x2ffa <nrk_start+0x5e>
    301a:	c8 cf       	rjmp	.-112    	; 0x2fac <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    301c:	ff cf       	rjmp	.-2      	; 0x301c <nrk_start+0x80>

0000301e <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    301e:	cf 92       	push	r12
    3020:	df 92       	push	r13
    3022:	ef 92       	push	r14
    3024:	ff 92       	push	r15
    3026:	0f 93       	push	r16
    3028:	1f 93       	push	r17
    302a:	cf 93       	push	r28
    302c:	df 93       	push	r29
    302e:	ec 01       	movw	r28, r24
    3030:	8b 01       	movw	r16, r22
    3032:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    3034:	89 85       	ldd	r24, Y+9	; 0x09
    3036:	82 30       	cpi	r24, 0x02	; 2
    3038:	21 f0       	breq	.+8      	; 0x3042 <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    303a:	80 91 16 0a 	lds	r24, 0x0A16
    303e:	88 83       	st	Y, r24
    3040:	01 c0       	rjmp	.+2      	; 0x3044 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    3042:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    3044:	80 91 16 0a 	lds	r24, 0x0A16
    3048:	84 30       	cpi	r24, 0x04	; 4
    304a:	20 f0       	brcs	.+8      	; 0x3054 <nrk_TCB_init+0x36>
    304c:	60 e0       	ldi	r22, 0x00	; 0
    304e:	87 e0       	ldi	r24, 0x07	; 7
    3050:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    3054:	89 85       	ldd	r24, Y+9	; 0x09
    3056:	82 30       	cpi	r24, 0x02	; 2
    3058:	29 f0       	breq	.+10     	; 0x3064 <nrk_TCB_init+0x46>
    305a:	80 91 16 0a 	lds	r24, 0x0A16
    305e:	8f 5f       	subi	r24, 0xFF	; 255
    3060:	80 93 16 0a 	sts	0x0A16, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    3064:	80 91 16 0a 	lds	r24, 0x0A16
    3068:	81 11       	cpse	r24, r1
    306a:	03 c0       	rjmp	.+6      	; 0x3072 <nrk_TCB_init+0x54>
    306c:	81 e0       	ldi	r24, 0x01	; 1
    306e:	80 93 16 0a 	sts	0x0A16, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    3072:	38 81       	ld	r19, Y
    3074:	2b e2       	ldi	r18, 0x2B	; 43
    3076:	32 03       	mulsu	r19, r18
    3078:	f0 01       	movw	r30, r0
    307a:	11 24       	eor	r1, r1
    307c:	eb 59       	subi	r30, 0x9B	; 155
    307e:	f6 4f       	sbci	r31, 0xF6	; 246
    3080:	11 83       	std	Z+1, r17	; 0x01
    3082:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    3084:	88 85       	ldd	r24, Y+8	; 0x08
    3086:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    3088:	38 81       	ld	r19, Y
    308a:	32 03       	mulsu	r19, r18
    308c:	f0 01       	movw	r30, r0
    308e:	11 24       	eor	r1, r1
    3090:	eb 59       	subi	r30, 0x9B	; 155
    3092:	f6 4f       	sbci	r31, 0xF6	; 246
    3094:	83 e0       	ldi	r24, 0x03	; 3
    3096:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    3098:	38 81       	ld	r19, Y
    309a:	32 03       	mulsu	r19, r18
    309c:	f0 01       	movw	r30, r0
    309e:	11 24       	eor	r1, r1
    30a0:	eb 59       	subi	r30, 0x9B	; 155
    30a2:	f6 4f       	sbci	r31, 0xF6	; 246
    30a4:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    30a6:	08 81       	ld	r16, Y
    30a8:	02 03       	mulsu	r16, r18
    30aa:	80 01       	movw	r16, r0
    30ac:	11 24       	eor	r1, r1
    30ae:	0b 59       	subi	r16, 0x9B	; 155
    30b0:	16 4f       	sbci	r17, 0xF6	; 246
    30b2:	f8 01       	movw	r30, r16
    30b4:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    30b6:	ce 01       	movw	r24, r28
    30b8:	0b 96       	adiw	r24, 0x0b	; 11
    30ba:	0e 94 9f 27 	call	0x4f3e	; 0x4f3e <_nrk_time_to_ticks_long>
    30be:	f8 01       	movw	r30, r16
    30c0:	61 a3       	std	Z+33, r22	; 0x21
    30c2:	72 a3       	std	Z+34, r23	; 0x22
    30c4:	83 a3       	std	Z+35, r24	; 0x23
    30c6:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    30c8:	8b 85       	ldd	r24, Y+11	; 0x0b
    30ca:	9c 85       	ldd	r25, Y+12	; 0x0c
    30cc:	ad 85       	ldd	r26, Y+13	; 0x0d
    30ce:	be 85       	ldd	r27, Y+14	; 0x0e
    30d0:	88 33       	cpi	r24, 0x38	; 56
    30d2:	99 48       	sbci	r25, 0x89	; 137
    30d4:	a1 44       	sbci	r26, 0x41	; 65
    30d6:	b1 05       	cpc	r27, r1
    30d8:	20 f0       	brcs	.+8      	; 0x30e2 <nrk_TCB_init+0xc4>
    30da:	68 81       	ld	r22, Y
    30dc:	86 e1       	ldi	r24, 0x16	; 22
    30de:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    30e2:	c8 80       	ld	r12, Y
    30e4:	dd 24       	eor	r13, r13
    30e6:	c7 fc       	sbrc	r12, 7
    30e8:	d0 94       	com	r13
    30ea:	ce 01       	movw	r24, r28
    30ec:	4b 96       	adiw	r24, 0x1b	; 27
    30ee:	0e 94 9f 27 	call	0x4f3e	; 0x4f3e <_nrk_time_to_ticks_long>
    30f2:	1b e2       	ldi	r17, 0x2B	; 43
    30f4:	1c 9d       	mul	r17, r12
    30f6:	f0 01       	movw	r30, r0
    30f8:	1d 9d       	mul	r17, r13
    30fa:	f0 0d       	add	r31, r0
    30fc:	11 24       	eor	r1, r1
    30fe:	eb 59       	subi	r30, 0x9B	; 155
    3100:	f6 4f       	sbci	r31, 0xF6	; 246
    3102:	65 8b       	std	Z+21, r22	; 0x15
    3104:	76 8b       	std	Z+22, r23	; 0x16
    3106:	87 8b       	std	Z+23, r24	; 0x17
    3108:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    310a:	28 81       	ld	r18, Y
    310c:	21 03       	mulsu	r18, r17
    310e:	c0 01       	movw	r24, r0
    3110:	11 24       	eor	r1, r1
    3112:	9c 01       	movw	r18, r24
    3114:	2b 59       	subi	r18, 0x9B	; 155
    3116:	36 4f       	sbci	r19, 0xF6	; 246
    3118:	69 01       	movw	r12, r18
    311a:	f9 01       	movw	r30, r18
    311c:	45 89       	ldd	r20, Z+21	; 0x15
    311e:	56 89       	ldd	r21, Z+22	; 0x16
    3120:	67 89       	ldd	r22, Z+23	; 0x17
    3122:	70 8d       	ldd	r23, Z+24	; 0x18
    3124:	81 a1       	ldd	r24, Z+33	; 0x21
    3126:	92 a1       	ldd	r25, Z+34	; 0x22
    3128:	a3 a1       	ldd	r26, Z+35	; 0x23
    312a:	b4 a1       	ldd	r27, Z+36	; 0x24
    312c:	84 0f       	add	r24, r20
    312e:	95 1f       	adc	r25, r21
    3130:	a6 1f       	adc	r26, r22
    3132:	b7 1f       	adc	r27, r23
    3134:	81 8f       	std	Z+25, r24	; 0x19
    3136:	92 8f       	std	Z+26, r25	; 0x1a
    3138:	a3 8f       	std	Z+27, r26	; 0x1b
    313a:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    313c:	ce 01       	movw	r24, r28
    313e:	43 96       	adiw	r24, 0x13	; 19
    3140:	0e 94 9f 27 	call	0x4f3e	; 0x4f3e <_nrk_time_to_ticks_long>
    3144:	f6 01       	movw	r30, r12
    3146:	65 a3       	std	Z+37, r22	; 0x25
    3148:	76 a3       	std	Z+38, r23	; 0x26
    314a:	87 a3       	std	Z+39, r24	; 0x27
    314c:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    314e:	28 81       	ld	r18, Y
    3150:	21 03       	mulsu	r18, r17
    3152:	f0 01       	movw	r30, r0
    3154:	11 24       	eor	r1, r1
    3156:	eb 59       	subi	r30, 0x9B	; 155
    3158:	f6 4f       	sbci	r31, 0xF6	; 246
    315a:	85 a1       	ldd	r24, Z+37	; 0x25
    315c:	96 a1       	ldd	r25, Z+38	; 0x26
    315e:	a7 a1       	ldd	r26, Z+39	; 0x27
    3160:	b0 a5       	ldd	r27, Z+40	; 0x28
    3162:	85 8f       	std	Z+29, r24	; 0x1d
    3164:	96 8f       	std	Z+30, r25	; 0x1e
    3166:	a7 8f       	std	Z+31, r26	; 0x1f
    3168:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    316a:	81 e0       	ldi	r24, 0x01	; 1
    316c:	90 e0       	ldi	r25, 0x00	; 0
    316e:	92 a7       	std	Z+42, r25	; 0x2a
    3170:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    3172:	f3 82       	std	Z+3, r15	; 0x03
    3174:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    3176:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    3178:	df 91       	pop	r29
    317a:	cf 91       	pop	r28
    317c:	1f 91       	pop	r17
    317e:	0f 91       	pop	r16
    3180:	ff 90       	pop	r15
    3182:	ef 90       	pop	r14
    3184:	df 90       	pop	r13
    3186:	cf 90       	pop	r12
    3188:	08 95       	ret

0000318a <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    318a:	0c 94 27 28 	jmp	0x504e	; 0x504e <_nrk_scheduler>

0000318e <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    318e:	85 e6       	ldi	r24, 0x65	; 101
    3190:	90 e0       	ldi	r25, 0x00	; 0
    3192:	08 95       	ret

00003194 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    3194:	10 92 d6 06 	sts	0x06D6, r1
    3198:	10 92 d7 06 	sts	0x06D7, r1
    319c:	10 92 d8 06 	sts	0x06D8, r1
    31a0:	10 92 d9 06 	sts	0x06D9, r1
    _nrk_stats_sleep_time.nano_secs=0;
    31a4:	10 92 da 06 	sts	0x06DA, r1
    31a8:	10 92 db 06 	sts	0x06DB, r1
    31ac:	10 92 dc 06 	sts	0x06DC, r1
    31b0:	10 92 dd 06 	sts	0x06DD, r1
    31b4:	ef e0       	ldi	r30, 0x0F	; 15
    31b6:	f8 e0       	ldi	r31, 0x08	; 8
    31b8:	80 e0       	ldi	r24, 0x00	; 0
    31ba:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    31bc:	10 82       	st	Z, r1
    31be:	11 82       	std	Z+1, r1	; 0x01
    31c0:	12 82       	std	Z+2, r1	; 0x02
    31c2:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    31c4:	10 86       	std	Z+8, r1	; 0x08
    31c6:	11 86       	std	Z+9, r1	; 0x09
    31c8:	12 86       	std	Z+10, r1	; 0x0a
    31ca:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    31cc:	14 82       	std	Z+4, r1	; 0x04
    31ce:	15 82       	std	Z+5, r1	; 0x05
    31d0:	16 82       	std	Z+6, r1	; 0x06
    31d2:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    31d4:	14 86       	std	Z+12, r1	; 0x0c
    31d6:	15 86       	std	Z+13, r1	; 0x0d
    31d8:	16 86       	std	Z+14, r1	; 0x0e
    31da:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    31dc:	10 8a       	std	Z+16, r1	; 0x10
    31de:	11 8a       	std	Z+17, r1	; 0x11
    31e0:	12 8a       	std	Z+18, r1	; 0x12
    31e2:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    31e4:	10 8e       	std	Z+24, r1	; 0x18
    31e6:	11 8e       	std	Z+25, r1	; 0x19
    31e8:	12 8e       	std	Z+26, r1	; 0x1a
    31ea:	13 8e       	std	Z+27, r1	; 0x1b
    31ec:	dc 01       	movw	r26, r24
    31ee:	a1 5f       	subi	r26, 0xF1	; 241
    31f0:	b7 4f       	sbci	r27, 0xF7	; 247
        cur_task_stats[i].violations=0;
    31f2:	5c 96       	adiw	r26, 0x1c	; 28
    31f4:	1c 92       	st	X, r1
    31f6:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    31f8:	5d 96       	adiw	r26, 0x1d	; 29
    31fa:	1c 92       	st	X, r1
    31fc:	7e 96       	adiw	r30, 0x1e	; 30
    31fe:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    3200:	88 37       	cpi	r24, 0x78	; 120
    3202:	91 05       	cpc	r25, r1
    3204:	d9 f6       	brne	.-74     	; 0x31bc <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    3206:	08 95       	ret

00003208 <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    3208:	0f 93       	push	r16
    320a:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    320c:	e6 ed       	ldi	r30, 0xD6	; 214
    320e:	f6 e0       	ldi	r31, 0x06	; 6
    3210:	a8 2f       	mov	r26, r24
    3212:	b0 e0       	ldi	r27, 0x00	; 0
    3214:	23 eb       	ldi	r18, 0xB3	; 179
    3216:	36 ee       	ldi	r19, 0xE6	; 230
    3218:	4e e0       	ldi	r20, 0x0E	; 14
    321a:	50 e0       	ldi	r21, 0x00	; 0
    321c:	0e 94 67 32 	call	0x64ce	; 0x64ce <__muluhisi3>
    3220:	04 81       	ldd	r16, Z+4	; 0x04
    3222:	15 81       	ldd	r17, Z+5	; 0x05
    3224:	26 81       	ldd	r18, Z+6	; 0x06
    3226:	37 81       	ldd	r19, Z+7	; 0x07
    3228:	dc 01       	movw	r26, r24
    322a:	cb 01       	movw	r24, r22
    322c:	80 0f       	add	r24, r16
    322e:	91 1f       	adc	r25, r17
    3230:	a2 1f       	adc	r26, r18
    3232:	b3 1f       	adc	r27, r19
    3234:	84 83       	std	Z+4, r24	; 0x04
    3236:	95 83       	std	Z+5, r25	; 0x05
    3238:	a6 83       	std	Z+6, r26	; 0x06
    323a:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    323c:	cf 01       	movw	r24, r30
}
    323e:	1f 91       	pop	r17
    3240:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3242:	0c 94 6c 26 	jmp	0x4cd8	; 0x4cd8 <nrk_time_compact_nanos>

00003246 <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    3246:	e6 ed       	ldi	r30, 0xD6	; 214
    3248:	f6 e0       	ldi	r31, 0x06	; 6
    324a:	40 81       	ld	r20, Z
    324c:	51 81       	ldd	r21, Z+1	; 0x01
    324e:	62 81       	ldd	r22, Z+2	; 0x02
    3250:	73 81       	ldd	r23, Z+3	; 0x03
    3252:	dc 01       	movw	r26, r24
    3254:	4d 93       	st	X+, r20
    3256:	5d 93       	st	X+, r21
    3258:	6d 93       	st	X+, r22
    325a:	7c 93       	st	X, r23
    325c:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    325e:	44 81       	ldd	r20, Z+4	; 0x04
    3260:	55 81       	ldd	r21, Z+5	; 0x05
    3262:	66 81       	ldd	r22, Z+6	; 0x06
    3264:	77 81       	ldd	r23, Z+7	; 0x07
    3266:	fc 01       	movw	r30, r24
    3268:	44 83       	std	Z+4, r20	; 0x04
    326a:	55 83       	std	Z+5, r21	; 0x05
    326c:	66 83       	std	Z+6, r22	; 0x06
    326e:	77 83       	std	Z+7, r23	; 0x07
    3270:	08 95       	ret

00003272 <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    3272:	2e e1       	ldi	r18, 0x1E	; 30
    3274:	82 9f       	mul	r24, r18
    3276:	c0 01       	movw	r24, r0
    3278:	11 24       	eor	r1, r1
    327a:	fc 01       	movw	r30, r24
    327c:	e1 5f       	subi	r30, 0xF1	; 241
    327e:	f7 4f       	sbci	r31, 0xF7	; 247
    3280:	85 8d       	ldd	r24, Z+29	; 0x1d
    3282:	81 30       	cpi	r24, 0x01	; 1
    3284:	39 f0       	breq	.+14     	; 0x3294 <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    3286:	84 8d       	ldd	r24, Z+28	; 0x1c
    3288:	8f 5f       	subi	r24, 0xFF	; 255
    328a:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    328c:	8f 3f       	cpi	r24, 0xFF	; 255
    328e:	11 f4       	brne	.+4      	; 0x3294 <_nrk_stats_add_violation+0x22>
    3290:	81 e0       	ldi	r24, 0x01	; 1
    3292:	85 8f       	std	Z+29, r24	; 0x1d
    3294:	08 95       	ret

00003296 <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    3296:	2e e1       	ldi	r18, 0x1E	; 30
    3298:	82 9f       	mul	r24, r18
    329a:	c0 01       	movw	r24, r0
    329c:	11 24       	eor	r1, r1
    329e:	fc 01       	movw	r30, r24
    32a0:	e1 5f       	subi	r30, 0xF1	; 241
    32a2:	f7 4f       	sbci	r31, 0xF7	; 247
    32a4:	85 8d       	ldd	r24, Z+29	; 0x1d
    32a6:	81 30       	cpi	r24, 0x01	; 1
    32a8:	b1 f0       	breq	.+44     	; 0x32d6 <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    32aa:	14 8a       	std	Z+20, r1	; 0x14
    32ac:	15 8a       	std	Z+21, r1	; 0x15
    32ae:	16 8a       	std	Z+22, r1	; 0x16
    32b0:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    32b2:	80 89       	ldd	r24, Z+16	; 0x10
    32b4:	91 89       	ldd	r25, Z+17	; 0x11
    32b6:	a2 89       	ldd	r26, Z+18	; 0x12
    32b8:	b3 89       	ldd	r27, Z+19	; 0x13
    32ba:	01 96       	adiw	r24, 0x01	; 1
    32bc:	a1 1d       	adc	r26, r1
    32be:	b1 1d       	adc	r27, r1
    32c0:	80 8b       	std	Z+16, r24	; 0x10
    32c2:	91 8b       	std	Z+17, r25	; 0x11
    32c4:	a2 8b       	std	Z+18, r26	; 0x12
    32c6:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    32c8:	8e 3f       	cpi	r24, 0xFE	; 254
    32ca:	9f 4f       	sbci	r25, 0xFF	; 255
    32cc:	af 4f       	sbci	r26, 0xFF	; 255
    32ce:	bf 4f       	sbci	r27, 0xFF	; 255
    32d0:	11 f4       	brne	.+4      	; 0x32d6 <_nrk_stats_task_start+0x40>
    32d2:	81 e0       	ldi	r24, 0x01	; 1
    32d4:	85 8f       	std	Z+29, r24	; 0x1d
    32d6:	08 95       	ret

000032d8 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    32d8:	0f 93       	push	r16
    32da:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    32dc:	2e e1       	ldi	r18, 0x1E	; 30
    32de:	82 9f       	mul	r24, r18
    32e0:	c0 01       	movw	r24, r0
    32e2:	11 24       	eor	r1, r1
    32e4:	fc 01       	movw	r30, r24
    32e6:	e1 5f       	subi	r30, 0xF1	; 241
    32e8:	f7 4f       	sbci	r31, 0xF7	; 247
    32ea:	85 8d       	ldd	r24, Z+29	; 0x1d
    32ec:	81 30       	cpi	r24, 0x01	; 1
    32ee:	71 f1       	breq	.+92     	; 0x334c <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    32f0:	80 8d       	ldd	r24, Z+24	; 0x18
    32f2:	91 8d       	ldd	r25, Z+25	; 0x19
    32f4:	a2 8d       	ldd	r26, Z+26	; 0x1a
    32f6:	b3 8d       	ldd	r27, Z+27	; 0x1b
    32f8:	01 96       	adiw	r24, 0x01	; 1
    32fa:	a1 1d       	adc	r26, r1
    32fc:	b1 1d       	adc	r27, r1
    32fe:	80 8f       	std	Z+24, r24	; 0x18
    3300:	91 8f       	std	Z+25, r25	; 0x19
    3302:	a2 8f       	std	Z+26, r26	; 0x1a
    3304:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    3306:	46 2f       	mov	r20, r22
    3308:	50 e0       	ldi	r21, 0x00	; 0
    330a:	60 e0       	ldi	r22, 0x00	; 0
    330c:	70 e0       	ldi	r23, 0x00	; 0
    330e:	04 89       	ldd	r16, Z+20	; 0x14
    3310:	15 89       	ldd	r17, Z+21	; 0x15
    3312:	26 89       	ldd	r18, Z+22	; 0x16
    3314:	37 89       	ldd	r19, Z+23	; 0x17
    3316:	04 0f       	add	r16, r20
    3318:	15 1f       	adc	r17, r21
    331a:	26 1f       	adc	r18, r22
    331c:	37 1f       	adc	r19, r23
    331e:	04 8b       	std	Z+20, r16	; 0x14
    3320:	15 8b       	std	Z+21, r17	; 0x15
    3322:	26 8b       	std	Z+22, r18	; 0x16
    3324:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    3326:	00 81       	ld	r16, Z
    3328:	11 81       	ldd	r17, Z+1	; 0x01
    332a:	22 81       	ldd	r18, Z+2	; 0x02
    332c:	33 81       	ldd	r19, Z+3	; 0x03
    332e:	40 0f       	add	r20, r16
    3330:	51 1f       	adc	r21, r17
    3332:	62 1f       	adc	r22, r18
    3334:	73 1f       	adc	r23, r19
    3336:	40 83       	st	Z, r20
    3338:	51 83       	std	Z+1, r21	; 0x01
    333a:	62 83       	std	Z+2, r22	; 0x02
    333c:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    333e:	8e 3f       	cpi	r24, 0xFE	; 254
    3340:	9f 4f       	sbci	r25, 0xFF	; 255
    3342:	af 4f       	sbci	r26, 0xFF	; 255
    3344:	bf 4f       	sbci	r27, 0xFF	; 255
    3346:	11 f4       	brne	.+4      	; 0x334c <_nrk_stats_task_preempted+0x74>
    3348:	81 e0       	ldi	r24, 0x01	; 1
    334a:	85 8f       	std	Z+29, r24	; 0x1d
}
    334c:	1f 91       	pop	r17
    334e:	0f 91       	pop	r16
    3350:	08 95       	ret

00003352 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    3352:	cf 92       	push	r12
    3354:	df 92       	push	r13
    3356:	ef 92       	push	r14
    3358:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    335a:	28 2f       	mov	r18, r24
    335c:	30 e0       	ldi	r19, 0x00	; 0
    335e:	9e e1       	ldi	r25, 0x1E	; 30
    3360:	89 9f       	mul	r24, r25
    3362:	f0 01       	movw	r30, r0
    3364:	11 24       	eor	r1, r1
    3366:	e1 5f       	subi	r30, 0xF1	; 241
    3368:	f7 4f       	sbci	r31, 0xF7	; 247
    336a:	85 8d       	ldd	r24, Z+29	; 0x1d
    336c:	81 30       	cpi	r24, 0x01	; 1
    336e:	09 f4       	brne	.+2      	; 0x3372 <_nrk_stats_task_suspend+0x20>
    3370:	4b c0       	rjmp	.+150    	; 0x3408 <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    3372:	46 2f       	mov	r20, r22
    3374:	50 e0       	ldi	r21, 0x00	; 0
    3376:	60 e0       	ldi	r22, 0x00	; 0
    3378:	70 e0       	ldi	r23, 0x00	; 0
    337a:	84 89       	ldd	r24, Z+20	; 0x14
    337c:	95 89       	ldd	r25, Z+21	; 0x15
    337e:	a6 89       	ldd	r26, Z+22	; 0x16
    3380:	b7 89       	ldd	r27, Z+23	; 0x17
    3382:	84 0f       	add	r24, r20
    3384:	95 1f       	adc	r25, r21
    3386:	a6 1f       	adc	r26, r22
    3388:	b7 1f       	adc	r27, r23
    338a:	84 87       	std	Z+12, r24	; 0x0c
    338c:	95 87       	std	Z+13, r25	; 0x0d
    338e:	a6 87       	std	Z+14, r26	; 0x0e
    3390:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    3392:	c0 80       	ld	r12, Z
    3394:	d1 80       	ldd	r13, Z+1	; 0x01
    3396:	e2 80       	ldd	r14, Z+2	; 0x02
    3398:	f3 80       	ldd	r15, Z+3	; 0x03
    339a:	4c 0d       	add	r20, r12
    339c:	5d 1d       	adc	r21, r13
    339e:	6e 1d       	adc	r22, r14
    33a0:	7f 1d       	adc	r23, r15
    33a2:	40 83       	st	Z, r20
    33a4:	51 83       	std	Z+1, r21	; 0x01
    33a6:	62 83       	std	Z+2, r22	; 0x02
    33a8:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    33aa:	44 81       	ldd	r20, Z+4	; 0x04
    33ac:	55 81       	ldd	r21, Z+5	; 0x05
    33ae:	66 81       	ldd	r22, Z+6	; 0x06
    33b0:	77 81       	ldd	r23, Z+7	; 0x07
    33b2:	41 15       	cp	r20, r1
    33b4:	51 05       	cpc	r21, r1
    33b6:	61 05       	cpc	r22, r1
    33b8:	71 05       	cpc	r23, r1
    33ba:	29 f0       	breq	.+10     	; 0x33c6 <_nrk_stats_task_suspend+0x74>
    33bc:	84 17       	cp	r24, r20
    33be:	95 07       	cpc	r25, r21
    33c0:	a6 07       	cpc	r26, r22
    33c2:	b7 07       	cpc	r27, r23
    33c4:	60 f4       	brcc	.+24     	; 0x33de <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    33c6:	4e e1       	ldi	r20, 0x1E	; 30
    33c8:	42 9f       	mul	r20, r18
    33ca:	f0 01       	movw	r30, r0
    33cc:	43 9f       	mul	r20, r19
    33ce:	f0 0d       	add	r31, r0
    33d0:	11 24       	eor	r1, r1
    33d2:	e1 5f       	subi	r30, 0xF1	; 241
    33d4:	f7 4f       	sbci	r31, 0xF7	; 247
    33d6:	84 83       	std	Z+4, r24	; 0x04
    33d8:	95 83       	std	Z+5, r25	; 0x05
    33da:	a6 83       	std	Z+6, r26	; 0x06
    33dc:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    33de:	4e e1       	ldi	r20, 0x1E	; 30
    33e0:	42 9f       	mul	r20, r18
    33e2:	f0 01       	movw	r30, r0
    33e4:	43 9f       	mul	r20, r19
    33e6:	f0 0d       	add	r31, r0
    33e8:	11 24       	eor	r1, r1
    33ea:	e1 5f       	subi	r30, 0xF1	; 241
    33ec:	f7 4f       	sbci	r31, 0xF7	; 247
    33ee:	40 85       	ldd	r20, Z+8	; 0x08
    33f0:	51 85       	ldd	r21, Z+9	; 0x09
    33f2:	62 85       	ldd	r22, Z+10	; 0x0a
    33f4:	73 85       	ldd	r23, Z+11	; 0x0b
    33f6:	48 17       	cp	r20, r24
    33f8:	59 07       	cpc	r21, r25
    33fa:	6a 07       	cpc	r22, r26
    33fc:	7b 07       	cpc	r23, r27
    33fe:	20 f4       	brcc	.+8      	; 0x3408 <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3400:	80 87       	std	Z+8, r24	; 0x08
    3402:	91 87       	std	Z+9, r25	; 0x09
    3404:	a2 87       	std	Z+10, r26	; 0x0a
    3406:	b3 87       	std	Z+11, r27	; 0x0b

}
    3408:	ff 90       	pop	r15
    340a:	ef 90       	pop	r14
    340c:	df 90       	pop	r13
    340e:	cf 90       	pop	r12
    3410:	08 95       	ret

00003412 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    3412:	8f 92       	push	r8
    3414:	9f 92       	push	r9
    3416:	af 92       	push	r10
    3418:	bf 92       	push	r11
    341a:	cf 92       	push	r12
    341c:	df 92       	push	r13
    341e:	ef 92       	push	r14
    3420:	ff 92       	push	r15
    3422:	0f 93       	push	r16
    3424:	1f 93       	push	r17
    3426:	cf 93       	push	r28
    3428:	df 93       	push	r29
    342a:	cd b7       	in	r28, 0x3d	; 61
    342c:	de b7       	in	r29, 0x3e	; 62
    342e:	28 97       	sbiw	r28, 0x08	; 8
    3430:	0f b6       	in	r0, 0x3f	; 63
    3432:	f8 94       	cli
    3434:	de bf       	out	0x3e, r29	; 62
    3436:	0f be       	out	0x3f, r0	; 63
    3438:	cd bf       	out	0x3d, r28	; 61
    343a:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    343c:	8f e7       	ldi	r24, 0x7F	; 127
    343e:	93 e0       	ldi	r25, 0x03	; 3
    3440:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    printf( "%d",pid );
    3444:	a1 2e       	mov	r10, r17
    3446:	b1 2c       	mov	r11, r1
    3448:	1f 92       	push	r1
    344a:	1f 93       	push	r17
    344c:	83 e2       	ldi	r24, 0x23	; 35
    344e:	93 e0       	ldi	r25, 0x03	; 3
    3450:	9f 93       	push	r25
    3452:	8f 93       	push	r24
    3454:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    3458:	0f 90       	pop	r0
    345a:	0f 90       	pop	r0
    345c:	0f 90       	pop	r0
    345e:	0f 90       	pop	r0
    3460:	11 11       	cpse	r17, r1
    3462:	52 c0       	rjmp	.+164    	; 0x3508 <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    3464:	84 e6       	ldi	r24, 0x64	; 100
    3466:	93 e0       	ldi	r25, 0x03	; 3
    3468:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
        nrk_time_get(&t);
    346c:	ce 01       	movw	r24, r28
    346e:	01 96       	adiw	r24, 0x01	; 1
    3470:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3474:	6d 81       	ldd	r22, Y+5	; 0x05
    3476:	7e 81       	ldd	r23, Y+6	; 0x06
    3478:	8f 81       	ldd	r24, Y+7	; 0x07
    347a:	98 85       	ldd	r25, Y+8	; 0x08
    347c:	e0 e4       	ldi	r30, 0x40	; 64
    347e:	ce 2e       	mov	r12, r30
    3480:	e2 e4       	ldi	r30, 0x42	; 66
    3482:	de 2e       	mov	r13, r30
    3484:	ef e0       	ldi	r30, 0x0F	; 15
    3486:	ee 2e       	mov	r14, r30
    3488:	f1 2c       	mov	r15, r1
    348a:	a7 01       	movw	r20, r14
    348c:	96 01       	movw	r18, r12
    348e:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    3492:	5f 93       	push	r21
    3494:	4f 93       	push	r20
    3496:	3f 93       	push	r19
    3498:	2f 93       	push	r18
    349a:	8c 81       	ldd	r24, Y+4	; 0x04
    349c:	8f 93       	push	r24
    349e:	8b 81       	ldd	r24, Y+3	; 0x03
    34a0:	8f 93       	push	r24
    34a2:	8a 81       	ldd	r24, Y+2	; 0x02
    34a4:	8f 93       	push	r24
    34a6:	89 81       	ldd	r24, Y+1	; 0x01
    34a8:	8f 93       	push	r24
    34aa:	06 e2       	ldi	r16, 0x26	; 38
    34ac:	13 e0       	ldi	r17, 0x03	; 3
    34ae:	1f 93       	push	r17
    34b0:	0f 93       	push	r16
    34b2:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    34b6:	83 e4       	ldi	r24, 0x43	; 67
    34b8:	93 e0       	ldi	r25, 0x03	; 3
    34ba:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    34be:	60 91 da 06 	lds	r22, 0x06DA
    34c2:	70 91 db 06 	lds	r23, 0x06DB
    34c6:	80 91 dc 06 	lds	r24, 0x06DC
    34ca:	90 91 dd 06 	lds	r25, 0x06DD
    34ce:	a7 01       	movw	r20, r14
    34d0:	96 01       	movw	r18, r12
    34d2:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    34d6:	5f 93       	push	r21
    34d8:	4f 93       	push	r20
    34da:	3f 93       	push	r19
    34dc:	2f 93       	push	r18
    34de:	80 91 d9 06 	lds	r24, 0x06D9
    34e2:	8f 93       	push	r24
    34e4:	80 91 d8 06 	lds	r24, 0x06D8
    34e8:	8f 93       	push	r24
    34ea:	80 91 d7 06 	lds	r24, 0x06D7
    34ee:	8f 93       	push	r24
    34f0:	80 91 d6 06 	lds	r24, 0x06D6
    34f4:	8f 93       	push	r24
    34f6:	1f 93       	push	r17
    34f8:	0f 93       	push	r16
    34fa:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    34fe:	0f b6       	in	r0, 0x3f	; 63
    3500:	f8 94       	cli
    3502:	de bf       	out	0x3e, r29	; 62
    3504:	0f be       	out	0x3f, r0	; 63
    3506:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    3508:	82 e3       	ldi	r24, 0x32	; 50
    350a:	93 e0       	ldi	r25, 0x03	; 3
    350c:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3510:	8e e1       	ldi	r24, 0x1E	; 30
    3512:	8a 9d       	mul	r24, r10
    3514:	80 01       	movw	r16, r0
    3516:	8b 9d       	mul	r24, r11
    3518:	10 0d       	add	r17, r0
    351a:	11 24       	eor	r1, r1
    351c:	01 5f       	subi	r16, 0xF1	; 241
    351e:	17 4f       	sbci	r17, 0xF7	; 247
    3520:	f8 01       	movw	r30, r16
    3522:	60 81       	ld	r22, Z
    3524:	71 81       	ldd	r23, Z+1	; 0x01
    3526:	82 81       	ldd	r24, Z+2	; 0x02
    3528:	93 81       	ldd	r25, Z+3	; 0x03
    352a:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <_nrk_ticks_to_time>
    352e:	29 83       	std	Y+1, r18	; 0x01
    3530:	3a 83       	std	Y+2, r19	; 0x02
    3532:	4b 83       	std	Y+3, r20	; 0x03
    3534:	5c 83       	std	Y+4, r21	; 0x04
    3536:	6d 83       	std	Y+5, r22	; 0x05
    3538:	7e 83       	std	Y+6, r23	; 0x06
    353a:	8f 83       	std	Y+7, r24	; 0x07
    353c:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    353e:	6d 81       	ldd	r22, Y+5	; 0x05
    3540:	7e 81       	ldd	r23, Y+6	; 0x06
    3542:	8f 81       	ldd	r24, Y+7	; 0x07
    3544:	98 85       	ldd	r25, Y+8	; 0x08
    3546:	20 e4       	ldi	r18, 0x40	; 64
    3548:	82 2e       	mov	r8, r18
    354a:	22 e4       	ldi	r18, 0x42	; 66
    354c:	92 2e       	mov	r9, r18
    354e:	2f e0       	ldi	r18, 0x0F	; 15
    3550:	a2 2e       	mov	r10, r18
    3552:	b1 2c       	mov	r11, r1
    3554:	a5 01       	movw	r20, r10
    3556:	94 01       	movw	r18, r8
    3558:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    355c:	5f 93       	push	r21
    355e:	4f 93       	push	r20
    3560:	3f 93       	push	r19
    3562:	2f 93       	push	r18
    3564:	8c 81       	ldd	r24, Y+4	; 0x04
    3566:	8f 93       	push	r24
    3568:	8b 81       	ldd	r24, Y+3	; 0x03
    356a:	8f 93       	push	r24
    356c:	8a 81       	ldd	r24, Y+2	; 0x02
    356e:	8f 93       	push	r24
    3570:	89 81       	ldd	r24, Y+1	; 0x01
    3572:	8f 93       	push	r24
    3574:	36 e2       	ldi	r19, 0x26	; 38
    3576:	e3 2e       	mov	r14, r19
    3578:	33 e0       	ldi	r19, 0x03	; 3
    357a:	f3 2e       	mov	r15, r19
    357c:	ff 92       	push	r15
    357e:	ef 92       	push	r14
    3580:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3584:	87 e1       	ldi	r24, 0x17	; 23
    3586:	93 e0       	ldi	r25, 0x03	; 3
    3588:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    358c:	f8 01       	movw	r30, r16
    358e:	64 81       	ldd	r22, Z+4	; 0x04
    3590:	75 81       	ldd	r23, Z+5	; 0x05
    3592:	86 81       	ldd	r24, Z+6	; 0x06
    3594:	97 81       	ldd	r25, Z+7	; 0x07
    3596:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <_nrk_ticks_to_time>
    359a:	29 83       	std	Y+1, r18	; 0x01
    359c:	3a 83       	std	Y+2, r19	; 0x02
    359e:	4b 83       	std	Y+3, r20	; 0x03
    35a0:	5c 83       	std	Y+4, r21	; 0x04
    35a2:	6d 83       	std	Y+5, r22	; 0x05
    35a4:	7e 83       	std	Y+6, r23	; 0x06
    35a6:	8f 83       	std	Y+7, r24	; 0x07
    35a8:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    35aa:	6d 81       	ldd	r22, Y+5	; 0x05
    35ac:	7e 81       	ldd	r23, Y+6	; 0x06
    35ae:	8f 81       	ldd	r24, Y+7	; 0x07
    35b0:	98 85       	ldd	r25, Y+8	; 0x08
    35b2:	a5 01       	movw	r20, r10
    35b4:	94 01       	movw	r18, r8
    35b6:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    35ba:	5f 93       	push	r21
    35bc:	4f 93       	push	r20
    35be:	3f 93       	push	r19
    35c0:	2f 93       	push	r18
    35c2:	8c 81       	ldd	r24, Y+4	; 0x04
    35c4:	8f 93       	push	r24
    35c6:	8b 81       	ldd	r24, Y+3	; 0x03
    35c8:	8f 93       	push	r24
    35ca:	8a 81       	ldd	r24, Y+2	; 0x02
    35cc:	8f 93       	push	r24
    35ce:	89 81       	ldd	r24, Y+1	; 0x01
    35d0:	8f 93       	push	r24
    35d2:	46 e3       	ldi	r20, 0x36	; 54
    35d4:	c4 2e       	mov	r12, r20
    35d6:	43 e0       	ldi	r20, 0x03	; 3
    35d8:	d4 2e       	mov	r13, r20
    35da:	df 92       	push	r13
    35dc:	cf 92       	push	r12
    35de:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    35e2:	f8 01       	movw	r30, r16
    35e4:	64 85       	ldd	r22, Z+12	; 0x0c
    35e6:	75 85       	ldd	r23, Z+13	; 0x0d
    35e8:	86 85       	ldd	r24, Z+14	; 0x0e
    35ea:	97 85       	ldd	r25, Z+15	; 0x0f
    35ec:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <_nrk_ticks_to_time>
    35f0:	29 83       	std	Y+1, r18	; 0x01
    35f2:	3a 83       	std	Y+2, r19	; 0x02
    35f4:	4b 83       	std	Y+3, r20	; 0x03
    35f6:	5c 83       	std	Y+4, r21	; 0x04
    35f8:	6d 83       	std	Y+5, r22	; 0x05
    35fa:	7e 83       	std	Y+6, r23	; 0x06
    35fc:	8f 83       	std	Y+7, r24	; 0x07
    35fe:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3600:	6d 81       	ldd	r22, Y+5	; 0x05
    3602:	7e 81       	ldd	r23, Y+6	; 0x06
    3604:	8f 81       	ldd	r24, Y+7	; 0x07
    3606:	98 85       	ldd	r25, Y+8	; 0x08
    3608:	a5 01       	movw	r20, r10
    360a:	94 01       	movw	r18, r8
    360c:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    3610:	5f 93       	push	r21
    3612:	4f 93       	push	r20
    3614:	3f 93       	push	r19
    3616:	2f 93       	push	r18
    3618:	8c 81       	ldd	r24, Y+4	; 0x04
    361a:	8f 93       	push	r24
    361c:	8b 81       	ldd	r24, Y+3	; 0x03
    361e:	8f 93       	push	r24
    3620:	8a 81       	ldd	r24, Y+2	; 0x02
    3622:	8f 93       	push	r24
    3624:	89 81       	ldd	r24, Y+1	; 0x01
    3626:	8f 93       	push	r24
    3628:	df 92       	push	r13
    362a:	cf 92       	push	r12
    362c:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    3630:	f8 01       	movw	r30, r16
    3632:	60 85       	ldd	r22, Z+8	; 0x08
    3634:	71 85       	ldd	r23, Z+9	; 0x09
    3636:	82 85       	ldd	r24, Z+10	; 0x0a
    3638:	93 85       	ldd	r25, Z+11	; 0x0b
    363a:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <_nrk_ticks_to_time>
    363e:	29 83       	std	Y+1, r18	; 0x01
    3640:	3a 83       	std	Y+2, r19	; 0x02
    3642:	4b 83       	std	Y+3, r20	; 0x03
    3644:	5c 83       	std	Y+4, r21	; 0x04
    3646:	6d 83       	std	Y+5, r22	; 0x05
    3648:	7e 83       	std	Y+6, r23	; 0x06
    364a:	8f 83       	std	Y+7, r24	; 0x07
    364c:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    364e:	6d 81       	ldd	r22, Y+5	; 0x05
    3650:	7e 81       	ldd	r23, Y+6	; 0x06
    3652:	8f 81       	ldd	r24, Y+7	; 0x07
    3654:	98 85       	ldd	r25, Y+8	; 0x08
    3656:	a5 01       	movw	r20, r10
    3658:	94 01       	movw	r18, r8
    365a:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    365e:	5f 93       	push	r21
    3660:	4f 93       	push	r20
    3662:	3f 93       	push	r19
    3664:	2f 93       	push	r18
    3666:	8c 81       	ldd	r24, Y+4	; 0x04
    3668:	8f 93       	push	r24
    366a:	8b 81       	ldd	r24, Y+3	; 0x03
    366c:	8f 93       	push	r24
    366e:	8a 81       	ldd	r24, Y+2	; 0x02
    3670:	8f 93       	push	r24
    3672:	89 81       	ldd	r24, Y+1	; 0x01
    3674:	8f 93       	push	r24
    3676:	ff 92       	push	r15
    3678:	ef 92       	push	r14
    367a:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    367e:	0f b6       	in	r0, 0x3f	; 63
    3680:	f8 94       	cli
    3682:	de bf       	out	0x3e, r29	; 62
    3684:	0f be       	out	0x3f, r0	; 63
    3686:	cd bf       	out	0x3d, r28	; 61
    3688:	87 e0       	ldi	r24, 0x07	; 7
    368a:	93 e0       	ldi	r25, 0x03	; 3
    368c:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3690:	f8 01       	movw	r30, r16
    3692:	70 96       	adiw	r30, 0x10	; 16
    3694:	83 81       	ldd	r24, Z+3	; 0x03
    3696:	8f 93       	push	r24
    3698:	82 81       	ldd	r24, Z+2	; 0x02
    369a:	8f 93       	push	r24
    369c:	81 81       	ldd	r24, Z+1	; 0x01
    369e:	8f 93       	push	r24
    36a0:	f8 01       	movw	r30, r16
    36a2:	80 89       	ldd	r24, Z+16	; 0x10
    36a4:	8f 93       	push	r24
    36a6:	58 e4       	ldi	r21, 0x48	; 72
    36a8:	e5 2e       	mov	r14, r21
    36aa:	53 e0       	ldi	r21, 0x03	; 3
    36ac:	f5 2e       	mov	r15, r21
    36ae:	ff 92       	push	r15
    36b0:	ef 92       	push	r14
    36b2:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    36b6:	84 ef       	ldi	r24, 0xF4	; 244
    36b8:	92 e0       	ldi	r25, 0x02	; 2
    36ba:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    36be:	f8 01       	movw	r30, r16
    36c0:	78 96       	adiw	r30, 0x18	; 24
    36c2:	83 81       	ldd	r24, Z+3	; 0x03
    36c4:	8f 93       	push	r24
    36c6:	82 81       	ldd	r24, Z+2	; 0x02
    36c8:	8f 93       	push	r24
    36ca:	81 81       	ldd	r24, Z+1	; 0x01
    36cc:	8f 93       	push	r24
    36ce:	f8 01       	movw	r30, r16
    36d0:	80 8d       	ldd	r24, Z+24	; 0x18
    36d2:	8f 93       	push	r24
    36d4:	ff 92       	push	r15
    36d6:	ef 92       	push	r14
    36d8:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    36dc:	8b ed       	ldi	r24, 0xDB	; 219
    36de:	92 e0       	ldi	r25, 0x02	; 2
    36e0:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    36e4:	f8 01       	movw	r30, r16
    36e6:	84 8d       	ldd	r24, Z+28	; 0x1c
    36e8:	1f 92       	push	r1
    36ea:	8f 93       	push	r24
    36ec:	6c e4       	ldi	r22, 0x4C	; 76
    36ee:	e6 2e       	mov	r14, r22
    36f0:	63 e0       	ldi	r22, 0x03	; 3
    36f2:	f6 2e       	mov	r15, r22
    36f4:	ff 92       	push	r15
    36f6:	ef 92       	push	r14
    36f8:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    36fc:	8e eb       	ldi	r24, 0xBE	; 190
    36fe:	92 e0       	ldi	r25, 0x02	; 2
    3700:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    3704:	f8 01       	movw	r30, r16
    3706:	85 8d       	ldd	r24, Z+29	; 0x1d
    3708:	1f 92       	push	r1
    370a:	8f 93       	push	r24
    370c:	ff 92       	push	r15
    370e:	ef 92       	push	r14
    3710:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    nrk_kprintf( PSTR("\r\n") );
    3714:	8b eb       	ldi	r24, 0xBB	; 187
    3716:	92 e0       	ldi	r25, 0x02	; 2
    3718:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
    371c:	0f b6       	in	r0, 0x3f	; 63
    371e:	f8 94       	cli
    3720:	de bf       	out	0x3e, r29	; 62
    3722:	0f be       	out	0x3f, r0	; 63
    3724:	cd bf       	out	0x3d, r28	; 61

}
    3726:	28 96       	adiw	r28, 0x08	; 8
    3728:	0f b6       	in	r0, 0x3f	; 63
    372a:	f8 94       	cli
    372c:	de bf       	out	0x3e, r29	; 62
    372e:	0f be       	out	0x3f, r0	; 63
    3730:	cd bf       	out	0x3d, r28	; 61
    3732:	df 91       	pop	r29
    3734:	cf 91       	pop	r28
    3736:	1f 91       	pop	r17
    3738:	0f 91       	pop	r16
    373a:	ff 90       	pop	r15
    373c:	ef 90       	pop	r14
    373e:	df 90       	pop	r13
    3740:	cf 90       	pop	r12
    3742:	bf 90       	pop	r11
    3744:	af 90       	pop	r10
    3746:	9f 90       	pop	r9
    3748:	8f 90       	pop	r8
    374a:	08 95       	ret

0000374c <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    374c:	8e e9       	ldi	r24, 0x9E	; 158
    374e:	92 e0       	ldi	r25, 0x02	; 2
    3750:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    3754:	80 e0       	ldi	r24, 0x00	; 0
    3756:	0e 94 09 1a 	call	0x3412	; 0x3412 <nrk_stats_display_pid>
    375a:	81 e0       	ldi	r24, 0x01	; 1
    375c:	0e 94 09 1a 	call	0x3412	; 0x3412 <nrk_stats_display_pid>
    3760:	82 e0       	ldi	r24, 0x02	; 2
    3762:	0e 94 09 1a 	call	0x3412	; 0x3412 <nrk_stats_display_pid>
    3766:	83 e0       	ldi	r24, 0x03	; 3
    3768:	0c 94 09 1a 	jmp	0x3412	; 0x3412 <nrk_stats_display_pid>

0000376c <nrk_stats_get>:
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    376c:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    376e:	84 30       	cpi	r24, 0x04	; 4
    3770:	08 f0       	brcs	.+2      	; 0x3774 <nrk_stats_get+0x8>
    3772:	54 c0       	rjmp	.+168    	; 0x381c <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    3774:	9e e1       	ldi	r25, 0x1E	; 30
    3776:	89 9f       	mul	r24, r25
    3778:	f0 01       	movw	r30, r0
    377a:	11 24       	eor	r1, r1
    377c:	e1 5f       	subi	r30, 0xF1	; 241
    377e:	f7 4f       	sbci	r31, 0xF7	; 247
    3780:	40 81       	ld	r20, Z
    3782:	51 81       	ldd	r21, Z+1	; 0x01
    3784:	62 81       	ldd	r22, Z+2	; 0x02
    3786:	73 81       	ldd	r23, Z+3	; 0x03
    3788:	4d 93       	st	X+, r20
    378a:	5d 93       	st	X+, r21
    378c:	6d 93       	st	X+, r22
    378e:	7c 93       	st	X, r23
    3790:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    3792:	44 81       	ldd	r20, Z+4	; 0x04
    3794:	55 81       	ldd	r21, Z+5	; 0x05
    3796:	66 81       	ldd	r22, Z+6	; 0x06
    3798:	77 81       	ldd	r23, Z+7	; 0x07
    379a:	14 96       	adiw	r26, 0x04	; 4
    379c:	4d 93       	st	X+, r20
    379e:	5d 93       	st	X+, r21
    37a0:	6d 93       	st	X+, r22
    37a2:	7c 93       	st	X, r23
    37a4:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    37a6:	40 85       	ldd	r20, Z+8	; 0x08
    37a8:	51 85       	ldd	r21, Z+9	; 0x09
    37aa:	62 85       	ldd	r22, Z+10	; 0x0a
    37ac:	73 85       	ldd	r23, Z+11	; 0x0b
    37ae:	18 96       	adiw	r26, 0x08	; 8
    37b0:	4d 93       	st	X+, r20
    37b2:	5d 93       	st	X+, r21
    37b4:	6d 93       	st	X+, r22
    37b6:	7c 93       	st	X, r23
    37b8:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    37ba:	44 85       	ldd	r20, Z+12	; 0x0c
    37bc:	55 85       	ldd	r21, Z+13	; 0x0d
    37be:	66 85       	ldd	r22, Z+14	; 0x0e
    37c0:	77 85       	ldd	r23, Z+15	; 0x0f
    37c2:	1c 96       	adiw	r26, 0x0c	; 12
    37c4:	4d 93       	st	X+, r20
    37c6:	5d 93       	st	X+, r21
    37c8:	6d 93       	st	X+, r22
    37ca:	7c 93       	st	X, r23
    37cc:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    37ce:	40 89       	ldd	r20, Z+16	; 0x10
    37d0:	51 89       	ldd	r21, Z+17	; 0x11
    37d2:	62 89       	ldd	r22, Z+18	; 0x12
    37d4:	73 89       	ldd	r23, Z+19	; 0x13
    37d6:	50 96       	adiw	r26, 0x10	; 16
    37d8:	4d 93       	st	X+, r20
    37da:	5d 93       	st	X+, r21
    37dc:	6d 93       	st	X+, r22
    37de:	7c 93       	st	X, r23
    37e0:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    37e2:	44 89       	ldd	r20, Z+20	; 0x14
    37e4:	55 89       	ldd	r21, Z+21	; 0x15
    37e6:	66 89       	ldd	r22, Z+22	; 0x16
    37e8:	77 89       	ldd	r23, Z+23	; 0x17
    37ea:	54 96       	adiw	r26, 0x14	; 20
    37ec:	4d 93       	st	X+, r20
    37ee:	5d 93       	st	X+, r21
    37f0:	6d 93       	st	X+, r22
    37f2:	7c 93       	st	X, r23
    37f4:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    37f6:	40 8d       	ldd	r20, Z+24	; 0x18
    37f8:	51 8d       	ldd	r21, Z+25	; 0x19
    37fa:	62 8d       	ldd	r22, Z+26	; 0x1a
    37fc:	73 8d       	ldd	r23, Z+27	; 0x1b
    37fe:	58 96       	adiw	r26, 0x18	; 24
    3800:	4d 93       	st	X+, r20
    3802:	5d 93       	st	X+, r21
    3804:	6d 93       	st	X+, r22
    3806:	7c 93       	st	X, r23
    3808:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    380a:	84 8d       	ldd	r24, Z+28	; 0x1c
    380c:	5c 96       	adiw	r26, 0x1c	; 28
    380e:	8c 93       	st	X, r24
    3810:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    3812:	85 8d       	ldd	r24, Z+29	; 0x1d
    3814:	5d 96       	adiw	r26, 0x1d	; 29
    3816:	8c 93       	st	X, r24

    return NRK_OK;
    3818:	81 e0       	ldi	r24, 0x01	; 1
    381a:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    381c:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    381e:	08 95       	ret

00003820 <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3820:	e0 91 27 0a 	lds	r30, 0x0A27
    3824:	f0 91 28 0a 	lds	r31, 0x0A28
    3828:	84 87       	std	Z+12, r24	; 0x0c
    382a:	08 95       	ret

0000382c <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    382c:	e0 91 27 0a 	lds	r30, 0x0A27
    3830:	f0 91 28 0a 	lds	r31, 0x0A28
}
    3834:	84 85       	ldd	r24, Z+12	; 0x0c
    3836:	08 95       	ret

00003838 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3838:	cf 93       	push	r28
    383a:	df 93       	push	r29
    383c:	d8 2f       	mov	r29, r24
    383e:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3840:	80 e0       	ldi	r24, 0x00	; 0
    3842:	92 e0       	ldi	r25, 0x02	; 2
    3844:	0e 94 62 16 	call	0x2cc4	; 0x2cc4 <nrk_eeprom_read_byte>
    error_cnt++;
    3848:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    384a:	8f 3f       	cpi	r24, 0xFF	; 255
    384c:	19 f0       	breq	.+6      	; 0x3854 <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    384e:	80 93 00 06 	sts	0x0600, r24
    3852:	02 c0       	rjmp	.+4      	; 0x3858 <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    3854:	10 92 00 06 	sts	0x0600, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3858:	20 91 00 06 	lds	r18, 0x0600
    385c:	36 e0       	ldi	r19, 0x06	; 6
    385e:	23 9f       	mul	r18, r19
    3860:	c0 01       	movw	r24, r0
    3862:	11 24       	eor	r1, r1
    3864:	6d 2f       	mov	r22, r29
    3866:	8f 5f       	subi	r24, 0xFF	; 255
    3868:	9d 4f       	sbci	r25, 0xFD	; 253
    386a:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    386e:	80 91 00 06 	lds	r24, 0x0600
    3872:	46 e0       	ldi	r20, 0x06	; 6
    3874:	84 9f       	mul	r24, r20
    3876:	c0 01       	movw	r24, r0
    3878:	11 24       	eor	r1, r1
    387a:	6c 2f       	mov	r22, r28
    387c:	8e 5f       	subi	r24, 0xFE	; 254
    387e:	9d 4f       	sbci	r25, 0xFD	; 253
    3880:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3884:	20 91 00 06 	lds	r18, 0x0600
    3888:	40 91 1e 0a 	lds	r20, 0x0A1E
    388c:	50 91 1f 0a 	lds	r21, 0x0A1F
    3890:	60 91 20 0a 	lds	r22, 0x0A20
    3894:	70 91 21 0a 	lds	r23, 0x0A21
    3898:	67 2f       	mov	r22, r23
    389a:	77 27       	eor	r23, r23
    389c:	88 27       	eor	r24, r24
    389e:	99 27       	eor	r25, r25
    38a0:	46 e0       	ldi	r20, 0x06	; 6
    38a2:	24 9f       	mul	r18, r20
    38a4:	90 01       	movw	r18, r0
    38a6:	11 24       	eor	r1, r1
    38a8:	c9 01       	movw	r24, r18
    38aa:	8d 5f       	subi	r24, 0xFD	; 253
    38ac:	9d 4f       	sbci	r25, 0xFD	; 253
    38ae:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    38b2:	20 91 00 06 	lds	r18, 0x0600
    38b6:	40 91 1e 0a 	lds	r20, 0x0A1E
    38ba:	50 91 1f 0a 	lds	r21, 0x0A1F
    38be:	60 91 20 0a 	lds	r22, 0x0A20
    38c2:	70 91 21 0a 	lds	r23, 0x0A21
    38c6:	88 27       	eor	r24, r24
    38c8:	99 27       	eor	r25, r25
    38ca:	46 e0       	ldi	r20, 0x06	; 6
    38cc:	24 9f       	mul	r18, r20
    38ce:	90 01       	movw	r18, r0
    38d0:	11 24       	eor	r1, r1
    38d2:	c9 01       	movw	r24, r18
    38d4:	8c 5f       	subi	r24, 0xFC	; 252
    38d6:	9d 4f       	sbci	r25, 0xFD	; 253
    38d8:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    38dc:	20 91 00 06 	lds	r18, 0x0600
    38e0:	40 91 1e 0a 	lds	r20, 0x0A1E
    38e4:	50 91 1f 0a 	lds	r21, 0x0A1F
    38e8:	60 91 20 0a 	lds	r22, 0x0A20
    38ec:	70 91 21 0a 	lds	r23, 0x0A21
    38f0:	99 27       	eor	r25, r25
    38f2:	87 2f       	mov	r24, r23
    38f4:	76 2f       	mov	r23, r22
    38f6:	65 2f       	mov	r22, r21
    38f8:	46 e0       	ldi	r20, 0x06	; 6
    38fa:	24 9f       	mul	r18, r20
    38fc:	90 01       	movw	r18, r0
    38fe:	11 24       	eor	r1, r1
    3900:	c9 01       	movw	r24, r18
    3902:	8b 5f       	subi	r24, 0xFB	; 251
    3904:	9d 4f       	sbci	r25, 0xFD	; 253
    3906:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    390a:	80 91 00 06 	lds	r24, 0x0600
    390e:	26 e0       	ldi	r18, 0x06	; 6
    3910:	82 9f       	mul	r24, r18
    3912:	c0 01       	movw	r24, r0
    3914:	11 24       	eor	r1, r1
    3916:	60 91 1e 0a 	lds	r22, 0x0A1E
    391a:	8a 5f       	subi	r24, 0xFA	; 250
    391c:	9d 4f       	sbci	r25, 0xFD	; 253
    391e:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3922:	60 91 00 06 	lds	r22, 0x0600
    3926:	80 e0       	ldi	r24, 0x00	; 0
    3928:	92 e0       	ldi	r25, 0x02	; 2
}
    392a:	df 91       	pop	r29
    392c:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    392e:	0c 94 64 16 	jmp	0x2cc8	; 0x2cc8 <nrk_eeprom_write_byte>

00003932 <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    3932:	fc 01       	movw	r30, r24
    if (error_num == 0)
    3934:	80 91 a5 08 	lds	r24, 0x08A5
    3938:	88 23       	and	r24, r24
    393a:	31 f0       	breq	.+12     	; 0x3948 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    393c:	db 01       	movw	r26, r22
    393e:	8c 93       	st	X, r24
    *task_id = error_task;
    3940:	80 91 a4 06 	lds	r24, 0x06A4
    3944:	80 83       	st	Z, r24
    return 1;
    3946:	81 e0       	ldi	r24, 0x01	; 1
}
    3948:	08 95       	ret

0000394a <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    394a:	80 91 a5 08 	lds	r24, 0x08A5
    394e:	88 23       	and	r24, r24
    3950:	09 f4       	brne	.+2      	; 0x3954 <nrk_error_print+0xa>
    3952:	83 c0       	rjmp	.+262    	; 0x3a5a <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3954:	86 eb       	ldi	r24, 0xB6	; 182
    3956:	95 e0       	ldi	r25, 0x05	; 5
    3958:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
        printf ("%d", error_task);
    395c:	80 91 a4 06 	lds	r24, 0x06A4
    3960:	1f 92       	push	r1
    3962:	8f 93       	push	r24
    3964:	83 e2       	ldi	r24, 0x23	; 35
    3966:	93 e0       	ldi	r25, 0x03	; 3
    3968:	9f 93       	push	r25
    396a:	8f 93       	push	r24
    396c:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
        nrk_kprintf (PSTR ("): "));
    3970:	82 eb       	ldi	r24, 0xB2	; 178
    3972:	95 e0       	ldi	r25, 0x05	; 5
    3974:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3978:	0f 90       	pop	r0
    397a:	0f 90       	pop	r0
    397c:	0f 90       	pop	r0
    397e:	0f 90       	pop	r0
    3980:	80 91 a5 08 	lds	r24, 0x08A5
    3984:	88 31       	cpi	r24, 0x18	; 24
    3986:	10 f0       	brcs	.+4      	; 0x398c <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    3988:	10 92 a5 08 	sts	0x08A5, r1
        switch (error_num)
    398c:	e0 91 a5 08 	lds	r30, 0x08A5
    3990:	8e 2f       	mov	r24, r30
    3992:	90 e0       	ldi	r25, 0x00	; 0
    3994:	fc 01       	movw	r30, r24
    3996:	31 97       	sbiw	r30, 0x01	; 1
    3998:	e6 31       	cpi	r30, 0x16	; 22
    399a:	f1 05       	cpc	r31, r1
    399c:	08 f0       	brcs	.+2      	; 0x39a0 <nrk_error_print+0x56>
    399e:	46 c0       	rjmp	.+140    	; 0x3a2c <nrk_error_print+0xe2>
    39a0:	e6 54       	subi	r30, 0x46	; 70
    39a2:	ff 4f       	sbci	r31, 0xFF	; 255
    39a4:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    39a8:	86 e7       	ldi	r24, 0x76	; 118
    39aa:	95 e0       	ldi	r25, 0x05	; 5
    39ac:	41 c0       	rjmp	.+130    	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    39ae:	8f e4       	ldi	r24, 0x4F	; 79
    39b0:	95 e0       	ldi	r25, 0x05	; 5
    39b2:	3e c0       	rjmp	.+124    	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    39b4:	8b e3       	ldi	r24, 0x3B	; 59
    39b6:	95 e0       	ldi	r25, 0x05	; 5
    39b8:	3b c0       	rjmp	.+118    	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    39ba:	85 e2       	ldi	r24, 0x25	; 37
    39bc:	95 e0       	ldi	r25, 0x05	; 5
    39be:	38 c0       	rjmp	.+112    	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    39c0:	8a e0       	ldi	r24, 0x0A	; 10
    39c2:	95 e0       	ldi	r25, 0x05	; 5
    39c4:	35 c0       	rjmp	.+106    	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    39c6:	84 ef       	ldi	r24, 0xF4	; 244
    39c8:	94 e0       	ldi	r25, 0x04	; 4
    39ca:	32 c0       	rjmp	.+100    	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    39cc:	8c ed       	ldi	r24, 0xDC	; 220
    39ce:	94 e0       	ldi	r25, 0x04	; 4
    39d0:	2f c0       	rjmp	.+94     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    39d2:	89 ec       	ldi	r24, 0xC9	; 201
    39d4:	94 e0       	ldi	r25, 0x04	; 4
    39d6:	2c c0       	rjmp	.+88     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    39d8:	86 eb       	ldi	r24, 0xB6	; 182
    39da:	94 e0       	ldi	r25, 0x04	; 4
    39dc:	29 c0       	rjmp	.+82     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    39de:	88 e9       	ldi	r24, 0x98	; 152
    39e0:	94 e0       	ldi	r25, 0x04	; 4
    39e2:	26 c0       	rjmp	.+76     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    39e4:	83 e7       	ldi	r24, 0x73	; 115
    39e6:	94 e0       	ldi	r25, 0x04	; 4
    39e8:	23 c0       	rjmp	.+70     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    39ea:	87 e6       	ldi	r24, 0x67	; 103
    39ec:	94 e0       	ldi	r25, 0x04	; 4
    39ee:	20 c0       	rjmp	.+64     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    39f0:	8c e4       	ldi	r24, 0x4C	; 76
    39f2:	94 e0       	ldi	r25, 0x04	; 4
    39f4:	1d c0       	rjmp	.+58     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    39f6:	8d e3       	ldi	r24, 0x3D	; 61
    39f8:	94 e0       	ldi	r25, 0x04	; 4
    39fa:	1a c0       	rjmp	.+52     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    39fc:	89 e2       	ldi	r24, 0x29	; 41
    39fe:	94 e0       	ldi	r25, 0x04	; 4
    3a00:	17 c0       	rjmp	.+46     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3a02:	88 e1       	ldi	r24, 0x18	; 24
    3a04:	94 e0       	ldi	r25, 0x04	; 4
    3a06:	14 c0       	rjmp	.+40     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3a08:	84 e0       	ldi	r24, 0x04	; 4
    3a0a:	94 e0       	ldi	r25, 0x04	; 4
    3a0c:	11 c0       	rjmp	.+34     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3a0e:	84 ee       	ldi	r24, 0xE4	; 228
    3a10:	93 e0       	ldi	r25, 0x03	; 3
    3a12:	0e c0       	rjmp	.+28     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3a14:	8c ec       	ldi	r24, 0xCC	; 204
    3a16:	93 e0       	ldi	r25, 0x03	; 3
    3a18:	0b c0       	rjmp	.+22     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3a1a:	81 eb       	ldi	r24, 0xB1	; 177
    3a1c:	93 e0       	ldi	r25, 0x03	; 3
    3a1e:	08 c0       	rjmp	.+16     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3a20:	80 ea       	ldi	r24, 0xA0	; 160
    3a22:	93 e0       	ldi	r25, 0x03	; 3
    3a24:	05 c0       	rjmp	.+10     	; 0x3a30 <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3a26:	81 e9       	ldi	r24, 0x91	; 145
    3a28:	93 e0       	ldi	r25, 0x03	; 3
    3a2a:	02 c0       	rjmp	.+4      	; 0x3a30 <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3a2c:	8a e8       	ldi	r24, 0x8A	; 138
    3a2e:	93 e0       	ldi	r25, 0x03	; 3
    3a30:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
        }
        putchar ('\r');
    3a34:	60 91 7f 0a 	lds	r22, 0x0A7F
    3a38:	70 91 80 0a 	lds	r23, 0x0A80
    3a3c:	8d e0       	ldi	r24, 0x0D	; 13
    3a3e:	90 e0       	ldi	r25, 0x00	; 0
    3a40:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
        putchar ('\n');
    3a44:	60 91 7f 0a 	lds	r22, 0x0A7F
    3a48:	70 91 80 0a 	lds	r23, 0x0A80
    3a4c:	8a e0       	ldi	r24, 0x0A	; 10
    3a4e:	90 e0       	ldi	r25, 0x00	; 0
    3a50:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
}


#endif

    return error_num;
    3a54:	80 91 a5 08 	lds	r24, 0x08A5
    3a58:	08 95       	ret




    if (error_num == 0)
        return 0;
    3a5a:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    3a5c:	08 95       	ret

00003a5e <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    3a5e:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    3a60:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    3a64:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    3a66:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    3a68:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    3a6a:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    3a6c:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    3a6e:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    3a70:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    3a72:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    3a74:	10 92 9b 00 	sts	0x009B, r1
    3a78:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    3a7c:	10 92 99 00 	sts	0x0099, r1
    3a80:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    3a84:	10 92 95 00 	sts	0x0095, r1
    3a88:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    3a8c:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    3a90:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    3a94:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    3a96:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    3a9a:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    3a9e:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    3aa2:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    3aa6:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    3aaa:	e0 eb       	ldi	r30, 0xB0	; 176
    3aac:	f0 e0       	ldi	r31, 0x00	; 0
    3aae:	10 82       	st	Z, r1
        TCCR2A=0;
    3ab0:	10 82       	st	Z, r1
        TIFR2=0;
    3ab2:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    3ab4:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    3ab8:	8f ef       	ldi	r24, 0xFF	; 255
    3aba:	84 bf       	out	0x34, r24	; 52
    3abc:	08 95       	ret

00003abe <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    3abe:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    nrk_watchdog_disable();
    3ac2:	0e 94 ea 2f 	call	0x5fd4	; 0x5fd4 <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3ac6:	80 91 a5 08 	lds	r24, 0x08A5
    3aca:	80 31       	cpi	r24, 0x10	; 16
    3acc:	71 f0       	breq	.+28     	; 0x3aea <nrk_error_handle+0x2c>
    3ace:	83 51       	subi	r24, 0x13	; 19
    3ad0:	82 30       	cpi	r24, 0x02	; 2
    3ad2:	58 f0       	brcs	.+22     	; 0x3aea <nrk_error_handle+0x2c>
        {
	    clear_regs();
    3ad4:	0e 94 2f 1d 	call	0x3a5e	; 0x3a5e <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    3ad8:	82 ec       	ldi	r24, 0xC2	; 194
    3ada:	95 e0       	ldi	r25, 0x05	; 5
    3adc:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    3ae0:	0e 94 f8 2f 	call	0x5ff0	; 0x5ff0 <nrk_watchdog_enable>
            nrk_int_disable();
    3ae4:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    3ae8:	ff cf       	rjmp	.-2      	; 0x3ae8 <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3aea:	10 92 a5 08 	sts	0x08A5, r1
    3aee:	08 95       	ret

00003af0 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3af0:	80 93 a5 08 	sts	0x08A5, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3af4:	e0 91 27 0a 	lds	r30, 0x0A27
    3af8:	f0 91 28 0a 	lds	r31, 0x0A28
    3afc:	60 85       	ldd	r22, Z+8	; 0x08
    3afe:	60 93 a4 06 	sts	0x06A4, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3b02:	0e 94 1c 1c 	call	0x3838	; 0x3838 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3b06:	0e 94 a5 1c 	call	0x394a	; 0x394a <nrk_error_print>
#endif 

nrk_error_handle();
    3b0a:	0c 94 5f 1d 	jmp	0x3abe	; 0x3abe <nrk_error_handle>

00003b0e <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    3b0e:	80 93 a5 08 	sts	0x08A5, r24
    error_task = task;
    3b12:	60 93 a4 06 	sts	0x06A4, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3b16:	0e 94 1c 1c 	call	0x3838	; 0x3838 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3b1a:	0e 94 a5 1c 	call	0x394a	; 0x394a <nrk_error_print>
#endif 

nrk_error_handle();
    3b1e:	0c 94 5f 1d 	jmp	0x3abe	; 0x3abe <nrk_error_handle>

00003b22 <pause>:
    }

}

void pause()
{
    3b22:	cf 93       	push	r28
    3b24:	df 93       	push	r29
    3b26:	1f 92       	push	r1
    3b28:	cd b7       	in	r28, 0x3d	; 61
    3b2a:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b2c:	19 82       	std	Y+1, r1	; 0x01
    3b2e:	89 81       	ldd	r24, Y+1	; 0x01
    3b30:	84 36       	cpi	r24, 0x64	; 100
    3b32:	40 f4       	brcc	.+16     	; 0x3b44 <pause+0x22>
        nrk_spin_wait_us (2000);
    3b34:	80 ed       	ldi	r24, 0xD0	; 208
    3b36:	97 e0       	ldi	r25, 0x07	; 7
    3b38:	0e 94 26 2c 	call	0x584c	; 0x584c <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b3c:	89 81       	ldd	r24, Y+1	; 0x01
    3b3e:	8f 5f       	subi	r24, 0xFF	; 255
    3b40:	89 83       	std	Y+1, r24	; 0x01
    3b42:	f5 cf       	rjmp	.-22     	; 0x3b2e <pause+0xc>
        nrk_spin_wait_us (2000);
}
    3b44:	0f 90       	pop	r0
    3b46:	df 91       	pop	r29
    3b48:	cf 91       	pop	r28
    3b4a:	08 95       	ret

00003b4c <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3b4c:	81 e0       	ldi	r24, 0x01	; 1
    3b4e:	90 e0       	ldi	r25, 0x00	; 0
    3b50:	0e 94 e4 15 	call	0x2bc8	; 0x2bc8 <nrk_led_set>
    pause();
    3b54:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <pause>
    pause();
    3b58:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <pause>
    pause();
    3b5c:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <pause>
    nrk_led_clr(GREEN_LED);
    3b60:	81 e0       	ldi	r24, 0x01	; 1
    3b62:	90 e0       	ldi	r25, 0x00	; 0
    3b64:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
    pause();
    3b68:	0c 94 91 1d 	jmp	0x3b22	; 0x3b22 <pause>

00003b6c <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3b6c:	81 e0       	ldi	r24, 0x01	; 1
    3b6e:	90 e0       	ldi	r25, 0x00	; 0
    3b70:	0e 94 e4 15 	call	0x2bc8	; 0x2bc8 <nrk_led_set>
    pause();
    3b74:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <pause>
    nrk_led_clr(GREEN_LED);
    3b78:	81 e0       	ldi	r24, 0x01	; 1
    3b7a:	90 e0       	ldi	r25, 0x00	; 0
    3b7c:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
    pause();
    3b80:	0c 94 91 1d 	jmp	0x3b22	; 0x3b22 <pause>

00003b84 <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    3b84:	ff 92       	push	r15
    3b86:	0f 93       	push	r16
    3b88:	1f 93       	push	r17
    3b8a:	cf 93       	push	r28
    3b8c:	df 93       	push	r29
    3b8e:	00 d0       	rcall	.+0      	; 0x3b90 <blink_morse_code_error+0xc>
    3b90:	1f 92       	push	r1
    3b92:	cd b7       	in	r28, 0x3d	; 61
    3b94:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3b96:	1f 92       	push	r1
    3b98:	8f 93       	push	r24
    3b9a:	83 e2       	ldi	r24, 0x23	; 35
    3b9c:	93 e0       	ldi	r25, 0x03	; 3
    3b9e:	9f 93       	push	r25
    3ba0:	8f 93       	push	r24
    3ba2:	8e 01       	movw	r16, r28
    3ba4:	0f 5f       	subi	r16, 0xFF	; 255
    3ba6:	1f 4f       	sbci	r17, 0xFF	; 255
    3ba8:	1f 93       	push	r17
    3baa:	0f 93       	push	r16
    3bac:	0e 94 1b 34 	call	0x6836	; 0x6836 <sprintf>

    for(i=0; i<strlen(str); i++ )
    3bb0:	0f 90       	pop	r0
    3bb2:	0f 90       	pop	r0
    3bb4:	0f 90       	pop	r0
    3bb6:	0f 90       	pop	r0
    3bb8:	0f 90       	pop	r0
    3bba:	0f 90       	pop	r0
    3bbc:	f1 2c       	mov	r15, r1
    3bbe:	f8 01       	movw	r30, r16
    3bc0:	01 90       	ld	r0, Z+
    3bc2:	00 20       	and	r0, r0
    3bc4:	e9 f7       	brne	.-6      	; 0x3bc0 <blink_morse_code_error+0x3c>
    3bc6:	31 97       	sbiw	r30, 0x01	; 1
    3bc8:	e0 1b       	sub	r30, r16
    3bca:	f1 0b       	sbc	r31, r17
    3bcc:	8f 2d       	mov	r24, r15
    3bce:	90 e0       	ldi	r25, 0x00	; 0
    3bd0:	8e 17       	cp	r24, r30
    3bd2:	9f 07       	cpc	r25, r31
    3bd4:	08 f0       	brcs	.+2      	; 0x3bd8 <blink_morse_code_error+0x54>
    3bd6:	5d c0       	rjmp	.+186    	; 0x3c92 <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    3bd8:	f8 01       	movw	r30, r16
    3bda:	e8 0f       	add	r30, r24
    3bdc:	f9 1f       	adc	r31, r25
    3bde:	e0 81       	ld	r30, Z
    3be0:	8e 2f       	mov	r24, r30
    3be2:	90 e0       	ldi	r25, 0x00	; 0
    3be4:	fc 01       	movw	r30, r24
    3be6:	f0 97       	sbiw	r30, 0x30	; 48
    3be8:	ea 30       	cpi	r30, 0x0A	; 10
    3bea:	f1 05       	cpc	r31, r1
    3bec:	08 f0       	brcs	.+2      	; 0x3bf0 <blink_morse_code_error+0x6c>
    3bee:	49 c0       	rjmp	.+146    	; 0x3c82 <blink_morse_code_error+0xfe>
    3bf0:	e0 53       	subi	r30, 0x30	; 48
    3bf2:	ff 4f       	sbci	r31, 0xFF	; 255
    3bf4:	0c 94 17 33 	jmp	0x662e	; 0x662e <__tablejump2__>
        {
        case '0':
            blink_dash();
    3bf8:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
    3bfc:	02 c0       	rjmp	.+4      	; 0x3c02 <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3bfe:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            blink_dash();
    3c02:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c06:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c0a:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c0e:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            break;
    3c12:	37 c0       	rjmp	.+110    	; 0x3c82 <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    3c14:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            blink_dot();
    3c18:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
    3c1c:	f4 cf       	rjmp	.-24     	; 0x3c06 <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3c1e:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            blink_dot();
    3c22:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            blink_dot();
    3c26:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
    3c2a:	ef cf       	rjmp	.-34     	; 0x3c0a <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3c2c:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            blink_dot();
    3c30:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            blink_dot();
    3c34:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            blink_dot();
    3c38:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
    3c3c:	e8 cf       	rjmp	.-48     	; 0x3c0e <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3c3e:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
    3c42:	02 c0       	rjmp	.+4      	; 0x3c48 <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3c44:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dot();
    3c48:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
    3c4c:	04 c0       	rjmp	.+8      	; 0x3c56 <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3c4e:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c52:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dot();
    3c56:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
    3c5a:	06 c0       	rjmp	.+12     	; 0x3c68 <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3c5c:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c60:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c64:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dot();
    3c68:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
    3c6c:	08 c0       	rjmp	.+16     	; 0x3c7e <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3c6e:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c72:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c76:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dash();
    3c7a:	0e 94 a6 1d 	call	0x3b4c	; 0x3b4c <blink_dash>
            blink_dot();
    3c7e:	0e 94 b6 1d 	call	0x3b6c	; 0x3b6c <blink_dot>
            break;
        }
        pause();
    3c82:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <pause>
        pause();
    3c86:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <pause>
        pause();
    3c8a:	0e 94 91 1d 	call	0x3b22	; 0x3b22 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3c8e:	f3 94       	inc	r15
    3c90:	96 cf       	rjmp	.-212    	; 0x3bbe <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    3c92:	0f 90       	pop	r0
    3c94:	0f 90       	pop	r0
    3c96:	0f 90       	pop	r0
    3c98:	df 91       	pop	r29
    3c9a:	cf 91       	pop	r28
    3c9c:	1f 91       	pop	r17
    3c9e:	0f 91       	pop	r16
    3ca0:	ff 90       	pop	r15
    3ca2:	08 95       	ret

00003ca4 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3ca4:	6f 92       	push	r6
    3ca6:	7f 92       	push	r7
    3ca8:	8f 92       	push	r8
    3caa:	9f 92       	push	r9
    3cac:	af 92       	push	r10
    3cae:	bf 92       	push	r11
    3cb0:	cf 92       	push	r12
    3cb2:	df 92       	push	r13
    3cb4:	ef 92       	push	r14
    3cb6:	ff 92       	push	r15
    3cb8:	0f 93       	push	r16
    3cba:	1f 93       	push	r17
    3cbc:	cf 93       	push	r28
    3cbe:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3cc0:	82 ed       	ldi	r24, 0xD2	; 210
    3cc2:	95 e0       	ldi	r25, 0x05	; 5
    3cc4:	0e 94 93 12 	call	0x2526	; 0x2526 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3cc8:	e0 91 27 0a 	lds	r30, 0x0A27
    3ccc:	f0 91 28 0a 	lds	r31, 0x0A28
    3cd0:	80 85       	ldd	r24, Z+8	; 0x08
    3cd2:	28 2f       	mov	r18, r24
    3cd4:	33 27       	eor	r19, r19
    3cd6:	27 fd       	sbrc	r18, 7
    3cd8:	30 95       	com	r19
    3cda:	3f 93       	push	r19
    3cdc:	8f 93       	push	r24
    3cde:	8f e4       	ldi	r24, 0x4F	; 79
    3ce0:	93 e0       	ldi	r25, 0x03	; 3
    3ce2:	9f 93       	push	r25
    3ce4:	8f 93       	push	r24
    3ce6:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3cea:	e0 91 27 0a 	lds	r30, 0x0A27
    3cee:	f0 91 28 0a 	lds	r31, 0x0A28
    3cf2:	c2 81       	ldd	r28, Z+2	; 0x02
    3cf4:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3cf6:	df 93       	push	r29
    3cf8:	cf 93       	push	r28
    3cfa:	83 e8       	ldi	r24, 0x83	; 131
    3cfc:	93 e0       	ldi	r25, 0x03	; 3
    3cfe:	9f 93       	push	r25
    3d00:	8f 93       	push	r24
    3d02:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    printf( "canary = %x ",*stkc );
    3d06:	88 81       	ld	r24, Y
    3d08:	1f 92       	push	r1
    3d0a:	8f 93       	push	r24
    3d0c:	88 e5       	ldi	r24, 0x58	; 88
    3d0e:	93 e0       	ldi	r25, 0x03	; 3
    3d10:	9f 93       	push	r25
    3d12:	8f 93       	push	r24
    3d14:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3d18:	e0 91 27 0a 	lds	r30, 0x0A27
    3d1c:	f0 91 28 0a 	lds	r31, 0x0A28
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3d20:	81 81       	ldd	r24, Z+1	; 0x01
    3d22:	8f 93       	push	r24
    3d24:	80 81       	ld	r24, Z
    3d26:	8f 93       	push	r24
    3d28:	85 e6       	ldi	r24, 0x65	; 101
    3d2a:	93 e0       	ldi	r25, 0x03	; 3
    3d2c:	9f 93       	push	r25
    3d2e:	8f 93       	push	r24
    3d30:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3d34:	80 91 28 0a 	lds	r24, 0x0A28
    3d38:	8f 93       	push	r24
    3d3a:	80 91 27 0a 	lds	r24, 0x0A27
    3d3e:	8f 93       	push	r24
    3d40:	8f e6       	ldi	r24, 0x6F	; 111
    3d42:	93 e0       	ldi	r25, 0x03	; 3
    3d44:	9f 93       	push	r25
    3d46:	8f 93       	push	r24
    3d48:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    3d4c:	c5 e6       	ldi	r28, 0x65	; 101
    3d4e:	d9 e0       	ldi	r29, 0x09	; 9
    3d50:	ed b7       	in	r30, 0x3d	; 61
    3d52:	fe b7       	in	r31, 0x3e	; 62
    3d54:	74 96       	adiw	r30, 0x14	; 20
    3d56:	0f b6       	in	r0, 0x3f	; 63
    3d58:	f8 94       	cli
    3d5a:	fe bf       	out	0x3e, r31	; 62
    3d5c:	0f be       	out	0x3f, r0	; 63
    3d5e:	ed bf       	out	0x3d, r30	; 61
    3d60:	00 e0       	ldi	r16, 0x00	; 0
    3d62:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3d64:	8f e7       	ldi	r24, 0x7F	; 127
    3d66:	68 2e       	mov	r6, r24
    3d68:	83 e0       	ldi	r24, 0x03	; 3
    3d6a:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    3d6c:	98 e5       	ldi	r25, 0x58	; 88
    3d6e:	89 2e       	mov	r8, r25
    3d70:	93 e0       	ldi	r25, 0x03	; 3
    3d72:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3d74:	25 e6       	ldi	r18, 0x65	; 101
    3d76:	a2 2e       	mov	r10, r18
    3d78:	23 e0       	ldi	r18, 0x03	; 3
    3d7a:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3d7c:	3f e6       	ldi	r19, 0x6F	; 111
    3d7e:	c3 2e       	mov	r12, r19
    3d80:	33 e0       	ldi	r19, 0x03	; 3
    3d82:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3d84:	ea 80       	ldd	r14, Y+2	; 0x02
    3d86:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3d88:	ff 92       	push	r15
    3d8a:	ef 92       	push	r14
    3d8c:	1f 93       	push	r17
    3d8e:	0f 93       	push	r16
    3d90:	7f 92       	push	r7
    3d92:	6f 92       	push	r6
    3d94:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
        printf( "canary = %x ",*stkc );
    3d98:	f7 01       	movw	r30, r14
    3d9a:	80 81       	ld	r24, Z
    3d9c:	1f 92       	push	r1
    3d9e:	8f 93       	push	r24
    3da0:	9f 92       	push	r9
    3da2:	8f 92       	push	r8
    3da4:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3da8:	89 81       	ldd	r24, Y+1	; 0x01
    3daa:	8f 93       	push	r24
    3dac:	88 81       	ld	r24, Y
    3dae:	8f 93       	push	r24
    3db0:	bf 92       	push	r11
    3db2:	af 92       	push	r10
    3db4:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3db8:	df 93       	push	r29
    3dba:	cf 93       	push	r28
    3dbc:	df 92       	push	r13
    3dbe:	cf 92       	push	r12
    3dc0:	0e 94 d1 33 	call	0x67a2	; 0x67a2 <printf>
    3dc4:	0f 5f       	subi	r16, 0xFF	; 255
    3dc6:	1f 4f       	sbci	r17, 0xFF	; 255
    3dc8:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3dca:	ed b7       	in	r30, 0x3d	; 61
    3dcc:	fe b7       	in	r31, 0x3e	; 62
    3dce:	72 96       	adiw	r30, 0x12	; 18
    3dd0:	0f b6       	in	r0, 0x3f	; 63
    3dd2:	f8 94       	cli
    3dd4:	fe bf       	out	0x3e, r31	; 62
    3dd6:	0f be       	out	0x3f, r0	; 63
    3dd8:	ed bf       	out	0x3d, r30	; 61
    3dda:	04 30       	cpi	r16, 0x04	; 4
    3ddc:	11 05       	cpc	r17, r1
    3dde:	91 f6       	brne	.-92     	; 0x3d84 <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3de0:	df 91       	pop	r29
    3de2:	cf 91       	pop	r28
    3de4:	1f 91       	pop	r17
    3de6:	0f 91       	pop	r16
    3de8:	ff 90       	pop	r15
    3dea:	ef 90       	pop	r14
    3dec:	df 90       	pop	r13
    3dee:	cf 90       	pop	r12
    3df0:	bf 90       	pop	r11
    3df2:	af 90       	pop	r10
    3df4:	9f 90       	pop	r9
    3df6:	8f 90       	pop	r8
    3df8:	7f 90       	pop	r7
    3dfa:	6f 90       	pop	r6
    3dfc:	08 95       	ret

00003dfe <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3dfe:	cf 93       	push	r28
    3e00:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3e02:	e0 91 27 0a 	lds	r30, 0x0A27
    3e06:	f0 91 28 0a 	lds	r31, 0x0A28
    3e0a:	c2 81       	ldd	r28, Z+2	; 0x02
    3e0c:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3e0e:	88 81       	ld	r24, Y
    3e10:	85 35       	cpi	r24, 0x55	; 85
    3e12:	39 f0       	breq	.+14     	; 0x3e22 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3e14:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3e18:	81 e0       	ldi	r24, 0x01	; 1
    3e1a:	0e 94 78 1d 	call	0x3af0	; 0x3af0 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3e1e:	85 e5       	ldi	r24, 0x55	; 85
    3e20:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3e22:	e0 91 27 0a 	lds	r30, 0x0A27
    3e26:	f0 91 28 0a 	lds	r31, 0x0A28
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3e2a:	80 81       	ld	r24, Z
    3e2c:	91 81       	ldd	r25, Z+1	; 0x01
    3e2e:	81 15       	cp	r24, r1
    3e30:	92 44       	sbci	r25, 0x42	; 66
    3e32:	38 f0       	brcs	.+14     	; 0x3e42 <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3e34:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e38:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    3e3a:	df 91       	pop	r29
    3e3c:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e3e:	0c 94 78 1d 	jmp	0x3af0	; 0x3af0 <nrk_error_add>




#endif
}
    3e42:	df 91       	pop	r29
    3e44:	cf 91       	pop	r28
    3e46:	08 95       	ret

00003e48 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3e48:	2b e2       	ldi	r18, 0x2B	; 43
    3e4a:	82 02       	muls	r24, r18
    3e4c:	c0 01       	movw	r24, r0
    3e4e:	11 24       	eor	r1, r1
    3e50:	fc 01       	movw	r30, r24
    3e52:	eb 59       	subi	r30, 0x9B	; 155
    3e54:	f6 4f       	sbci	r31, 0xF6	; 246
    3e56:	a2 81       	ldd	r26, Z+2	; 0x02
    3e58:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3e5a:	8c 91       	ld	r24, X
    3e5c:	85 35       	cpi	r24, 0x55	; 85
    3e5e:	19 f0       	breq	.+6      	; 0x3e66 <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    3e60:	85 e5       	ldi	r24, 0x55	; 85
    3e62:	8c 93       	st	X, r24
    3e64:	08 c0       	rjmp	.+16     	; 0x3e76 <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3e66:	80 81       	ld	r24, Z
    3e68:	91 81       	ldd	r25, Z+1	; 0x01
    3e6a:	81 15       	cp	r24, r1
    3e6c:	92 44       	sbci	r25, 0x42	; 66
    3e6e:	28 f0       	brcs	.+10     	; 0x3e7a <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e70:	82 e1       	ldi	r24, 0x12	; 18
    3e72:	0e 94 78 1d 	call	0x3af0	; 0x3af0 <nrk_error_add>
        return NRK_ERROR;
    3e76:	8f ef       	ldi	r24, 0xFF	; 255
    3e78:	08 95       	ret
    }
#endif
    return NRK_OK;
    3e7a:	81 e0       	ldi	r24, 0x01	; 1
}
    3e7c:	08 95       	ret

00003e7e <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    3e7e:	0f 93       	push	r16
    3e80:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3e82:	40 91 e0 06 	lds	r20, 0x06E0
    3e86:	50 91 e1 06 	lds	r21, 0x06E1
    3e8a:	60 91 e2 06 	lds	r22, 0x06E2
    3e8e:	70 91 e3 06 	lds	r23, 0x06E3
    3e92:	80 e0       	ldi	r24, 0x00	; 0
    3e94:	90 e0       	ldi	r25, 0x00	; 0
    3e96:	8a 01       	movw	r16, r20
    3e98:	9b 01       	movw	r18, r22
    3e9a:	08 2e       	mov	r0, r24
    3e9c:	04 c0       	rjmp	.+8      	; 0x3ea6 <nrk_signal_create+0x28>
    3e9e:	36 95       	lsr	r19
    3ea0:	27 95       	ror	r18
    3ea2:	17 95       	ror	r17
    3ea4:	07 95       	ror	r16
    3ea6:	0a 94       	dec	r0
    3ea8:	d2 f7       	brpl	.-12     	; 0x3e9e <nrk_signal_create+0x20>
    3eaa:	00 fd       	sbrc	r16, 0
    3eac:	19 c0       	rjmp	.+50     	; 0x3ee0 <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    3eae:	01 e0       	ldi	r16, 0x01	; 1
    3eb0:	10 e0       	ldi	r17, 0x00	; 0
    3eb2:	20 e0       	ldi	r18, 0x00	; 0
    3eb4:	30 e0       	ldi	r19, 0x00	; 0
    3eb6:	08 2e       	mov	r0, r24
    3eb8:	04 c0       	rjmp	.+8      	; 0x3ec2 <nrk_signal_create+0x44>
    3eba:	00 0f       	add	r16, r16
    3ebc:	11 1f       	adc	r17, r17
    3ebe:	22 1f       	adc	r18, r18
    3ec0:	33 1f       	adc	r19, r19
    3ec2:	0a 94       	dec	r0
    3ec4:	d2 f7       	brpl	.-12     	; 0x3eba <nrk_signal_create+0x3c>
    3ec6:	40 2b       	or	r20, r16
    3ec8:	51 2b       	or	r21, r17
    3eca:	62 2b       	or	r22, r18
    3ecc:	73 2b       	or	r23, r19
    3ece:	40 93 e0 06 	sts	0x06E0, r20
    3ed2:	50 93 e1 06 	sts	0x06E1, r21
    3ed6:	60 93 e2 06 	sts	0x06E2, r22
    3eda:	70 93 e3 06 	sts	0x06E3, r23
			return i;
    3ede:	05 c0       	rjmp	.+10     	; 0x3eea <nrk_signal_create+0x6c>
    3ee0:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    3ee2:	80 32       	cpi	r24, 0x20	; 32
    3ee4:	91 05       	cpc	r25, r1
    3ee6:	b9 f6       	brne	.-82     	; 0x3e96 <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3ee8:	8f ef       	ldi	r24, 0xFF	; 255


}
    3eea:	1f 91       	pop	r17
    3eec:	0f 91       	pop	r16
    3eee:	08 95       	ret

00003ef0 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3ef0:	e0 91 27 0a 	lds	r30, 0x0A27
    3ef4:	f0 91 28 0a 	lds	r31, 0x0A28
    3ef8:	65 85       	ldd	r22, Z+13	; 0x0d
    3efa:	76 85       	ldd	r23, Z+14	; 0x0e
    3efc:	87 85       	ldd	r24, Z+15	; 0x0f
    3efe:	90 89       	ldd	r25, Z+16	; 0x10
}
    3f00:	08 95       	ret

00003f02 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3f02:	cf 92       	push	r12
    3f04:	df 92       	push	r13
    3f06:	ef 92       	push	r14
    3f08:	ff 92       	push	r15
    3f0a:	0f 93       	push	r16
    3f0c:	1f 93       	push	r17
    3f0e:	cf 93       	push	r28
    3f10:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3f12:	c1 2c       	mov	r12, r1
    3f14:	d1 2c       	mov	r13, r1
    3f16:	76 01       	movw	r14, r12
    3f18:	c3 94       	inc	r12
    3f1a:	08 2e       	mov	r0, r24
    3f1c:	04 c0       	rjmp	.+8      	; 0x3f26 <nrk_signal_delete+0x24>
    3f1e:	cc 0c       	add	r12, r12
    3f20:	dd 1c       	adc	r13, r13
    3f22:	ee 1c       	adc	r14, r14
    3f24:	ff 1c       	adc	r15, r15
    3f26:	0a 94       	dec	r0
    3f28:	d2 f7       	brpl	.-12     	; 0x3f1e <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3f2a:	40 91 e0 06 	lds	r20, 0x06E0
    3f2e:	50 91 e1 06 	lds	r21, 0x06E1
    3f32:	60 91 e2 06 	lds	r22, 0x06E2
    3f36:	70 91 e3 06 	lds	r23, 0x06E3
    3f3a:	4c 21       	and	r20, r12
    3f3c:	5d 21       	and	r21, r13
    3f3e:	6e 21       	and	r22, r14
    3f40:	7f 21       	and	r23, r15
    3f42:	45 2b       	or	r20, r21
    3f44:	46 2b       	or	r20, r22
    3f46:	47 2b       	or	r20, r23
    3f48:	09 f4       	brne	.+2      	; 0x3f4c <nrk_signal_delete+0x4a>
    3f4a:	60 c0       	rjmp	.+192    	; 0x400c <nrk_signal_delete+0x10a>
    3f4c:	08 2f       	mov	r16, r24

	nrk_int_disable();
    3f4e:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    3f52:	ee e6       	ldi	r30, 0x6E	; 110
    3f54:	f9 e0       	ldi	r31, 0x09	; 9
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3f56:	b7 01       	movw	r22, r14
    3f58:	a6 01       	movw	r20, r12
    3f5a:	40 95       	com	r20
    3f5c:	50 95       	com	r21
    3f5e:	60 95       	com	r22
    3f60:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3f62:	13 e0       	ldi	r17, 0x03	; 3
    3f64:	df 01       	movw	r26, r30
    3f66:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3f68:	8c 91       	ld	r24, X
    3f6a:	8f 3f       	cpi	r24, 0xFF	; 255
    3f6c:	39 f1       	breq	.+78     	; 0x3fbc <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3f6e:	84 81       	ldd	r24, Z+4	; 0x04
    3f70:	95 81       	ldd	r25, Z+5	; 0x05
    3f72:	a6 81       	ldd	r26, Z+6	; 0x06
    3f74:	b7 81       	ldd	r27, Z+7	; 0x07
    3f76:	8c 15       	cp	r24, r12
    3f78:	9d 05       	cpc	r25, r13
    3f7a:	ae 05       	cpc	r26, r14
    3f7c:	bf 05       	cpc	r27, r15
    3f7e:	51 f4       	brne	.+20     	; 0x3f94 <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    3f80:	10 86       	std	Z+8, r1	; 0x08
    3f82:	11 86       	std	Z+9, r1	; 0x09
    3f84:	12 86       	std	Z+10, r1	; 0x0a
    3f86:	13 86       	std	Z+11, r1	; 0x0b
    3f88:	9f 01       	movw	r18, r30
    3f8a:	22 50       	subi	r18, 0x02	; 2
    3f8c:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    3f8e:	e9 01       	movw	r28, r18
    3f90:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3f92:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3f94:	84 23       	and	r24, r20
    3f96:	95 23       	and	r25, r21
    3f98:	a6 23       	and	r26, r22
    3f9a:	b7 23       	and	r27, r23
    3f9c:	84 83       	std	Z+4, r24	; 0x04
    3f9e:	95 83       	std	Z+5, r25	; 0x05
    3fa0:	a6 83       	std	Z+6, r26	; 0x06
    3fa2:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3fa4:	80 85       	ldd	r24, Z+8	; 0x08
    3fa6:	91 85       	ldd	r25, Z+9	; 0x09
    3fa8:	a2 85       	ldd	r26, Z+10	; 0x0a
    3faa:	b3 85       	ldd	r27, Z+11	; 0x0b
    3fac:	84 23       	and	r24, r20
    3fae:	95 23       	and	r25, r21
    3fb0:	a6 23       	and	r26, r22
    3fb2:	b7 23       	and	r27, r23
    3fb4:	80 87       	std	Z+8, r24	; 0x08
    3fb6:	91 87       	std	Z+9, r25	; 0x09
    3fb8:	a2 87       	std	Z+10, r26	; 0x0a
    3fba:	b3 87       	std	Z+11, r27	; 0x0b
    3fbc:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3fbe:	da e0       	ldi	r29, 0x0A	; 10
    3fc0:	ea 31       	cpi	r30, 0x1A	; 26
    3fc2:	fd 07       	cpc	r31, r29
    3fc4:	79 f6       	brne	.-98     	; 0x3f64 <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    3fc6:	8e ef       	ldi	r24, 0xFE	; 254
    3fc8:	9f ef       	ldi	r25, 0xFF	; 255
    3fca:	af ef       	ldi	r26, 0xFF	; 255
    3fcc:	bf ef       	ldi	r27, 0xFF	; 255
    3fce:	04 c0       	rjmp	.+8      	; 0x3fd8 <nrk_signal_delete+0xd6>
    3fd0:	88 0f       	add	r24, r24
    3fd2:	99 1f       	adc	r25, r25
    3fd4:	aa 1f       	adc	r26, r26
    3fd6:	bb 1f       	adc	r27, r27
    3fd8:	0a 95       	dec	r16
    3fda:	d2 f7       	brpl	.-12     	; 0x3fd0 <nrk_signal_delete+0xce>
    3fdc:	40 91 e0 06 	lds	r20, 0x06E0
    3fe0:	50 91 e1 06 	lds	r21, 0x06E1
    3fe4:	60 91 e2 06 	lds	r22, 0x06E2
    3fe8:	70 91 e3 06 	lds	r23, 0x06E3
    3fec:	84 23       	and	r24, r20
    3fee:	95 23       	and	r25, r21
    3ff0:	a6 23       	and	r26, r22
    3ff2:	b7 23       	and	r27, r23
    3ff4:	80 93 e0 06 	sts	0x06E0, r24
    3ff8:	90 93 e1 06 	sts	0x06E1, r25
    3ffc:	a0 93 e2 06 	sts	0x06E2, r26
    4000:	b0 93 e3 06 	sts	0x06E3, r27
	nrk_int_enable();
    4004:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>

	return NRK_OK;
    4008:	81 e0       	ldi	r24, 0x01	; 1
    400a:	01 c0       	rjmp	.+2      	; 0x400e <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    400c:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    400e:	df 91       	pop	r29
    4010:	cf 91       	pop	r28
    4012:	1f 91       	pop	r17
    4014:	0f 91       	pop	r16
    4016:	ff 90       	pop	r15
    4018:	ef 90       	pop	r14
    401a:	df 90       	pop	r13
    401c:	cf 90       	pop	r12
    401e:	08 95       	ret

00004020 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    4020:	0f 93       	push	r16
    4022:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    4024:	41 e0       	ldi	r20, 0x01	; 1
    4026:	50 e0       	ldi	r21, 0x00	; 0
    4028:	60 e0       	ldi	r22, 0x00	; 0
    402a:	70 e0       	ldi	r23, 0x00	; 0
    402c:	8a 01       	movw	r16, r20
    402e:	9b 01       	movw	r18, r22
    4030:	04 c0       	rjmp	.+8      	; 0x403a <nrk_signal_unregister+0x1a>
    4032:	00 0f       	add	r16, r16
    4034:	11 1f       	adc	r17, r17
    4036:	22 1f       	adc	r18, r18
    4038:	33 1f       	adc	r19, r19
    403a:	8a 95       	dec	r24
    403c:	d2 f7       	brpl	.-12     	; 0x4032 <nrk_signal_unregister+0x12>
    403e:	d9 01       	movw	r26, r18
    4040:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    4042:	e0 91 27 0a 	lds	r30, 0x0A27
    4046:	f0 91 28 0a 	lds	r31, 0x0A28
    404a:	45 85       	ldd	r20, Z+13	; 0x0d
    404c:	56 85       	ldd	r21, Z+14	; 0x0e
    404e:	67 85       	ldd	r22, Z+15	; 0x0f
    4050:	70 89       	ldd	r23, Z+16	; 0x10
    4052:	04 23       	and	r16, r20
    4054:	15 23       	and	r17, r21
    4056:	26 23       	and	r18, r22
    4058:	37 23       	and	r19, r23
    405a:	01 2b       	or	r16, r17
    405c:	02 2b       	or	r16, r18
    405e:	03 2b       	or	r16, r19
    4060:	d1 f0       	breq	.+52     	; 0x4096 <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    4062:	80 95       	com	r24
    4064:	90 95       	com	r25
    4066:	a0 95       	com	r26
    4068:	b0 95       	com	r27
    406a:	48 23       	and	r20, r24
    406c:	59 23       	and	r21, r25
    406e:	6a 23       	and	r22, r26
    4070:	7b 23       	and	r23, r27
    4072:	45 87       	std	Z+13, r20	; 0x0d
    4074:	56 87       	std	Z+14, r21	; 0x0e
    4076:	67 87       	std	Z+15, r22	; 0x0f
    4078:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    407a:	41 89       	ldd	r20, Z+17	; 0x11
    407c:	52 89       	ldd	r21, Z+18	; 0x12
    407e:	63 89       	ldd	r22, Z+19	; 0x13
    4080:	74 89       	ldd	r23, Z+20	; 0x14
    4082:	84 23       	and	r24, r20
    4084:	95 23       	and	r25, r21
    4086:	a6 23       	and	r26, r22
    4088:	b7 23       	and	r27, r23
    408a:	81 8b       	std	Z+17, r24	; 0x11
    408c:	92 8b       	std	Z+18, r25	; 0x12
    408e:	a3 8b       	std	Z+19, r26	; 0x13
    4090:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    4092:	81 e0       	ldi	r24, 0x01	; 1
    4094:	01 c0       	rjmp	.+2      	; 0x4098 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    4096:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    4098:	1f 91       	pop	r17
    409a:	0f 91       	pop	r16
    409c:	08 95       	ret

0000409e <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    409e:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    40a0:	40 91 e0 06 	lds	r20, 0x06E0
    40a4:	50 91 e1 06 	lds	r21, 0x06E1
    40a8:	60 91 e2 06 	lds	r22, 0x06E2
    40ac:	70 91 e3 06 	lds	r23, 0x06E3
    40b0:	08 2e       	mov	r0, r24
    40b2:	04 c0       	rjmp	.+8      	; 0x40bc <nrk_signal_register+0x1e>
    40b4:	76 95       	lsr	r23
    40b6:	67 95       	ror	r22
    40b8:	57 95       	ror	r21
    40ba:	47 95       	ror	r20
    40bc:	0a 94       	dec	r0
    40be:	d2 f7       	brpl	.-12     	; 0x40b4 <nrk_signal_register+0x16>
    40c0:	40 ff       	sbrs	r20, 0
    40c2:	1d c0       	rjmp	.+58     	; 0x40fe <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    40c4:	e0 91 27 0a 	lds	r30, 0x0A27
    40c8:	f0 91 28 0a 	lds	r31, 0x0A28
    40cc:	81 e0       	ldi	r24, 0x01	; 1
    40ce:	90 e0       	ldi	r25, 0x00	; 0
    40d0:	a0 e0       	ldi	r26, 0x00	; 0
    40d2:	b0 e0       	ldi	r27, 0x00	; 0
    40d4:	04 c0       	rjmp	.+8      	; 0x40de <nrk_signal_register+0x40>
    40d6:	88 0f       	add	r24, r24
    40d8:	99 1f       	adc	r25, r25
    40da:	aa 1f       	adc	r26, r26
    40dc:	bb 1f       	adc	r27, r27
    40de:	2a 95       	dec	r18
    40e0:	d2 f7       	brpl	.-12     	; 0x40d6 <nrk_signal_register+0x38>
    40e2:	45 85       	ldd	r20, Z+13	; 0x0d
    40e4:	56 85       	ldd	r21, Z+14	; 0x0e
    40e6:	67 85       	ldd	r22, Z+15	; 0x0f
    40e8:	70 89       	ldd	r23, Z+16	; 0x10
    40ea:	84 2b       	or	r24, r20
    40ec:	95 2b       	or	r25, r21
    40ee:	a6 2b       	or	r26, r22
    40f0:	b7 2b       	or	r27, r23
    40f2:	85 87       	std	Z+13, r24	; 0x0d
    40f4:	96 87       	std	Z+14, r25	; 0x0e
    40f6:	a7 87       	std	Z+15, r26	; 0x0f
    40f8:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    40fa:	81 e0       	ldi	r24, 0x01	; 1
    40fc:	08 95       	ret
	}
            
	return NRK_ERROR;
    40fe:	8f ef       	ldi	r24, 0xFF	; 255
}
    4100:	08 95       	ret

00004102 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    4102:	cf 92       	push	r12
    4104:	df 92       	push	r13
    4106:	ef 92       	push	r14
    4108:	ff 92       	push	r15
    410a:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    410c:	c1 2c       	mov	r12, r1
    410e:	d1 2c       	mov	r13, r1
    4110:	76 01       	movw	r14, r12
    4112:	c3 94       	inc	r12
    4114:	04 c0       	rjmp	.+8      	; 0x411e <nrk_event_signal+0x1c>
    4116:	cc 0c       	add	r12, r12
    4118:	dd 1c       	adc	r13, r13
    411a:	ee 1c       	adc	r14, r14
    411c:	ff 1c       	adc	r15, r15
    411e:	8a 95       	dec	r24
    4120:	d2 f7       	brpl	.-12     	; 0x4116 <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    4122:	80 91 e0 06 	lds	r24, 0x06E0
    4126:	90 91 e1 06 	lds	r25, 0x06E1
    412a:	a0 91 e2 06 	lds	r26, 0x06E2
    412e:	b0 91 e3 06 	lds	r27, 0x06E3
    4132:	8c 21       	and	r24, r12
    4134:	9d 21       	and	r25, r13
    4136:	ae 21       	and	r26, r14
    4138:	bf 21       	and	r27, r15
    413a:	89 2b       	or	r24, r25
    413c:	8a 2b       	or	r24, r26
    413e:	8b 2b       	or	r24, r27
    4140:	11 f4       	brne	.+4      	; 0x4146 <nrk_event_signal+0x44>
    4142:	81 e0       	ldi	r24, 0x01	; 1
    4144:	44 c0       	rjmp	.+136    	; 0x41ce <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    4146:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    414a:	ec e6       	ldi	r30, 0x6C	; 108
    414c:	f9 e0       	ldi	r31, 0x09	; 9
    414e:	ae e6       	ldi	r26, 0x6E	; 110
    4150:	b9 e0       	ldi	r27, 0x09	; 9

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    4152:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4154:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4156:	90 81       	ld	r25, Z
    4158:	91 30       	cpi	r25, 0x01	; 1
    415a:	b9 f4       	brne	.+46     	; 0x418a <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    415c:	42 85       	ldd	r20, Z+10	; 0x0a
    415e:	53 85       	ldd	r21, Z+11	; 0x0b
    4160:	64 85       	ldd	r22, Z+12	; 0x0c
    4162:	75 85       	ldd	r23, Z+13	; 0x0d
    4164:	4c 21       	and	r20, r12
    4166:	5d 21       	and	r21, r13
    4168:	6e 21       	and	r22, r14
    416a:	7f 21       	and	r23, r15
    416c:	45 2b       	or	r20, r21
    416e:	46 2b       	or	r20, r22
    4170:	47 2b       	or	r20, r23
    4172:	59 f0       	breq	.+22     	; 0x418a <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4174:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4176:	16 86       	std	Z+14, r1	; 0x0e
    4178:	17 86       	std	Z+15, r1	; 0x0f
    417a:	10 8a       	std	Z+16, r1	; 0x10
    417c:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    417e:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    4180:	c2 86       	std	Z+10, r12	; 0x0a
    4182:	d3 86       	std	Z+11, r13	; 0x0b
    4184:	e4 86       	std	Z+12, r14	; 0x0c
    4186:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    4188:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    418a:	90 81       	ld	r25, Z
    418c:	92 30       	cpi	r25, 0x02	; 2
    418e:	a1 f4       	brne	.+40     	; 0x41b8 <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    4190:	42 85       	ldd	r20, Z+10	; 0x0a
    4192:	53 85       	ldd	r21, Z+11	; 0x0b
    4194:	64 85       	ldd	r22, Z+12	; 0x0c
    4196:	75 85       	ldd	r23, Z+13	; 0x0d
    4198:	4c 15       	cp	r20, r12
    419a:	5d 05       	cpc	r21, r13
    419c:	6e 05       	cpc	r22, r14
    419e:	7f 05       	cpc	r23, r15
    41a0:	59 f4       	brne	.+22     	; 0x41b8 <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    41a2:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    41a4:	16 86       	std	Z+14, r1	; 0x0e
    41a6:	17 86       	std	Z+15, r1	; 0x0f
    41a8:	10 8a       	std	Z+16, r1	; 0x10
    41aa:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    41ac:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    41ae:	12 86       	std	Z+10, r1	; 0x0a
    41b0:	13 86       	std	Z+11, r1	; 0x0b
    41b2:	14 86       	std	Z+12, r1	; 0x0c
    41b4:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    41b6:	c1 e0       	ldi	r28, 0x01	; 1
    41b8:	bb 96       	adiw	r30, 0x2b	; 43
    41ba:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    41bc:	9a e0       	ldi	r25, 0x0A	; 10
    41be:	e8 31       	cpi	r30, 0x18	; 24
    41c0:	f9 07       	cpc	r31, r25
    41c2:	49 f6       	brne	.-110    	; 0x4156 <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    41c4:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
	if(event_occured)
    41c8:	c1 11       	cpse	r28, r1
    41ca:	05 c0       	rjmp	.+10     	; 0x41d6 <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    41cc:	82 e0       	ldi	r24, 0x02	; 2
    41ce:	0e 94 10 1c 	call	0x3820	; 0x3820 <_nrk_errno_set>
	return NRK_ERROR;
    41d2:	8f ef       	ldi	r24, 0xFF	; 255
    41d4:	01 c0       	rjmp	.+2      	; 0x41d8 <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    41d6:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    41d8:	cf 91       	pop	r28
    41da:	ff 90       	pop	r15
    41dc:	ef 90       	pop	r14
    41de:	df 90       	pop	r13
    41e0:	cf 90       	pop	r12
    41e2:	08 95       	ret

000041e4 <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    41e4:	0f 93       	push	r16
    41e6:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    41e8:	e0 91 27 0a 	lds	r30, 0x0A27
    41ec:	f0 91 28 0a 	lds	r31, 0x0A28
    41f0:	05 85       	ldd	r16, Z+13	; 0x0d
    41f2:	16 85       	ldd	r17, Z+14	; 0x0e
    41f4:	27 85       	ldd	r18, Z+15	; 0x0f
    41f6:	30 89       	ldd	r19, Z+16	; 0x10
    41f8:	06 23       	and	r16, r22
    41fa:	17 23       	and	r17, r23
    41fc:	28 23       	and	r18, r24
    41fe:	39 23       	and	r19, r25
    4200:	01 15       	cp	r16, r1
    4202:	11 05       	cpc	r17, r1
    4204:	21 05       	cpc	r18, r1
    4206:	31 05       	cpc	r19, r1
    4208:	11 f1       	breq	.+68     	; 0x424e <__stack+0x4f>
    420a:	dc 01       	movw	r26, r24
    420c:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    420e:	81 8b       	std	Z+17, r24	; 0x11
    4210:	92 8b       	std	Z+18, r25	; 0x12
    4212:	a3 8b       	std	Z+19, r26	; 0x13
    4214:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4216:	21 e0       	ldi	r18, 0x01	; 1
    4218:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    421a:	00 90 17 0a 	lds	r0, 0x0A17
    421e:	04 c0       	rjmp	.+8      	; 0x4228 <__stack+0x29>
    4220:	b6 95       	lsr	r27
    4222:	a7 95       	ror	r26
    4224:	97 95       	ror	r25
    4226:	87 95       	ror	r24
    4228:	0a 94       	dec	r0
    422a:	d2 f7       	brpl	.-12     	; 0x4220 <__stack+0x21>
    422c:	80 ff       	sbrs	r24, 0
    422e:	03 c0       	rjmp	.+6      	; 0x4236 <__stack+0x37>
		nrk_wait_until_nw();
    4230:	0e 94 aa 24 	call	0x4954	; 0x4954 <nrk_wait_until_nw>
    4234:	04 c0       	rjmp	.+8      	; 0x423e <__stack+0x3f>
	else
		nrk_wait_until_ticks(0);
    4236:	80 e0       	ldi	r24, 0x00	; 0
    4238:	90 e0       	ldi	r25, 0x00	; 0
    423a:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    423e:	e0 91 27 0a 	lds	r30, 0x0A27
    4242:	f0 91 28 0a 	lds	r31, 0x0A28
    4246:	01 89       	ldd	r16, Z+17	; 0x11
    4248:	12 89       	ldd	r17, Z+18	; 0x12
    424a:	23 89       	ldd	r18, Z+19	; 0x13
    424c:	34 89       	ldd	r19, Z+20	; 0x14
}
    424e:	c9 01       	movw	r24, r18
    4250:	b8 01       	movw	r22, r16
    4252:	1f 91       	pop	r17
    4254:	0f 91       	pop	r16
    4256:	08 95       	ret

00004258 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    4258:	80 e0       	ldi	r24, 0x00	; 0
    425a:	90 e0       	ldi	r25, 0x00	; 0
    425c:	08 95       	ret

0000425e <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    425e:	21 e0       	ldi	r18, 0x01	; 1
    4260:	83 51       	subi	r24, 0x13	; 19
    4262:	9a 40       	sbci	r25, 0x0A	; 10
    4264:	09 f4       	brne	.+2      	; 0x4268 <nrk_get_resource_index+0xa>
    4266:	20 e0       	ldi	r18, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    4268:	82 2f       	mov	r24, r18
    426a:	81 95       	neg	r24
    426c:	08 95       	ret

0000426e <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    426e:	0e 94 2f 21 	call	0x425e	; 0x425e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4272:	8f 3f       	cpi	r24, 0xFF	; 255
    4274:	11 f4       	brne	.+4      	; 0x427a <nrk_sem_query+0xc>
    4276:	81 e0       	ldi	r24, 0x01	; 1
    4278:	03 c0       	rjmp	.+6      	; 0x4280 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    427a:	81 30       	cpi	r24, 0x01	; 1
    427c:	29 f4       	brne	.+10     	; 0x4288 <nrk_sem_query+0x1a>
    427e:	82 e0       	ldi	r24, 0x02	; 2
    4280:	0e 94 10 1c 	call	0x3820	; 0x3820 <_nrk_errno_set>
    4284:	8f ef       	ldi	r24, 0xFF	; 255
    4286:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    4288:	99 27       	eor	r25, r25
    428a:	87 fd       	sbrc	r24, 7
    428c:	90 95       	com	r25
    428e:	fc 01       	movw	r30, r24
    4290:	ee 0f       	add	r30, r30
    4292:	ff 1f       	adc	r31, r31
    4294:	8e 0f       	add	r24, r30
    4296:	9f 1f       	adc	r25, r31
    4298:	fc 01       	movw	r30, r24
    429a:	ed 5e       	subi	r30, 0xED	; 237
    429c:	f5 4f       	sbci	r31, 0xF5	; 245
    429e:	82 81       	ldd	r24, Z+2	; 0x02
}
    42a0:	08 95       	ret

000042a2 <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    42a2:	ef 92       	push	r14
    42a4:	ff 92       	push	r15
    42a6:	0f 93       	push	r16
    42a8:	1f 93       	push	r17
    42aa:	cf 93       	push	r28
    42ac:	df 93       	push	r29
    42ae:	1f 92       	push	r1
    42b0:	cd b7       	in	r28, 0x3d	; 61
    42b2:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    42b4:	0e 94 2f 21 	call	0x425e	; 0x425e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    42b8:	8f 3f       	cpi	r24, 0xFF	; 255
    42ba:	11 f4       	brne	.+4      	; 0x42c0 <nrk_sem_pend+0x1e>
    42bc:	81 e0       	ldi	r24, 0x01	; 1
    42be:	03 c0       	rjmp	.+6      	; 0x42c6 <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42c0:	81 30       	cpi	r24, 0x01	; 1
    42c2:	29 f4       	brne	.+10     	; 0x42ce <nrk_sem_pend+0x2c>
    42c4:	82 e0       	ldi	r24, 0x02	; 2
    42c6:	0e 94 10 1c 	call	0x3820	; 0x3820 <_nrk_errno_set>
    42ca:	8f ef       	ldi	r24, 0xFF	; 255
    42cc:	41 c0       	rjmp	.+130    	; 0x4350 <nrk_sem_pend+0xae>
	
	nrk_int_disable();
    42ce:	89 83       	std	Y+1, r24	; 0x01
    42d0:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    42d4:	89 81       	ldd	r24, Y+1	; 0x01
    42d6:	e8 2e       	mov	r14, r24
    42d8:	ff 24       	eor	r15, r15
    42da:	e7 fc       	sbrc	r14, 7
    42dc:	f0 94       	com	r15
    42de:	87 01       	movw	r16, r14
    42e0:	00 0f       	add	r16, r16
    42e2:	11 1f       	adc	r17, r17
    42e4:	f8 01       	movw	r30, r16
    42e6:	ee 0d       	add	r30, r14
    42e8:	ff 1d       	adc	r31, r15
    42ea:	ed 5e       	subi	r30, 0xED	; 237
    42ec:	f5 4f       	sbci	r31, 0xF5	; 245
    42ee:	92 81       	ldd	r25, Z+2	; 0x02
    42f0:	91 11       	cpse	r25, r1
    42f2:	16 c0       	rjmp	.+44     	; 0x4320 <nrk_sem_pend+0x7e>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    42f4:	e0 91 27 0a 	lds	r30, 0x0A27
    42f8:	f0 91 28 0a 	lds	r31, 0x0A28
    42fc:	97 81       	ldd	r25, Z+7	; 0x07
    42fe:	92 60       	ori	r25, 0x02	; 2
    4300:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    4302:	99 27       	eor	r25, r25
    4304:	87 fd       	sbrc	r24, 7
    4306:	90 95       	com	r25
    4308:	a9 2f       	mov	r26, r25
    430a:	b9 2f       	mov	r27, r25
    430c:	81 8b       	std	Z+17, r24	; 0x11
    430e:	92 8b       	std	Z+18, r25	; 0x12
    4310:	a3 8b       	std	Z+19, r26	; 0x13
    4312:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    4314:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    4318:	80 e0       	ldi	r24, 0x00	; 0
    431a:	90 e0       	ldi	r25, 0x00	; 0
    431c:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    4320:	0e 0d       	add	r16, r14
    4322:	1f 1d       	adc	r17, r15
    4324:	d8 01       	movw	r26, r16
    4326:	ad 5e       	subi	r26, 0xED	; 237
    4328:	b5 4f       	sbci	r27, 0xF5	; 245
    432a:	12 96       	adiw	r26, 0x02	; 2
    432c:	8c 91       	ld	r24, X
    432e:	12 97       	sbiw	r26, 0x02	; 2
    4330:	81 50       	subi	r24, 0x01	; 1
    4332:	12 96       	adiw	r26, 0x02	; 2
    4334:	8c 93       	st	X, r24
    4336:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    4338:	e0 91 27 0a 	lds	r30, 0x0A27
    433c:	f0 91 28 0a 	lds	r31, 0x0A28
    4340:	11 96       	adiw	r26, 0x01	; 1
    4342:	8c 91       	ld	r24, X
    4344:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    4346:	81 e0       	ldi	r24, 0x01	; 1
    4348:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    434a:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>

	return NRK_OK;
    434e:	81 e0       	ldi	r24, 0x01	; 1
}
    4350:	0f 90       	pop	r0
    4352:	df 91       	pop	r29
    4354:	cf 91       	pop	r28
    4356:	1f 91       	pop	r17
    4358:	0f 91       	pop	r16
    435a:	ff 90       	pop	r15
    435c:	ef 90       	pop	r14
    435e:	08 95       	ret

00004360 <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    4360:	0f 93       	push	r16
    4362:	1f 93       	push	r17
    4364:	cf 93       	push	r28
    4366:	df 93       	push	r29
    4368:	1f 92       	push	r1
    436a:	cd b7       	in	r28, 0x3d	; 61
    436c:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    436e:	0e 94 2f 21 	call	0x425e	; 0x425e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4372:	8f 3f       	cpi	r24, 0xFF	; 255
    4374:	11 f4       	brne	.+4      	; 0x437a <nrk_sem_post+0x1a>
    4376:	81 e0       	ldi	r24, 0x01	; 1
    4378:	03 c0       	rjmp	.+6      	; 0x4380 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    437a:	81 30       	cpi	r24, 0x01	; 1
    437c:	29 f4       	brne	.+10     	; 0x4388 <nrk_sem_post+0x28>
    437e:	82 e0       	ldi	r24, 0x02	; 2
    4380:	0e 94 10 1c 	call	0x3820	; 0x3820 <_nrk_errno_set>
    4384:	8f ef       	ldi	r24, 0xFF	; 255
    4386:	44 c0       	rjmp	.+136    	; 0x4410 <nrk_sem_post+0xb0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    4388:	48 2f       	mov	r20, r24
    438a:	55 27       	eor	r21, r21
    438c:	47 fd       	sbrc	r20, 7
    438e:	50 95       	com	r21
    4390:	9a 01       	movw	r18, r20
    4392:	22 0f       	add	r18, r18
    4394:	33 1f       	adc	r19, r19
    4396:	24 0f       	add	r18, r20
    4398:	35 1f       	adc	r19, r21
    439a:	89 01       	movw	r16, r18
    439c:	0d 5e       	subi	r16, 0xED	; 237
    439e:	15 4f       	sbci	r17, 0xF5	; 245
    43a0:	f8 01       	movw	r30, r16
    43a2:	22 81       	ldd	r18, Z+2	; 0x02
    43a4:	90 81       	ld	r25, Z
    43a6:	29 17       	cp	r18, r25
    43a8:	94 f5       	brge	.+100    	; 0x440e <nrk_sem_post+0xae>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    43aa:	89 83       	std	Y+1, r24	; 0x01
    43ac:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>

		nrk_sem_list[id].value++;
    43b0:	f8 01       	movw	r30, r16
    43b2:	92 81       	ldd	r25, Z+2	; 0x02
    43b4:	9f 5f       	subi	r25, 0xFF	; 255
    43b6:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    43b8:	e0 91 27 0a 	lds	r30, 0x0A27
    43bc:	f0 91 28 0a 	lds	r31, 0x0A28
    43c0:	14 82       	std	Z+4, r1	; 0x04
    43c2:	ec e6       	ldi	r30, 0x6C	; 108
    43c4:	f9 e0       	ldi	r31, 0x09	; 9

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    43c6:	89 81       	ldd	r24, Y+1	; 0x01
    43c8:	99 27       	eor	r25, r25
    43ca:	87 fd       	sbrc	r24, 7
    43cc:	90 95       	com	r25
    43ce:	a9 2f       	mov	r26, r25
    43d0:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    43d2:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    43d4:	30 81       	ld	r19, Z
    43d6:	32 30       	cpi	r19, 0x02	; 2
    43d8:	99 f4       	brne	.+38     	; 0x4400 <nrk_sem_post+0xa0>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    43da:	42 85       	ldd	r20, Z+10	; 0x0a
    43dc:	53 85       	ldd	r21, Z+11	; 0x0b
    43de:	64 85       	ldd	r22, Z+12	; 0x0c
    43e0:	75 85       	ldd	r23, Z+13	; 0x0d
    43e2:	48 17       	cp	r20, r24
    43e4:	59 07       	cpc	r21, r25
    43e6:	6a 07       	cpc	r22, r26
    43e8:	7b 07       	cpc	r23, r27
    43ea:	51 f4       	brne	.+20     	; 0x4400 <nrk_sem_post+0xa0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    43ec:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    43ee:	16 86       	std	Z+14, r1	; 0x0e
    43f0:	17 86       	std	Z+15, r1	; 0x0f
    43f2:	10 8a       	std	Z+16, r1	; 0x10
    43f4:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    43f6:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    43f8:	12 86       	std	Z+10, r1	; 0x0a
    43fa:	13 86       	std	Z+11, r1	; 0x0b
    43fc:	14 86       	std	Z+12, r1	; 0x0c
    43fe:	15 86       	std	Z+13, r1	; 0x0d
    4400:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4402:	3a e0       	ldi	r19, 0x0A	; 10
    4404:	e8 31       	cpi	r30, 0x18	; 24
    4406:	f3 07       	cpc	r31, r19
    4408:	29 f7       	brne	.-54     	; 0x43d4 <nrk_sem_post+0x74>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    440a:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
	}
		
return NRK_OK;
    440e:	81 e0       	ldi	r24, 0x01	; 1
}
    4410:	0f 90       	pop	r0
    4412:	df 91       	pop	r29
    4414:	cf 91       	pop	r28
    4416:	1f 91       	pop	r17
    4418:	0f 91       	pop	r16
    441a:	08 95       	ret

0000441c <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    441c:	0e 94 2f 21 	call	0x425e	; 0x425e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4420:	8f 3f       	cpi	r24, 0xFF	; 255
    4422:	11 f4       	brne	.+4      	; 0x4428 <nrk_sem_delete+0xc>
    4424:	81 e0       	ldi	r24, 0x01	; 1
    4426:	03 c0       	rjmp	.+6      	; 0x442e <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4428:	81 30       	cpi	r24, 0x01	; 1
    442a:	29 f4       	brne	.+10     	; 0x4436 <nrk_sem_delete+0x1a>
    442c:	82 e0       	ldi	r24, 0x02	; 2
    442e:	0e 94 10 1c 	call	0x3820	; 0x3820 <_nrk_errno_set>
    4432:	8f ef       	ldi	r24, 0xFF	; 255
    4434:	08 95       	ret

	nrk_sem_list[id].count=-1;
    4436:	99 27       	eor	r25, r25
    4438:	87 fd       	sbrc	r24, 7
    443a:	90 95       	com	r25
    443c:	fc 01       	movw	r30, r24
    443e:	ee 0f       	add	r30, r30
    4440:	ff 1f       	adc	r31, r31
    4442:	8e 0f       	add	r24, r30
    4444:	9f 1f       	adc	r25, r31
    4446:	fc 01       	movw	r30, r24
    4448:	ed 5e       	subi	r30, 0xED	; 237
    444a:	f5 4f       	sbci	r31, 0xF5	; 245
    444c:	8f ef       	ldi	r24, 0xFF	; 255
    444e:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    4450:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    4452:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    4454:	80 91 26 0a 	lds	r24, 0x0A26
    4458:	81 50       	subi	r24, 0x01	; 1
    445a:	80 93 26 0a 	sts	0x0A26, r24
return NRK_OK;
    445e:	81 e0       	ldi	r24, 0x01	; 1
}
    4460:	08 95       	ret

00004462 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    4462:	e0 91 1c 0a 	lds	r30, 0x0A1C
    4466:	f0 91 1d 0a 	lds	r31, 0x0A1D
}
    446a:	80 81       	ld	r24, Z
    446c:	08 95       	ret

0000446e <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    446e:	e0 91 1c 0a 	lds	r30, 0x0A1C
    4472:	f0 91 1d 0a 	lds	r31, 0x0A1D
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    4476:	30 97       	sbiw	r30, 0x00	; 0
    4478:	21 f0       	breq	.+8      	; 0x4482 <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    447a:	03 80       	ldd	r0, Z+3	; 0x03
    447c:	f4 81       	ldd	r31, Z+4	; 0x04
    447e:	e0 2d       	mov	r30, r0
    4480:	fa cf       	rjmp	.-12     	; 0x4476 <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    4482:	08 95       	ret

00004484 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    4484:	af 92       	push	r10
    4486:	bf 92       	push	r11
    4488:	cf 92       	push	r12
    448a:	df 92       	push	r13
    448c:	ef 92       	push	r14
    448e:	ff 92       	push	r15
    4490:	0f 93       	push	r16
    4492:	1f 93       	push	r17
    4494:	cf 93       	push	r28
    4496:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    4498:	e0 91 63 09 	lds	r30, 0x0963
    449c:	f0 91 64 09 	lds	r31, 0x0964
    44a0:	30 97       	sbiw	r30, 0x00	; 0
    44a2:	09 f4       	brne	.+2      	; 0x44a6 <nrk_add_to_readyQ+0x22>
    44a4:	94 c0       	rjmp	.+296    	; 0x45ce <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    44a6:	00 91 1c 0a 	lds	r16, 0x0A1C
    44aa:	10 91 1d 0a 	lds	r17, 0x0A1D
    CurNode = _free_node;

    if (_head_node != NULL)
    44ae:	01 15       	cp	r16, r1
    44b0:	11 05       	cpc	r17, r1
    44b2:	09 f4       	brne	.+2      	; 0x44b6 <nrk_add_to_readyQ+0x32>
    44b4:	4c c0       	rjmp	.+152    	; 0x454e <nrk_add_to_readyQ+0xca>
    44b6:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    44b8:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    44ba:	58 2f       	mov	r21, r24
    44bc:	54 03       	mulsu	r21, r20
    44be:	90 01       	movw	r18, r0
    44c0:	11 24       	eor	r1, r1
    44c2:	2b 59       	subi	r18, 0x9B	; 155
    44c4:	36 4f       	sbci	r19, 0xF6	; 246
    44c6:	79 01       	movw	r14, r18
    44c8:	9a e0       	ldi	r25, 0x0A	; 10
    44ca:	e9 0e       	add	r14, r25
    44cc:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    44ce:	69 01       	movw	r12, r18
    44d0:	c4 e0       	ldi	r28, 0x04	; 4
    44d2:	cc 0e       	add	r12, r28
    44d4:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    44d6:	59 01       	movw	r10, r18
    44d8:	db e0       	ldi	r29, 0x0B	; 11
    44da:	ad 0e       	add	r10, r29
    44dc:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    44de:	2c 91       	ld	r18, X
    44e0:	30 e0       	ldi	r19, 0x00	; 0
    44e2:	42 9f       	mul	r20, r18
    44e4:	b0 01       	movw	r22, r0
    44e6:	43 9f       	mul	r20, r19
    44e8:	70 0d       	add	r23, r0
    44ea:	11 24       	eor	r1, r1
    44ec:	6b 59       	subi	r22, 0x9B	; 155
    44ee:	76 4f       	sbci	r23, 0xF6	; 246
    44f0:	eb 01       	movw	r28, r22
    44f2:	9c 81       	ldd	r25, Y+4	; 0x04
    44f4:	99 23       	and	r25, r25
    44f6:	29 f0       	breq	.+10     	; 0x4502 <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    44f8:	5b 85       	ldd	r21, Y+11	; 0x0b
    44fa:	e7 01       	movw	r28, r14
    44fc:	98 81       	ld	r25, Y
    44fe:	59 17       	cp	r21, r25
    4500:	40 f1       	brcs	.+80     	; 0x4552 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4502:	e6 01       	movw	r28, r12
    4504:	98 81       	ld	r25, Y
    4506:	99 23       	and	r25, r25
    4508:	69 f0       	breq	.+26     	; 0x4524 <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    450a:	42 9f       	mul	r20, r18
    450c:	b0 01       	movw	r22, r0
    450e:	43 9f       	mul	r20, r19
    4510:	70 0d       	add	r23, r0
    4512:	11 24       	eor	r1, r1
    4514:	6b 59       	subi	r22, 0x9B	; 155
    4516:	76 4f       	sbci	r23, 0xF6	; 246
    4518:	eb 01       	movw	r28, r22
    451a:	5a 85       	ldd	r21, Y+10	; 0x0a
    451c:	e5 01       	movw	r28, r10
    451e:	98 81       	ld	r25, Y
    4520:	59 17       	cp	r21, r25
    4522:	b8 f0       	brcs	.+46     	; 0x4552 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4524:	42 9f       	mul	r20, r18
    4526:	b0 01       	movw	r22, r0
    4528:	43 9f       	mul	r20, r19
    452a:	70 0d       	add	r23, r0
    452c:	11 24       	eor	r1, r1
    452e:	9b 01       	movw	r18, r22
    4530:	2b 59       	subi	r18, 0x9B	; 155
    4532:	36 4f       	sbci	r19, 0xF6	; 246
    4534:	e9 01       	movw	r28, r18
    4536:	2a 85       	ldd	r18, Y+10	; 0x0a
    4538:	e7 01       	movw	r28, r14
    453a:	98 81       	ld	r25, Y
    453c:	29 17       	cp	r18, r25
    453e:	48 f0       	brcs	.+18     	; 0x4552 <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    4540:	13 96       	adiw	r26, 0x03	; 3
    4542:	0d 90       	ld	r0, X+
    4544:	bc 91       	ld	r27, X
    4546:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    4548:	10 97       	sbiw	r26, 0x00	; 0
    454a:	49 f6       	brne	.-110    	; 0x44de <nrk_add_to_readyQ+0x5a>
    454c:	02 c0       	rjmp	.+4      	; 0x4552 <nrk_add_to_readyQ+0xce>
    454e:	a0 e0       	ldi	r26, 0x00	; 0
    4550:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    4552:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    4554:	c3 81       	ldd	r28, Z+3	; 0x03
    4556:	d4 81       	ldd	r29, Z+4	; 0x04
    4558:	d0 93 64 09 	sts	0x0964, r29
    455c:	c0 93 63 09 	sts	0x0963, r28

    if (NextNode == _head_node)
    4560:	a0 17       	cp	r26, r16
    4562:	b1 07       	cpc	r27, r17
    4564:	b1 f4       	brne	.+44     	; 0x4592 <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    4566:	10 97       	sbiw	r26, 0x00	; 0
    4568:	49 f0       	breq	.+18     	; 0x457c <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    456a:	b4 83       	std	Z+4, r27	; 0x04
    456c:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    456e:	12 82       	std	Z+2, r1	; 0x02
    4570:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    4572:	12 96       	adiw	r26, 0x02	; 2
    4574:	fc 93       	st	X, r31
    4576:	ee 93       	st	-X, r30
    4578:	11 97       	sbiw	r26, 0x01	; 1
    457a:	06 c0       	rjmp	.+12     	; 0x4588 <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    457c:	14 82       	std	Z+4, r1	; 0x04
    457e:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    4580:	12 82       	std	Z+2, r1	; 0x02
    4582:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    4584:	fa 83       	std	Y+2, r31	; 0x02
    4586:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    4588:	f0 93 1d 0a 	sts	0x0A1D, r31
    458c:	e0 93 1c 0a 	sts	0x0A1C, r30
    4590:	1e c0       	rjmp	.+60     	; 0x45ce <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    4592:	ac 17       	cp	r26, r28
    4594:	bd 07       	cpc	r27, r29
    4596:	79 f0       	breq	.+30     	; 0x45b6 <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4598:	11 96       	adiw	r26, 0x01	; 1
    459a:	8d 91       	ld	r24, X+
    459c:	9c 91       	ld	r25, X
    459e:	12 97       	sbiw	r26, 0x02	; 2
    45a0:	92 83       	std	Z+2, r25	; 0x02
    45a2:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    45a4:	b4 83       	std	Z+4, r27	; 0x04
    45a6:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    45a8:	11 96       	adiw	r26, 0x01	; 1
    45aa:	cd 91       	ld	r28, X+
    45ac:	dc 91       	ld	r29, X
    45ae:	12 97       	sbiw	r26, 0x02	; 2
    45b0:	fc 83       	std	Y+4, r31	; 0x04
    45b2:	eb 83       	std	Y+3, r30	; 0x03
    45b4:	08 c0       	rjmp	.+16     	; 0x45c6 <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    45b6:	14 82       	std	Z+4, r1	; 0x04
    45b8:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    45ba:	11 96       	adiw	r26, 0x01	; 1
    45bc:	8d 91       	ld	r24, X+
    45be:	9c 91       	ld	r25, X
    45c0:	12 97       	sbiw	r26, 0x02	; 2
    45c2:	92 83       	std	Z+2, r25	; 0x02
    45c4:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    45c6:	12 96       	adiw	r26, 0x02	; 2
    45c8:	fc 93       	st	X, r31
    45ca:	ee 93       	st	-X, r30
    45cc:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    45ce:	df 91       	pop	r29
    45d0:	cf 91       	pop	r28
    45d2:	1f 91       	pop	r17
    45d4:	0f 91       	pop	r16
    45d6:	ff 90       	pop	r15
    45d8:	ef 90       	pop	r14
    45da:	df 90       	pop	r13
    45dc:	cf 90       	pop	r12
    45de:	bf 90       	pop	r11
    45e0:	af 90       	pop	r10
    45e2:	08 95       	ret

000045e4 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    45e4:	cf 93       	push	r28
    45e6:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    45e8:	e0 91 1c 0a 	lds	r30, 0x0A1C
    45ec:	f0 91 1d 0a 	lds	r31, 0x0A1D
    45f0:	30 97       	sbiw	r30, 0x00	; 0
    45f2:	09 f4       	brne	.+2      	; 0x45f6 <nrk_rem_from_readyQ+0x12>
    45f4:	44 c0       	rjmp	.+136    	; 0x467e <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    45f6:	99 27       	eor	r25, r25
    45f8:	87 fd       	sbrc	r24, 7
    45fa:	90 95       	com	r25
    45fc:	20 81       	ld	r18, Z
    45fe:	30 e0       	ldi	r19, 0x00	; 0
    4600:	28 17       	cp	r18, r24
    4602:	39 07       	cpc	r19, r25
    4604:	81 f4       	brne	.+32     	; 0x4626 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4606:	a3 81       	ldd	r26, Z+3	; 0x03
    4608:	b4 81       	ldd	r27, Z+4	; 0x04
    460a:	b0 93 1d 0a 	sts	0x0A1D, r27
    460e:	a0 93 1c 0a 	sts	0x0A1C, r26
        _head_node->Prev = NULL;
    4612:	12 96       	adiw	r26, 0x02	; 2
    4614:	1c 92       	st	X, r1
    4616:	1e 92       	st	-X, r1
    4618:	11 97       	sbiw	r26, 0x01	; 1
    461a:	18 c0       	rjmp	.+48     	; 0x464c <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    461c:	03 80       	ldd	r0, Z+3	; 0x03
    461e:	f4 81       	ldd	r31, Z+4	; 0x04
    4620:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    4622:	30 97       	sbiw	r30, 0x00	; 0
    4624:	61 f1       	breq	.+88     	; 0x467e <nrk_rem_from_readyQ+0x9a>
    4626:	20 81       	ld	r18, Z
    4628:	30 e0       	ldi	r19, 0x00	; 0
    462a:	28 17       	cp	r18, r24
    462c:	39 07       	cpc	r19, r25
    462e:	b1 f7       	brne	.-20     	; 0x461c <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    4630:	c1 81       	ldd	r28, Z+1	; 0x01
    4632:	d2 81       	ldd	r29, Z+2	; 0x02
    4634:	83 81       	ldd	r24, Z+3	; 0x03
    4636:	94 81       	ldd	r25, Z+4	; 0x04
    4638:	9c 83       	std	Y+4, r25	; 0x04
    463a:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    463c:	a3 81       	ldd	r26, Z+3	; 0x03
    463e:	b4 81       	ldd	r27, Z+4	; 0x04
    4640:	10 97       	sbiw	r26, 0x00	; 0
    4642:	21 f0       	breq	.+8      	; 0x464c <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    4644:	12 96       	adiw	r26, 0x02	; 2
    4646:	dc 93       	st	X, r29
    4648:	ce 93       	st	-X, r28
    464a:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    464c:	a0 91 63 09 	lds	r26, 0x0963
    4650:	b0 91 64 09 	lds	r27, 0x0964
    4654:	10 97       	sbiw	r26, 0x00	; 0
    4656:	39 f4       	brne	.+14     	; 0x4666 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    4658:	f0 93 64 09 	sts	0x0964, r31
    465c:	e0 93 63 09 	sts	0x0963, r30
        _free_node->Next = NULL;
    4660:	14 82       	std	Z+4, r1	; 0x04
    4662:	13 82       	std	Z+3, r1	; 0x03
    4664:	0a c0       	rjmp	.+20     	; 0x467a <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    4666:	b4 83       	std	Z+4, r27	; 0x04
    4668:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    466a:	12 96       	adiw	r26, 0x02	; 2
    466c:	fc 93       	st	X, r31
    466e:	ee 93       	st	-X, r30
    4670:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    4672:	f0 93 64 09 	sts	0x0964, r31
    4676:	e0 93 63 09 	sts	0x0963, r30
    }
    _free_node->Prev = NULL;
    467a:	12 82       	std	Z+2, r1	; 0x02
    467c:	11 82       	std	Z+1, r1	; 0x01
}
    467e:	df 91       	pop	r29
    4680:	cf 91       	pop	r28
    4682:	08 95       	ret

00004684 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4684:	ef 92       	push	r14
    4686:	ff 92       	push	r15
    4688:	0f 93       	push	r16
    468a:	1f 93       	push	r17
    468c:	cf 93       	push	r28
    468e:	df 93       	push	r29
    4690:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4692:	4b 81       	ldd	r20, Y+3	; 0x03
    4694:	5c 81       	ldd	r21, Y+4	; 0x04
    4696:	69 81       	ldd	r22, Y+1	; 0x01
    4698:	7a 81       	ldd	r23, Y+2	; 0x02
    469a:	8d 81       	ldd	r24, Y+5	; 0x05
    469c:	9e 81       	ldd	r25, Y+6	; 0x06
    469e:	0e 94 4a 30 	call	0x6094	; 0x6094 <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    46a2:	2f 81       	ldd	r18, Y+7	; 0x07
    46a4:	22 23       	and	r18, r18
    46a6:	71 f0       	breq	.+28     	; 0x46c4 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    46a8:	4b 81       	ldd	r20, Y+3	; 0x03
    46aa:	5c 81       	ldd	r21, Y+4	; 0x04
    46ac:	e1 2c       	mov	r14, r1
    46ae:	f1 2c       	mov	r15, r1
    46b0:	00 e0       	ldi	r16, 0x00	; 0
    46b2:	10 e0       	ldi	r17, 0x00	; 0
    46b4:	20 e0       	ldi	r18, 0x00	; 0
    46b6:	30 e0       	ldi	r19, 0x00	; 0
    46b8:	bc 01       	movw	r22, r24
    46ba:	ce 01       	movw	r24, r28
    46bc:	0e 94 0f 18 	call	0x301e	; 0x301e <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    46c0:	1f 82       	std	Y+7, r1	; 0x07
    46c2:	0c c0       	rjmp	.+24     	; 0x46dc <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    46c4:	e8 81       	ld	r30, Y
    46c6:	2b e2       	ldi	r18, 0x2B	; 43
    46c8:	e2 02       	muls	r30, r18
    46ca:	f0 01       	movw	r30, r0
    46cc:	11 24       	eor	r1, r1
    46ce:	eb 59       	subi	r30, 0x9B	; 155
    46d0:	f6 4f       	sbci	r31, 0xF6	; 246
    46d2:	21 85       	ldd	r18, Z+9	; 0x09
    46d4:	23 30       	cpi	r18, 0x03	; 3
    46d6:	b9 f4       	brne	.+46     	; 0x4706 <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    46d8:	91 83       	std	Z+1, r25	; 0x01
    46da:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    46dc:	e8 81       	ld	r30, Y
    46de:	8b e2       	ldi	r24, 0x2B	; 43
    46e0:	e8 02       	muls	r30, r24
    46e2:	f0 01       	movw	r30, r0
    46e4:	11 24       	eor	r1, r1
    46e6:	eb 59       	subi	r30, 0x9B	; 155
    46e8:	f6 4f       	sbci	r31, 0xF6	; 246
    46ea:	85 89       	ldd	r24, Z+21	; 0x15
    46ec:	96 89       	ldd	r25, Z+22	; 0x16
    46ee:	a7 89       	ldd	r26, Z+23	; 0x17
    46f0:	b0 8d       	ldd	r27, Z+24	; 0x18
    46f2:	89 2b       	or	r24, r25
    46f4:	8a 2b       	or	r24, r26
    46f6:	8b 2b       	or	r24, r27
    46f8:	41 f4       	brne	.+16     	; 0x470a <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    46fa:	82 e0       	ldi	r24, 0x02	; 2
    46fc:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    46fe:	88 81       	ld	r24, Y
    4700:	0e 94 42 22 	call	0x4484	; 0x4484 <nrk_add_to_readyQ>
    4704:	02 c0       	rjmp	.+4      	; 0x470a <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    4706:	8f ef       	ldi	r24, 0xFF	; 255
    4708:	01 c0       	rjmp	.+2      	; 0x470c <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    470a:	81 e0       	ldi	r24, 0x01	; 1
}
    470c:	df 91       	pop	r29
    470e:	cf 91       	pop	r28
    4710:	1f 91       	pop	r17
    4712:	0f 91       	pop	r16
    4714:	ff 90       	pop	r15
    4716:	ef 90       	pop	r14
    4718:	08 95       	ret

0000471a <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    471a:	1f 93       	push	r17
    471c:	cf 93       	push	r28
    471e:	df 93       	push	r29
    4720:	cd b7       	in	r28, 0x3d	; 61
    4722:	de b7       	in	r29, 0x3e	; 62
    4724:	28 97       	sbiw	r28, 0x08	; 8
    4726:	0f b6       	in	r0, 0x3f	; 63
    4728:	f8 94       	cli
    472a:	de bf       	out	0x3e, r29	; 62
    472c:	0f be       	out	0x3f, r0	; 63
    472e:	cd bf       	out	0x3d, r28	; 61
    4730:	29 83       	std	Y+1, r18	; 0x01
    4732:	3a 83       	std	Y+2, r19	; 0x02
    4734:	4b 83       	std	Y+3, r20	; 0x03
    4736:	5c 83       	std	Y+4, r21	; 0x04
    4738:	6d 83       	std	Y+5, r22	; 0x05
    473a:	7e 83       	std	Y+6, r23	; 0x06
    473c:	8f 83       	std	Y+7, r24	; 0x07
    473e:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4740:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4744:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    4748:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    474a:	ce 01       	movw	r24, r28
    474c:	01 96       	adiw	r24, 0x01	; 1
    474e:	0e 94 9f 27 	call	0x4f3e	; 0x4f3e <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    4752:	63 30       	cpi	r22, 0x03	; 3
    4754:	71 05       	cpc	r23, r1
    4756:	98 f0       	brcs	.+38     	; 0x477e <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4758:	e0 91 27 0a 	lds	r30, 0x0A27
    475c:	f0 91 28 0a 	lds	r31, 0x0A28
    4760:	21 2f       	mov	r18, r17
    4762:	30 e0       	ldi	r19, 0x00	; 0
    4764:	62 0f       	add	r22, r18
    4766:	73 1f       	adc	r23, r19
    4768:	cb 01       	movw	r24, r22
    476a:	a0 e0       	ldi	r26, 0x00	; 0
    476c:	b0 e0       	ldi	r27, 0x00	; 0
    476e:	85 8b       	std	Z+21, r24	; 0x15
    4770:	96 8b       	std	Z+22, r25	; 0x16
    4772:	a7 8b       	std	Z+23, r26	; 0x17
    4774:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4776:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>

    return NRK_OK;
    477a:	81 e0       	ldi	r24, 0x01	; 1
    477c:	01 c0       	rjmp	.+2      	; 0x4780 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    477e:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4780:	28 96       	adiw	r28, 0x08	; 8
    4782:	0f b6       	in	r0, 0x3f	; 63
    4784:	f8 94       	cli
    4786:	de bf       	out	0x3e, r29	; 62
    4788:	0f be       	out	0x3f, r0	; 63
    478a:	cd bf       	out	0x3d, r28	; 61
    478c:	df 91       	pop	r29
    478e:	cf 91       	pop	r28
    4790:	1f 91       	pop	r17
    4792:	08 95       	ret

00004794 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4794:	0e 94 1d 30 	call	0x603a	; 0x603a <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4798:	e0 91 27 0a 	lds	r30, 0x0A27
    479c:	f0 91 28 0a 	lds	r31, 0x0A28
    47a0:	85 81       	ldd	r24, Z+5	; 0x05
    47a2:	81 11       	cpse	r24, r1
    47a4:	f7 cf       	rjmp	.-18     	; 0x4794 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    47a6:	08 95       	ret

000047a8 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    47a8:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    47aa:	0e 94 ff 1e 	call	0x3dfe	; 0x3dfe <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    47ae:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    47b2:	e0 91 27 0a 	lds	r30, 0x0A27
    47b6:	f0 91 28 0a 	lds	r31, 0x0A28
    47ba:	81 e0       	ldi	r24, 0x01	; 1
    47bc:	90 e0       	ldi	r25, 0x00	; 0
    47be:	92 a7       	std	Z+42, r25	; 0x2a
    47c0:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    47c2:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    47c4:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    47c8:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    47ca:	88 3f       	cpi	r24, 0xF8	; 248
    47cc:	80 f4       	brcc	.+32     	; 0x47ee <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    47ce:	0e 94 0e 2d 	call	0x5a1c	; 0x5a1c <_nrk_get_next_wakeup>
    47d2:	2c 2f       	mov	r18, r28
    47d4:	30 e0       	ldi	r19, 0x00	; 0
    47d6:	2f 5f       	subi	r18, 0xFF	; 255
    47d8:	3f 4f       	sbci	r19, 0xFF	; 255
    47da:	90 e0       	ldi	r25, 0x00	; 0
    47dc:	28 17       	cp	r18, r24
    47de:	39 07       	cpc	r19, r25
    47e0:	34 f4       	brge	.+12     	; 0x47ee <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    47e2:	82 e0       	ldi	r24, 0x02	; 2
    47e4:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    47e6:	80 93 0e 08 	sts	0x080E, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    47ea:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    47ee:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    47f2:	0e 94 ca 23 	call	0x4794	; 0x4794 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    47f6:	81 e0       	ldi	r24, 0x01	; 1
    47f8:	cf 91       	pop	r28
    47fa:	08 95       	ret

000047fc <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    47fc:	e0 91 27 0a 	lds	r30, 0x0A27
    4800:	f0 91 28 0a 	lds	r31, 0x0A28
    4804:	80 85       	ldd	r24, Z+8	; 0x08
    4806:	0e 94 f2 22 	call	0x45e4	; 0x45e4 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    480a:	e0 91 27 0a 	lds	r30, 0x0A27
    480e:	f0 91 28 0a 	lds	r31, 0x0A28
    4812:	84 e0       	ldi	r24, 0x04	; 4
    4814:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4816:	0e 94 d4 23 	call	0x47a8	; 0x47a8 <nrk_wait_until_next_period>
    return NRK_OK;
}
    481a:	81 e0       	ldi	r24, 0x01	; 1
    481c:	08 95       	ret

0000481e <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    481e:	cf 93       	push	r28
    4820:	df 93       	push	r29
    4822:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4824:	0e 94 ff 1e 	call	0x3dfe	; 0x3dfe <nrk_stack_check>

    if (p == 0)
    4828:	20 97       	sbiw	r28, 0x00	; 0
    482a:	11 f4       	brne	.+4      	; 0x4830 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    482c:	c1 e0       	ldi	r28, 0x01	; 1
    482e:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4830:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4834:	e0 91 27 0a 	lds	r30, 0x0A27
    4838:	f0 91 28 0a 	lds	r31, 0x0A28
    483c:	81 e0       	ldi	r24, 0x01	; 1
    483e:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4840:	d2 a7       	std	Z+42, r29	; 0x2a
    4842:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    4844:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    4848:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    484a:	88 3f       	cpi	r24, 0xF8	; 248
    484c:	80 f4       	brcc	.+32     	; 0x486e <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    484e:	0e 94 0e 2d 	call	0x5a1c	; 0x5a1c <_nrk_get_next_wakeup>
    4852:	2c 2f       	mov	r18, r28
    4854:	30 e0       	ldi	r19, 0x00	; 0
    4856:	2f 5f       	subi	r18, 0xFF	; 255
    4858:	3f 4f       	sbci	r19, 0xFF	; 255
    485a:	90 e0       	ldi	r25, 0x00	; 0
    485c:	28 17       	cp	r18, r24
    485e:	39 07       	cpc	r19, r25
    4860:	34 f4       	brge	.+12     	; 0x486e <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    4862:	82 e0       	ldi	r24, 0x02	; 2
    4864:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    4866:	80 93 0e 08 	sts	0x080E, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    486a:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    486e:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4872:	0e 94 ca 23 	call	0x4794	; 0x4794 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4876:	81 e0       	ldi	r24, 0x01	; 1
    4878:	df 91       	pop	r29
    487a:	cf 91       	pop	r28
    487c:	08 95       	ret

0000487e <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    487e:	ef 92       	push	r14
    4880:	ff 92       	push	r15
    4882:	0f 93       	push	r16
    4884:	1f 93       	push	r17
    4886:	cf 93       	push	r28
    4888:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    488a:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    488e:	e0 91 27 0a 	lds	r30, 0x0A27
    4892:	f0 91 28 0a 	lds	r31, 0x0A28
    4896:	81 e0       	ldi	r24, 0x01	; 1
    4898:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    489a:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    489e:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    48a0:	e0 91 27 0a 	lds	r30, 0x0A27
    48a4:	f0 91 28 0a 	lds	r31, 0x0A28
    48a8:	e8 2e       	mov	r14, r24
    48aa:	f1 2c       	mov	r15, r1
    48ac:	c7 01       	movw	r24, r14
    48ae:	80 0f       	add	r24, r16
    48b0:	91 1f       	adc	r25, r17
    48b2:	a0 e0       	ldi	r26, 0x00	; 0
    48b4:	b0 e0       	ldi	r27, 0x00	; 0
    48b6:	85 8b       	std	Z+21, r24	; 0x15
    48b8:	96 8b       	std	Z+22, r25	; 0x16
    48ba:	a7 8b       	std	Z+23, r26	; 0x17
    48bc:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    48be:	c8 3f       	cpi	r28, 0xF8	; 248
    48c0:	78 f4       	brcc	.+30     	; 0x48e0 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    48c2:	0e 94 0e 2d 	call	0x5a1c	; 0x5a1c <_nrk_get_next_wakeup>
    48c6:	9f ef       	ldi	r25, 0xFF	; 255
    48c8:	e9 1a       	sub	r14, r25
    48ca:	f9 0a       	sbc	r15, r25
    48cc:	90 e0       	ldi	r25, 0x00	; 0
    48ce:	e8 16       	cp	r14, r24
    48d0:	f9 06       	cpc	r15, r25
    48d2:	34 f4       	brge	.+12     	; 0x48e0 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    48d4:	82 e0       	ldi	r24, 0x02	; 2
    48d6:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    48d8:	80 93 0e 08 	sts	0x080E, r24
            _nrk_set_next_wakeup (timer);
    48dc:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    48e0:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    48e4:	0e 94 ca 23 	call	0x4794	; 0x4794 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    48e8:	81 e0       	ldi	r24, 0x01	; 1
    48ea:	cf 91       	pop	r28
    48ec:	1f 91       	pop	r17
    48ee:	0f 91       	pop	r16
    48f0:	ff 90       	pop	r15
    48f2:	ef 90       	pop	r14
    48f4:	08 95       	ret

000048f6 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    48f6:	cf 93       	push	r28
    48f8:	df 93       	push	r29
    48fa:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    48fc:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4900:	e0 91 27 0a 	lds	r30, 0x0A27
    4904:	f0 91 28 0a 	lds	r31, 0x0A28
    4908:	21 e0       	ldi	r18, 0x01	; 1
    490a:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    490c:	ce 01       	movw	r24, r28
    490e:	a0 e0       	ldi	r26, 0x00	; 0
    4910:	b0 e0       	ldi	r27, 0x00	; 0
    4912:	85 8b       	std	Z+21, r24	; 0x15
    4914:	96 8b       	std	Z+22, r25	; 0x16
    4916:	a7 8b       	std	Z+23, r26	; 0x17
    4918:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    491a:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    491e:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4920:	88 3f       	cpi	r24, 0xF8	; 248
    4922:	80 f4       	brcc	.+32     	; 0x4944 <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4924:	0e 94 0e 2d 	call	0x5a1c	; 0x5a1c <_nrk_get_next_wakeup>
    4928:	2c 2f       	mov	r18, r28
    492a:	30 e0       	ldi	r19, 0x00	; 0
    492c:	2f 5f       	subi	r18, 0xFF	; 255
    492e:	3f 4f       	sbci	r19, 0xFF	; 255
    4930:	90 e0       	ldi	r25, 0x00	; 0
    4932:	28 17       	cp	r18, r24
    4934:	39 07       	cpc	r19, r25
    4936:	34 f4       	brge	.+12     	; 0x4944 <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    4938:	82 e0       	ldi	r24, 0x02	; 2
    493a:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    493c:	80 93 0e 08 	sts	0x080E, r24
            _nrk_set_next_wakeup (timer);
    4940:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4944:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4948:	0e 94 ca 23 	call	0x4794	; 0x4794 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    494c:	81 e0       	ldi	r24, 0x01	; 1
    494e:	df 91       	pop	r29
    4950:	cf 91       	pop	r28
    4952:	08 95       	ret

00004954 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4954:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    4956:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    495a:	e0 91 27 0a 	lds	r30, 0x0A27
    495e:	f0 91 28 0a 	lds	r31, 0x0A28
    4962:	81 e0       	ldi	r24, 0x01	; 1
    4964:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4966:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4968:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    496c:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    496e:	88 3f       	cpi	r24, 0xF8	; 248
    4970:	80 f4       	brcc	.+32     	; 0x4992 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4972:	0e 94 0e 2d 	call	0x5a1c	; 0x5a1c <_nrk_get_next_wakeup>
    4976:	2c 2f       	mov	r18, r28
    4978:	30 e0       	ldi	r19, 0x00	; 0
    497a:	2f 5f       	subi	r18, 0xFF	; 255
    497c:	3f 4f       	sbci	r19, 0xFF	; 255
    497e:	90 e0       	ldi	r25, 0x00	; 0
    4980:	28 17       	cp	r18, r24
    4982:	39 07       	cpc	r19, r25
    4984:	34 f4       	brge	.+12     	; 0x4992 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    4986:	82 e0       	ldi	r24, 0x02	; 2
    4988:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    498a:	80 93 0e 08 	sts	0x080E, r24
            _nrk_set_next_wakeup (timer);
    498e:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4992:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4996:	0e 94 ca 23 	call	0x4794	; 0x4794 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    499a:	81 e0       	ldi	r24, 0x01	; 1
    499c:	cf 91       	pop	r28
    499e:	08 95       	ret

000049a0 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    49a0:	1f 93       	push	r17
    49a2:	cf 93       	push	r28
    49a4:	df 93       	push	r29
    49a6:	cd b7       	in	r28, 0x3d	; 61
    49a8:	de b7       	in	r29, 0x3e	; 62
    49aa:	28 97       	sbiw	r28, 0x08	; 8
    49ac:	0f b6       	in	r0, 0x3f	; 63
    49ae:	f8 94       	cli
    49b0:	de bf       	out	0x3e, r29	; 62
    49b2:	0f be       	out	0x3f, r0	; 63
    49b4:	cd bf       	out	0x3d, r28	; 61
    49b6:	29 83       	std	Y+1, r18	; 0x01
    49b8:	3a 83       	std	Y+2, r19	; 0x02
    49ba:	4b 83       	std	Y+3, r20	; 0x03
    49bc:	5c 83       	std	Y+4, r21	; 0x04
    49be:	6d 83       	std	Y+5, r22	; 0x05
    49c0:	7e 83       	std	Y+6, r23	; 0x06
    49c2:	8f 83       	std	Y+7, r24	; 0x07
    49c4:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    49c6:	0e 94 ff 1e 	call	0x3dfe	; 0x3dfe <nrk_stack_check>

    nrk_int_disable ();
    49ca:	0e 94 01 17 	call	0x2e02	; 0x2e02 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    49ce:	e0 91 27 0a 	lds	r30, 0x0A27
    49d2:	f0 91 28 0a 	lds	r31, 0x0A28
    49d6:	81 e0       	ldi	r24, 0x01	; 1
    49d8:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    49da:	81 e0       	ldi	r24, 0x01	; 1
    49dc:	90 e0       	ldi	r25, 0x00	; 0
    49de:	92 a7       	std	Z+42, r25	; 0x2a
    49e0:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    49e2:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    49e6:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    49e8:	ce 01       	movw	r24, r28
    49ea:	01 96       	adiw	r24, 0x01	; 1
    49ec:	0e 94 9f 27 	call	0x4f3e	; 0x4f3e <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    49f0:	e0 91 27 0a 	lds	r30, 0x0A27
    49f4:	f0 91 28 0a 	lds	r31, 0x0A28
    49f8:	dc 01       	movw	r26, r24
    49fa:	cb 01       	movw	r24, r22
    49fc:	81 0f       	add	r24, r17
    49fe:	91 1d       	adc	r25, r1
    4a00:	a1 1d       	adc	r26, r1
    4a02:	b1 1d       	adc	r27, r1
    4a04:	85 8b       	std	Z+21, r24	; 0x15
    4a06:	96 8b       	std	Z+22, r25	; 0x16
    4a08:	a7 8b       	std	Z+23, r26	; 0x17
    4a0a:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4a0c:	18 3f       	cpi	r17, 0xF8	; 248
    4a0e:	80 f4       	brcc	.+32     	; 0x4a30 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4a10:	0e 94 0e 2d 	call	0x5a1c	; 0x5a1c <_nrk_get_next_wakeup>
    4a14:	21 2f       	mov	r18, r17
    4a16:	30 e0       	ldi	r19, 0x00	; 0
    4a18:	2f 5f       	subi	r18, 0xFF	; 255
    4a1a:	3f 4f       	sbci	r19, 0xFF	; 255
    4a1c:	90 e0       	ldi	r25, 0x00	; 0
    4a1e:	28 17       	cp	r18, r24
    4a20:	39 07       	cpc	r19, r25
    4a22:	34 f4       	brge	.+12     	; 0x4a30 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    4a24:	82 e0       	ldi	r24, 0x02	; 2
    4a26:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    4a28:	80 93 0e 08 	sts	0x080E, r24
            _nrk_set_next_wakeup (timer);
    4a2c:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4a30:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4a34:	0e 94 ca 23 	call	0x4794	; 0x4794 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4a38:	81 e0       	ldi	r24, 0x01	; 1
    4a3a:	28 96       	adiw	r28, 0x08	; 8
    4a3c:	0f b6       	in	r0, 0x3f	; 63
    4a3e:	f8 94       	cli
    4a40:	de bf       	out	0x3e, r29	; 62
    4a42:	0f be       	out	0x3f, r0	; 63
    4a44:	cd bf       	out	0x3d, r28	; 61
    4a46:	df 91       	pop	r29
    4a48:	cf 91       	pop	r28
    4a4a:	1f 91       	pop	r17
    4a4c:	08 95       	ret

00004a4e <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4a4e:	8f 92       	push	r8
    4a50:	9f 92       	push	r9
    4a52:	af 92       	push	r10
    4a54:	bf 92       	push	r11
    4a56:	cf 92       	push	r12
    4a58:	df 92       	push	r13
    4a5a:	ef 92       	push	r14
    4a5c:	ff 92       	push	r15
    4a5e:	0f 93       	push	r16
    4a60:	1f 93       	push	r17
    4a62:	cf 93       	push	r28
    4a64:	df 93       	push	r29
    4a66:	cd b7       	in	r28, 0x3d	; 61
    4a68:	de b7       	in	r29, 0x3e	; 62
    4a6a:	60 97       	sbiw	r28, 0x10	; 16
    4a6c:	0f b6       	in	r0, 0x3f	; 63
    4a6e:	f8 94       	cli
    4a70:	de bf       	out	0x3e, r29	; 62
    4a72:	0f be       	out	0x3f, r0	; 63
    4a74:	cd bf       	out	0x3d, r28	; 61
    4a76:	29 87       	std	Y+9, r18	; 0x09
    4a78:	3a 87       	std	Y+10, r19	; 0x0a
    4a7a:	4b 87       	std	Y+11, r20	; 0x0b
    4a7c:	5c 87       	std	Y+12, r21	; 0x0c
    4a7e:	6d 87       	std	Y+13, r22	; 0x0d
    4a80:	7e 87       	std	Y+14, r23	; 0x0e
    4a82:	8f 87       	std	Y+15, r24	; 0x0f
    4a84:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4a86:	ce 01       	movw	r24, r28
    4a88:	01 96       	adiw	r24, 0x01	; 1
    4a8a:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4a8e:	89 80       	ldd	r8, Y+1	; 0x01
    4a90:	9a 80       	ldd	r9, Y+2	; 0x02
    4a92:	ab 80       	ldd	r10, Y+3	; 0x03
    4a94:	bc 80       	ldd	r11, Y+4	; 0x04
    4a96:	cd 80       	ldd	r12, Y+5	; 0x05
    4a98:	de 80       	ldd	r13, Y+6	; 0x06
    4a9a:	ef 80       	ldd	r14, Y+7	; 0x07
    4a9c:	f8 84       	ldd	r15, Y+8	; 0x08
    4a9e:	09 85       	ldd	r16, Y+9	; 0x09
    4aa0:	1a 85       	ldd	r17, Y+10	; 0x0a
    4aa2:	2b 85       	ldd	r18, Y+11	; 0x0b
    4aa4:	3c 85       	ldd	r19, Y+12	; 0x0c
    4aa6:	4d 85       	ldd	r20, Y+13	; 0x0d
    4aa8:	5e 85       	ldd	r21, Y+14	; 0x0e
    4aaa:	6f 85       	ldd	r22, Y+15	; 0x0f
    4aac:	78 89       	ldd	r23, Y+16	; 0x10
    4aae:	ce 01       	movw	r24, r28
    4ab0:	09 96       	adiw	r24, 0x09	; 9
    4ab2:	0e 94 e0 25 	call	0x4bc0	; 0x4bc0 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4ab6:	8f 3f       	cpi	r24, 0xFF	; 255
    4ab8:	61 f0       	breq	.+24     	; 0x4ad2 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4aba:	29 85       	ldd	r18, Y+9	; 0x09
    4abc:	3a 85       	ldd	r19, Y+10	; 0x0a
    4abe:	4b 85       	ldd	r20, Y+11	; 0x0b
    4ac0:	5c 85       	ldd	r21, Y+12	; 0x0c
    4ac2:	6d 85       	ldd	r22, Y+13	; 0x0d
    4ac4:	7e 85       	ldd	r23, Y+14	; 0x0e
    4ac6:	8f 85       	ldd	r24, Y+15	; 0x0f
    4ac8:	98 89       	ldd	r25, Y+16	; 0x10
    4aca:	0e 94 d0 24 	call	0x49a0	; 0x49a0 <nrk_wait>

    return NRK_OK;
    4ace:	81 e0       	ldi	r24, 0x01	; 1
    4ad0:	01 c0       	rjmp	.+2      	; 0x4ad4 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4ad2:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4ad4:	60 96       	adiw	r28, 0x10	; 16
    4ad6:	0f b6       	in	r0, 0x3f	; 63
    4ad8:	f8 94       	cli
    4ada:	de bf       	out	0x3e, r29	; 62
    4adc:	0f be       	out	0x3f, r0	; 63
    4ade:	cd bf       	out	0x3d, r28	; 61
    4ae0:	df 91       	pop	r29
    4ae2:	cf 91       	pop	r28
    4ae4:	1f 91       	pop	r17
    4ae6:	0f 91       	pop	r16
    4ae8:	ff 90       	pop	r15
    4aea:	ef 90       	pop	r14
    4aec:	df 90       	pop	r13
    4aee:	cf 90       	pop	r12
    4af0:	bf 90       	pop	r11
    4af2:	af 90       	pop	r10
    4af4:	9f 90       	pop	r9
    4af6:	8f 90       	pop	r8
    4af8:	08 95       	ret

00004afa <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    4afa:	e0 91 27 0a 	lds	r30, 0x0A27
    4afe:	f0 91 28 0a 	lds	r31, 0x0A28
}
    4b02:	80 85       	ldd	r24, Z+8	; 0x08
    4b04:	08 95       	ret

00004b06 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4b06:	0f 93       	push	r16
    4b08:	1f 93       	push	r17
    4b0a:	cf 93       	push	r28
    4b0c:	df 93       	push	r29
    4b0e:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4b10:	1c 82       	std	Y+4, r1	; 0x04
    4b12:	1d 82       	std	Y+5, r1	; 0x05
    4b14:	1e 82       	std	Y+6, r1	; 0x06
    4b16:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4b18:	80 91 1e 0a 	lds	r24, 0x0A1E
    4b1c:	90 91 1f 0a 	lds	r25, 0x0A1F
    4b20:	a0 91 20 0a 	lds	r26, 0x0A20
    4b24:	b0 91 21 0a 	lds	r27, 0x0A21
    4b28:	88 83       	st	Y, r24
    4b2a:	99 83       	std	Y+1, r25	; 0x01
    4b2c:	aa 83       	std	Y+2, r26	; 0x02
    4b2e:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    4b30:	80 91 22 0a 	lds	r24, 0x0A22
    4b34:	90 91 23 0a 	lds	r25, 0x0A23
    4b38:	a0 91 24 0a 	lds	r26, 0x0A24
    4b3c:	b0 91 25 0a 	lds	r27, 0x0A25
    4b40:	8c 83       	std	Y+4, r24	; 0x04
    4b42:	9d 83       	std	Y+5, r25	; 0x05
    4b44:	ae 83       	std	Y+6, r26	; 0x06
    4b46:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4b48:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    4b4c:	a8 2f       	mov	r26, r24
    4b4e:	b0 e0       	ldi	r27, 0x00	; 0
    4b50:	23 eb       	ldi	r18, 0xB3	; 179
    4b52:	36 ee       	ldi	r19, 0xE6	; 230
    4b54:	4e e0       	ldi	r20, 0x0E	; 14
    4b56:	50 e0       	ldi	r21, 0x00	; 0
    4b58:	0e 94 67 32 	call	0x64ce	; 0x64ce <__muluhisi3>
    4b5c:	0c 81       	ldd	r16, Y+4	; 0x04
    4b5e:	1d 81       	ldd	r17, Y+5	; 0x05
    4b60:	2e 81       	ldd	r18, Y+6	; 0x06
    4b62:	3f 81       	ldd	r19, Y+7	; 0x07
    4b64:	dc 01       	movw	r26, r24
    4b66:	cb 01       	movw	r24, r22
    4b68:	80 0f       	add	r24, r16
    4b6a:	91 1f       	adc	r25, r17
    4b6c:	a2 1f       	adc	r26, r18
    4b6e:	b3 1f       	adc	r27, r19
    4b70:	8c 83       	std	Y+4, r24	; 0x04
    4b72:	9d 83       	std	Y+5, r25	; 0x05
    4b74:	ae 83       	std	Y+6, r26	; 0x06
    4b76:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4b78:	8c 81       	ldd	r24, Y+4	; 0x04
    4b7a:	9d 81       	ldd	r25, Y+5	; 0x05
    4b7c:	ae 81       	ldd	r26, Y+6	; 0x06
    4b7e:	bf 81       	ldd	r27, Y+7	; 0x07
    4b80:	81 15       	cp	r24, r1
    4b82:	2a ec       	ldi	r18, 0xCA	; 202
    4b84:	92 07       	cpc	r25, r18
    4b86:	2a e9       	ldi	r18, 0x9A	; 154
    4b88:	a2 07       	cpc	r26, r18
    4b8a:	2b e3       	ldi	r18, 0x3B	; 59
    4b8c:	b2 07       	cpc	r27, r18
    4b8e:	98 f0       	brcs	.+38     	; 0x4bb6 <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4b90:	9a 5c       	subi	r25, 0xCA	; 202
    4b92:	aa 49       	sbci	r26, 0x9A	; 154
    4b94:	bb 43       	sbci	r27, 0x3B	; 59
    4b96:	8c 83       	std	Y+4, r24	; 0x04
    4b98:	9d 83       	std	Y+5, r25	; 0x05
    4b9a:	ae 83       	std	Y+6, r26	; 0x06
    4b9c:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4b9e:	88 81       	ld	r24, Y
    4ba0:	99 81       	ldd	r25, Y+1	; 0x01
    4ba2:	aa 81       	ldd	r26, Y+2	; 0x02
    4ba4:	bb 81       	ldd	r27, Y+3	; 0x03
    4ba6:	01 96       	adiw	r24, 0x01	; 1
    4ba8:	a1 1d       	adc	r26, r1
    4baa:	b1 1d       	adc	r27, r1
    4bac:	88 83       	st	Y, r24
    4bae:	99 83       	std	Y+1, r25	; 0x01
    4bb0:	aa 83       	std	Y+2, r26	; 0x02
    4bb2:	bb 83       	std	Y+3, r27	; 0x03
    4bb4:	e1 cf       	rjmp	.-62     	; 0x4b78 <nrk_time_get+0x72>
    }

}
    4bb6:	df 91       	pop	r29
    4bb8:	cf 91       	pop	r28
    4bba:	1f 91       	pop	r17
    4bbc:	0f 91       	pop	r16
    4bbe:	08 95       	ret

00004bc0 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4bc0:	8f 92       	push	r8
    4bc2:	9f 92       	push	r9
    4bc4:	af 92       	push	r10
    4bc6:	bf 92       	push	r11
    4bc8:	cf 92       	push	r12
    4bca:	df 92       	push	r13
    4bcc:	ef 92       	push	r14
    4bce:	ff 92       	push	r15
    4bd0:	0f 93       	push	r16
    4bd2:	1f 93       	push	r17
    4bd4:	cf 93       	push	r28
    4bd6:	df 93       	push	r29
    4bd8:	cd b7       	in	r28, 0x3d	; 61
    4bda:	de b7       	in	r29, 0x3e	; 62
    4bdc:	60 97       	sbiw	r28, 0x10	; 16
    4bde:	0f b6       	in	r0, 0x3f	; 63
    4be0:	f8 94       	cli
    4be2:	de bf       	out	0x3e, r29	; 62
    4be4:	0f be       	out	0x3f, r0	; 63
    4be6:	cd bf       	out	0x3d, r28	; 61
    4be8:	fc 01       	movw	r30, r24
    4bea:	09 83       	std	Y+1, r16	; 0x01
    4bec:	1a 83       	std	Y+2, r17	; 0x02
    4bee:	2b 83       	std	Y+3, r18	; 0x03
    4bf0:	3c 83       	std	Y+4, r19	; 0x04
    4bf2:	4d 83       	std	Y+5, r20	; 0x05
    4bf4:	5e 83       	std	Y+6, r21	; 0x06
    4bf6:	6f 83       	std	Y+7, r22	; 0x07
    4bf8:	78 87       	std	Y+8, r23	; 0x08
    4bfa:	89 86       	std	Y+9, r8	; 0x09
    4bfc:	9a 86       	std	Y+10, r9	; 0x0a
    4bfe:	ab 86       	std	Y+11, r10	; 0x0b
    4c00:	bc 86       	std	Y+12, r11	; 0x0c
    4c02:	cd 86       	std	Y+13, r12	; 0x0d
    4c04:	de 86       	std	Y+14, r13	; 0x0e
    4c06:	ef 86       	std	Y+15, r14	; 0x0f
    4c08:	f8 8a       	std	Y+16, r15	; 0x10
    4c0a:	09 81       	ldd	r16, Y+1	; 0x01
    4c0c:	1a 81       	ldd	r17, Y+2	; 0x02
    4c0e:	2b 81       	ldd	r18, Y+3	; 0x03
    4c10:	3c 81       	ldd	r19, Y+4	; 0x04
    4c12:	4d 81       	ldd	r20, Y+5	; 0x05
    4c14:	5e 81       	ldd	r21, Y+6	; 0x06
    4c16:	6f 81       	ldd	r22, Y+7	; 0x07
    4c18:	78 85       	ldd	r23, Y+8	; 0x08
    4c1a:	c9 84       	ldd	r12, Y+9	; 0x09
    4c1c:	da 84       	ldd	r13, Y+10	; 0x0a
    4c1e:	eb 84       	ldd	r14, Y+11	; 0x0b
    4c20:	fc 84       	ldd	r15, Y+12	; 0x0c
    4c22:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c24:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c26:	af 85       	ldd	r26, Y+15	; 0x0f
    4c28:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4c2a:	0c 15       	cp	r16, r12
    4c2c:	1d 05       	cpc	r17, r13
    4c2e:	2e 05       	cpc	r18, r14
    4c30:	3f 05       	cpc	r19, r15
    4c32:	f0 f1       	brcs	.+124    	; 0x4cb0 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4c34:	c0 16       	cp	r12, r16
    4c36:	d1 06       	cpc	r13, r17
    4c38:	e2 06       	cpc	r14, r18
    4c3a:	f3 06       	cpc	r15, r19
    4c3c:	91 f4       	brne	.+36     	; 0x4c62 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4c3e:	48 17       	cp	r20, r24
    4c40:	59 07       	cpc	r21, r25
    4c42:	6a 07       	cpc	r22, r26
    4c44:	7b 07       	cpc	r23, r27
    4c46:	a0 f1       	brcs	.+104    	; 0x4cb0 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4c48:	48 1b       	sub	r20, r24
    4c4a:	59 0b       	sbc	r21, r25
    4c4c:	6a 0b       	sbc	r22, r26
    4c4e:	7b 0b       	sbc	r23, r27
    4c50:	44 83       	std	Z+4, r20	; 0x04
    4c52:	55 83       	std	Z+5, r21	; 0x05
    4c54:	66 83       	std	Z+6, r22	; 0x06
    4c56:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    4c58:	10 82       	st	Z, r1
    4c5a:	11 82       	std	Z+1, r1	; 0x01
    4c5c:	12 82       	std	Z+2, r1	; 0x02
    4c5e:	13 82       	std	Z+3, r1	; 0x03
    4c60:	25 c0       	rjmp	.+74     	; 0x4cac <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4c62:	48 17       	cp	r20, r24
    4c64:	59 07       	cpc	r21, r25
    4c66:	6a 07       	cpc	r22, r26
    4c68:	7b 07       	cpc	r23, r27
    4c6a:	80 f4       	brcc	.+32     	; 0x4c8c <nrk_time_sub+0xcc>
{
	high.secs--;
    4c6c:	01 50       	subi	r16, 0x01	; 1
    4c6e:	11 09       	sbc	r17, r1
    4c70:	21 09       	sbc	r18, r1
    4c72:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4c74:	0c 19       	sub	r16, r12
    4c76:	1d 09       	sbc	r17, r13
    4c78:	2e 09       	sbc	r18, r14
    4c7a:	3f 09       	sbc	r19, r15
    4c7c:	00 83       	st	Z, r16
    4c7e:	11 83       	std	Z+1, r17	; 0x01
    4c80:	22 83       	std	Z+2, r18	; 0x02
    4c82:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4c84:	56 53       	subi	r21, 0x36	; 54
    4c86:	65 46       	sbci	r22, 0x65	; 101
    4c88:	74 4c       	sbci	r23, 0xC4	; 196
    4c8a:	08 c0       	rjmp	.+16     	; 0x4c9c <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4c8c:	0c 19       	sub	r16, r12
    4c8e:	1d 09       	sbc	r17, r13
    4c90:	2e 09       	sbc	r18, r14
    4c92:	3f 09       	sbc	r19, r15
    4c94:	00 83       	st	Z, r16
    4c96:	11 83       	std	Z+1, r17	; 0x01
    4c98:	22 83       	std	Z+2, r18	; 0x02
    4c9a:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4c9c:	48 1b       	sub	r20, r24
    4c9e:	59 0b       	sbc	r21, r25
    4ca0:	6a 0b       	sbc	r22, r26
    4ca2:	7b 0b       	sbc	r23, r27
    4ca4:	44 83       	std	Z+4, r20	; 0x04
    4ca6:	55 83       	std	Z+5, r21	; 0x05
    4ca8:	66 83       	std	Z+6, r22	; 0x06
    4caa:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    4cac:	81 e0       	ldi	r24, 0x01	; 1
    4cae:	01 c0       	rjmp	.+2      	; 0x4cb2 <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4cb0:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4cb2:	60 96       	adiw	r28, 0x10	; 16
    4cb4:	0f b6       	in	r0, 0x3f	; 63
    4cb6:	f8 94       	cli
    4cb8:	de bf       	out	0x3e, r29	; 62
    4cba:	0f be       	out	0x3f, r0	; 63
    4cbc:	cd bf       	out	0x3d, r28	; 61
    4cbe:	df 91       	pop	r29
    4cc0:	cf 91       	pop	r28
    4cc2:	1f 91       	pop	r17
    4cc4:	0f 91       	pop	r16
    4cc6:	ff 90       	pop	r15
    4cc8:	ef 90       	pop	r14
    4cca:	df 90       	pop	r13
    4ccc:	cf 90       	pop	r12
    4cce:	bf 90       	pop	r11
    4cd0:	af 90       	pop	r10
    4cd2:	9f 90       	pop	r9
    4cd4:	8f 90       	pop	r8
    4cd6:	08 95       	ret

00004cd8 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4cd8:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    4cda:	44 81       	ldd	r20, Z+4	; 0x04
    4cdc:	55 81       	ldd	r21, Z+5	; 0x05
    4cde:	66 81       	ldd	r22, Z+6	; 0x06
    4ce0:	77 81       	ldd	r23, Z+7	; 0x07
    4ce2:	41 15       	cp	r20, r1
    4ce4:	8a ec       	ldi	r24, 0xCA	; 202
    4ce6:	58 07       	cpc	r21, r24
    4ce8:	8a e9       	ldi	r24, 0x9A	; 154
    4cea:	68 07       	cpc	r22, r24
    4cec:	8b e3       	ldi	r24, 0x3B	; 59
    4cee:	78 07       	cpc	r23, r24
    4cf0:	98 f0       	brcs	.+38     	; 0x4d18 <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4cf2:	5a 5c       	subi	r21, 0xCA	; 202
    4cf4:	6a 49       	sbci	r22, 0x9A	; 154
    4cf6:	7b 43       	sbci	r23, 0x3B	; 59
    4cf8:	44 83       	std	Z+4, r20	; 0x04
    4cfa:	55 83       	std	Z+5, r21	; 0x05
    4cfc:	66 83       	std	Z+6, r22	; 0x06
    4cfe:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    4d00:	80 81       	ld	r24, Z
    4d02:	91 81       	ldd	r25, Z+1	; 0x01
    4d04:	a2 81       	ldd	r26, Z+2	; 0x02
    4d06:	b3 81       	ldd	r27, Z+3	; 0x03
    4d08:	01 96       	adiw	r24, 0x01	; 1
    4d0a:	a1 1d       	adc	r26, r1
    4d0c:	b1 1d       	adc	r27, r1
    4d0e:	80 83       	st	Z, r24
    4d10:	91 83       	std	Z+1, r25	; 0x01
    4d12:	a2 83       	std	Z+2, r26	; 0x02
    4d14:	b3 83       	std	Z+3, r27	; 0x03
    4d16:	e1 cf       	rjmp	.-62     	; 0x4cda <nrk_time_compact_nanos+0x2>
    }
}
    4d18:	08 95       	ret

00004d1a <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4d1a:	8f 92       	push	r8
    4d1c:	9f 92       	push	r9
    4d1e:	af 92       	push	r10
    4d20:	bf 92       	push	r11
    4d22:	cf 92       	push	r12
    4d24:	df 92       	push	r13
    4d26:	ef 92       	push	r14
    4d28:	ff 92       	push	r15
    4d2a:	0f 93       	push	r16
    4d2c:	1f 93       	push	r17
    4d2e:	cf 93       	push	r28
    4d30:	df 93       	push	r29
    4d32:	cd b7       	in	r28, 0x3d	; 61
    4d34:	de b7       	in	r29, 0x3e	; 62
    4d36:	60 97       	sbiw	r28, 0x10	; 16
    4d38:	0f b6       	in	r0, 0x3f	; 63
    4d3a:	f8 94       	cli
    4d3c:	de bf       	out	0x3e, r29	; 62
    4d3e:	0f be       	out	0x3f, r0	; 63
    4d40:	cd bf       	out	0x3d, r28	; 61
    4d42:	09 83       	std	Y+1, r16	; 0x01
    4d44:	1a 83       	std	Y+2, r17	; 0x02
    4d46:	2b 83       	std	Y+3, r18	; 0x03
    4d48:	3c 83       	std	Y+4, r19	; 0x04
    4d4a:	4d 83       	std	Y+5, r20	; 0x05
    4d4c:	5e 83       	std	Y+6, r21	; 0x06
    4d4e:	6f 83       	std	Y+7, r22	; 0x07
    4d50:	78 87       	std	Y+8, r23	; 0x08
    4d52:	89 86       	std	Y+9, r8	; 0x09
    4d54:	9a 86       	std	Y+10, r9	; 0x0a
    4d56:	ab 86       	std	Y+11, r10	; 0x0b
    4d58:	bc 86       	std	Y+12, r11	; 0x0c
    4d5a:	cd 86       	std	Y+13, r12	; 0x0d
    4d5c:	de 86       	std	Y+14, r13	; 0x0e
    4d5e:	ef 86       	std	Y+15, r14	; 0x0f
    4d60:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4d62:	09 85       	ldd	r16, Y+9	; 0x09
    4d64:	1a 85       	ldd	r17, Y+10	; 0x0a
    4d66:	2b 85       	ldd	r18, Y+11	; 0x0b
    4d68:	3c 85       	ldd	r19, Y+12	; 0x0c
    4d6a:	49 81       	ldd	r20, Y+1	; 0x01
    4d6c:	5a 81       	ldd	r21, Y+2	; 0x02
    4d6e:	6b 81       	ldd	r22, Y+3	; 0x03
    4d70:	7c 81       	ldd	r23, Y+4	; 0x04
    4d72:	40 0f       	add	r20, r16
    4d74:	51 1f       	adc	r21, r17
    4d76:	62 1f       	adc	r22, r18
    4d78:	73 1f       	adc	r23, r19
    4d7a:	fc 01       	movw	r30, r24
    4d7c:	40 83       	st	Z, r20
    4d7e:	51 83       	std	Z+1, r21	; 0x01
    4d80:	62 83       	std	Z+2, r22	; 0x02
    4d82:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4d84:	0d 85       	ldd	r16, Y+13	; 0x0d
    4d86:	1e 85       	ldd	r17, Y+14	; 0x0e
    4d88:	2f 85       	ldd	r18, Y+15	; 0x0f
    4d8a:	38 89       	ldd	r19, Y+16	; 0x10
    4d8c:	4d 81       	ldd	r20, Y+5	; 0x05
    4d8e:	5e 81       	ldd	r21, Y+6	; 0x06
    4d90:	6f 81       	ldd	r22, Y+7	; 0x07
    4d92:	78 85       	ldd	r23, Y+8	; 0x08
    4d94:	40 0f       	add	r20, r16
    4d96:	51 1f       	adc	r21, r17
    4d98:	62 1f       	adc	r22, r18
    4d9a:	73 1f       	adc	r23, r19
    4d9c:	44 83       	std	Z+4, r20	; 0x04
    4d9e:	55 83       	std	Z+5, r21	; 0x05
    4da0:	66 83       	std	Z+6, r22	; 0x06
    4da2:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    4da4:	0e 94 6c 26 	call	0x4cd8	; 0x4cd8 <nrk_time_compact_nanos>
return NRK_OK;
}
    4da8:	81 e0       	ldi	r24, 0x01	; 1
    4daa:	60 96       	adiw	r28, 0x10	; 16
    4dac:	0f b6       	in	r0, 0x3f	; 63
    4dae:	f8 94       	cli
    4db0:	de bf       	out	0x3e, r29	; 62
    4db2:	0f be       	out	0x3f, r0	; 63
    4db4:	cd bf       	out	0x3d, r28	; 61
    4db6:	df 91       	pop	r29
    4db8:	cf 91       	pop	r28
    4dba:	1f 91       	pop	r17
    4dbc:	0f 91       	pop	r16
    4dbe:	ff 90       	pop	r15
    4dc0:	ef 90       	pop	r14
    4dc2:	df 90       	pop	r13
    4dc4:	cf 90       	pop	r12
    4dc6:	bf 90       	pop	r11
    4dc8:	af 90       	pop	r10
    4dca:	9f 90       	pop	r9
    4dcc:	8f 90       	pop	r8
    4dce:	08 95       	ret

00004dd0 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4dd0:	ee e1       	ldi	r30, 0x1E	; 30
    4dd2:	fa e0       	ldi	r31, 0x0A	; 10
    4dd4:	60 83       	st	Z, r22
    4dd6:	71 83       	std	Z+1, r23	; 0x01
    4dd8:	82 83       	std	Z+2, r24	; 0x02
    4dda:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    4ddc:	24 83       	std	Z+4, r18	; 0x04
    4dde:	35 83       	std	Z+5, r19	; 0x05
    4de0:	46 83       	std	Z+6, r20	; 0x06
    4de2:	57 83       	std	Z+7, r21	; 0x07
    4de4:	08 95       	ret

00004de6 <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4de6:	2f 92       	push	r2
    4de8:	3f 92       	push	r3
    4dea:	4f 92       	push	r4
    4dec:	5f 92       	push	r5
    4dee:	6f 92       	push	r6
    4df0:	7f 92       	push	r7
    4df2:	8f 92       	push	r8
    4df4:	9f 92       	push	r9
    4df6:	af 92       	push	r10
    4df8:	bf 92       	push	r11
    4dfa:	cf 92       	push	r12
    4dfc:	df 92       	push	r13
    4dfe:	ef 92       	push	r14
    4e00:	ff 92       	push	r15
    4e02:	0f 93       	push	r16
    4e04:	1f 93       	push	r17
    4e06:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4e08:	c0 80       	ld	r12, Z
    4e0a:	d1 80       	ldd	r13, Z+1	; 0x01
    4e0c:	e2 80       	ldd	r14, Z+2	; 0x02
    4e0e:	f3 80       	ldd	r15, Z+3	; 0x03
    4e10:	c1 14       	cp	r12, r1
    4e12:	d1 04       	cpc	r13, r1
    4e14:	e1 04       	cpc	r14, r1
    4e16:	f1 04       	cpc	r15, r1
    4e18:	e1 f1       	breq	.+120    	; 0x4e92 <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    4e1a:	84 81       	ldd	r24, Z+4	; 0x04
    4e1c:	95 81       	ldd	r25, Z+5	; 0x05
    4e1e:	a6 81       	ldd	r26, Z+6	; 0x06
    4e20:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    4e22:	22 e4       	ldi	r18, 0x42	; 66
    4e24:	c2 16       	cp	r12, r18
    4e26:	d1 04       	cpc	r13, r1
    4e28:	e1 04       	cpc	r14, r1
    4e2a:	f1 04       	cpc	r15, r1
    4e2c:	f0 f5       	brcc	.+124    	; 0x4eaa <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4e2e:	1c 01       	movw	r2, r24
    4e30:	2d 01       	movw	r4, r26
    4e32:	61 2c       	mov	r6, r1
    4e34:	71 2c       	mov	r7, r1
    4e36:	43 01       	movw	r8, r6
    4e38:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4e3a:	8e 2f       	mov	r24, r30
    4e3c:	90 e0       	ldi	r25, 0x00	; 0
    4e3e:	a0 e0       	ldi	r26, 0x00	; 0
    4e40:	b0 e0       	ldi	r27, 0x00	; 0
    4e42:	8c 15       	cp	r24, r12
    4e44:	9d 05       	cpc	r25, r13
    4e46:	ae 05       	cpc	r26, r14
    4e48:	bf 05       	cpc	r27, r15
    4e4a:	88 f4       	brcc	.+34     	; 0x4e6e <_nrk_time_to_ticks+0x88>
    4e4c:	91 01       	movw	r18, r2
    4e4e:	a2 01       	movw	r20, r4
    4e50:	b3 01       	movw	r22, r6
    4e52:	c4 01       	movw	r24, r8
    4e54:	36 53       	subi	r19, 0x36	; 54
    4e56:	45 46       	sbci	r20, 0x65	; 101
    4e58:	54 4c       	sbci	r21, 0xC4	; 196
    4e5a:	6f 4f       	sbci	r22, 0xFF	; 255
    4e5c:	7f 4f       	sbci	r23, 0xFF	; 255
    4e5e:	8f 4f       	sbci	r24, 0xFF	; 255
    4e60:	9f 4f       	sbci	r25, 0xFF	; 255
    4e62:	19 01       	movw	r2, r18
    4e64:	2a 01       	movw	r4, r20
    4e66:	3b 01       	movw	r6, r22
    4e68:	4c 01       	movw	r8, r24
    4e6a:	ef 5f       	subi	r30, 0xFF	; 255
    4e6c:	e6 cf       	rjmp	.-52     	; 0x4e3a <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4e6e:	83 eb       	ldi	r24, 0xB3	; 179
    4e70:	a8 2e       	mov	r10, r24
    4e72:	96 ee       	ldi	r25, 0xE6	; 230
    4e74:	b9 2e       	mov	r11, r25
    4e76:	2e e0       	ldi	r18, 0x0E	; 14
    4e78:	c2 2e       	mov	r12, r18
    4e7a:	d1 2c       	mov	r13, r1
    4e7c:	e1 2c       	mov	r14, r1
    4e7e:	f1 2c       	mov	r15, r1
    4e80:	00 e0       	ldi	r16, 0x00	; 0
    4e82:	10 e0       	ldi	r17, 0x00	; 0
    4e84:	91 01       	movw	r18, r2
    4e86:	a2 01       	movw	r20, r4
    4e88:	b3 01       	movw	r22, r6
    4e8a:	c4 01       	movw	r24, r8
    4e8c:	0e 94 ba 32 	call	0x6574	; 0x6574 <__udivdi3>
    4e90:	0a c0       	rjmp	.+20     	; 0x4ea6 <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4e92:	64 81       	ldd	r22, Z+4	; 0x04
    4e94:	75 81       	ldd	r23, Z+5	; 0x05
    4e96:	86 81       	ldd	r24, Z+6	; 0x06
    4e98:	97 81       	ldd	r25, Z+7	; 0x07
    4e9a:	23 eb       	ldi	r18, 0xB3	; 179
    4e9c:	36 ee       	ldi	r19, 0xE6	; 230
    4e9e:	4e e0       	ldi	r20, 0x0E	; 14
    4ea0:	50 e0       	ldi	r21, 0x00	; 0
    4ea2:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    4ea6:	c9 01       	movw	r24, r18
    4ea8:	02 c0       	rjmp	.+4      	; 0x4eae <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4eaa:	80 e0       	ldi	r24, 0x00	; 0
    4eac:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4eae:	1f 91       	pop	r17
    4eb0:	0f 91       	pop	r16
    4eb2:	ff 90       	pop	r15
    4eb4:	ef 90       	pop	r14
    4eb6:	df 90       	pop	r13
    4eb8:	cf 90       	pop	r12
    4eba:	bf 90       	pop	r11
    4ebc:	af 90       	pop	r10
    4ebe:	9f 90       	pop	r9
    4ec0:	8f 90       	pop	r8
    4ec2:	7f 90       	pop	r7
    4ec4:	6f 90       	pop	r6
    4ec6:	5f 90       	pop	r5
    4ec8:	4f 90       	pop	r4
    4eca:	3f 90       	pop	r3
    4ecc:	2f 90       	pop	r2
    4ece:	08 95       	ret

00004ed0 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4ed0:	cf 92       	push	r12
    4ed2:	df 92       	push	r13
    4ed4:	ef 92       	push	r14
    4ed6:	ff 92       	push	r15
    4ed8:	cf 93       	push	r28
    4eda:	df 93       	push	r29
    4edc:	cd b7       	in	r28, 0x3d	; 61
    4ede:	de b7       	in	r29, 0x3e	; 62
    4ee0:	28 97       	sbiw	r28, 0x08	; 8
    4ee2:	0f b6       	in	r0, 0x3f	; 63
    4ee4:	f8 94       	cli
    4ee6:	de bf       	out	0x3e, r29	; 62
    4ee8:	0f be       	out	0x3f, r0	; 63
    4eea:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4eec:	6b 01       	movw	r12, r22
    4eee:	7c 01       	movw	r14, r24
    4ef0:	2a e0       	ldi	r18, 0x0A	; 10
    4ef2:	f6 94       	lsr	r15
    4ef4:	e7 94       	ror	r14
    4ef6:	d7 94       	ror	r13
    4ef8:	c7 94       	ror	r12
    4efa:	2a 95       	dec	r18
    4efc:	d1 f7       	brne	.-12     	; 0x4ef2 <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    4efe:	c9 82       	std	Y+1, r12	; 0x01
    4f00:	da 82       	std	Y+2, r13	; 0x02
    4f02:	eb 82       	std	Y+3, r14	; 0x03
    4f04:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4f06:	9b 01       	movw	r18, r22
    4f08:	ac 01       	movw	r20, r24
    4f0a:	33 70       	andi	r19, 0x03	; 3
    4f0c:	44 27       	eor	r20, r20
    4f0e:	55 27       	eor	r21, r21
    4f10:	63 eb       	ldi	r22, 0xB3	; 179
    4f12:	76 ee       	ldi	r23, 0xE6	; 230
    4f14:	8e e0       	ldi	r24, 0x0E	; 14
    4f16:	90 e0       	ldi	r25, 0x00	; 0
    4f18:	0e 94 72 32 	call	0x64e4	; 0x64e4 <__mulsi3>

return t;
    4f1c:	2c 2d       	mov	r18, r12
    4f1e:	3a 81       	ldd	r19, Y+2	; 0x02
    4f20:	4b 81       	ldd	r20, Y+3	; 0x03
    4f22:	5c 81       	ldd	r21, Y+4	; 0x04
}
    4f24:	28 96       	adiw	r28, 0x08	; 8
    4f26:	0f b6       	in	r0, 0x3f	; 63
    4f28:	f8 94       	cli
    4f2a:	de bf       	out	0x3e, r29	; 62
    4f2c:	0f be       	out	0x3f, r0	; 63
    4f2e:	cd bf       	out	0x3d, r28	; 61
    4f30:	df 91       	pop	r29
    4f32:	cf 91       	pop	r28
    4f34:	ff 90       	pop	r15
    4f36:	ef 90       	pop	r14
    4f38:	df 90       	pop	r13
    4f3a:	cf 90       	pop	r12
    4f3c:	08 95       	ret

00004f3e <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4f3e:	2f 92       	push	r2
    4f40:	3f 92       	push	r3
    4f42:	4f 92       	push	r4
    4f44:	5f 92       	push	r5
    4f46:	6f 92       	push	r6
    4f48:	7f 92       	push	r7
    4f4a:	8f 92       	push	r8
    4f4c:	9f 92       	push	r9
    4f4e:	af 92       	push	r10
    4f50:	bf 92       	push	r11
    4f52:	cf 92       	push	r12
    4f54:	df 92       	push	r13
    4f56:	ef 92       	push	r14
    4f58:	ff 92       	push	r15
    4f5a:	0f 93       	push	r16
    4f5c:	1f 93       	push	r17
    4f5e:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4f60:	c0 80       	ld	r12, Z
    4f62:	d1 80       	ldd	r13, Z+1	; 0x01
    4f64:	e2 80       	ldd	r14, Z+2	; 0x02
    4f66:	f3 80       	ldd	r15, Z+3	; 0x03
    4f68:	c1 14       	cp	r12, r1
    4f6a:	d1 04       	cpc	r13, r1
    4f6c:	e1 04       	cpc	r14, r1
    4f6e:	f1 04       	cpc	r15, r1
    4f70:	b9 f1       	breq	.+110    	; 0x4fe0 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    4f72:	84 81       	ldd	r24, Z+4	; 0x04
    4f74:	95 81       	ldd	r25, Z+5	; 0x05
    4f76:	a6 81       	ldd	r26, Z+6	; 0x06
    4f78:	b7 81       	ldd	r27, Z+7	; 0x07
    4f7a:	1c 01       	movw	r2, r24
    4f7c:	2d 01       	movw	r4, r26
    4f7e:	61 2c       	mov	r6, r1
    4f80:	71 2c       	mov	r7, r1
    4f82:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4f84:	e0 e0       	ldi	r30, 0x00	; 0
    4f86:	8e 2f       	mov	r24, r30
    4f88:	90 e0       	ldi	r25, 0x00	; 0
    4f8a:	a0 e0       	ldi	r26, 0x00	; 0
    4f8c:	b0 e0       	ldi	r27, 0x00	; 0
    4f8e:	8c 15       	cp	r24, r12
    4f90:	9d 05       	cpc	r25, r13
    4f92:	ae 05       	cpc	r26, r14
    4f94:	bf 05       	cpc	r27, r15
    4f96:	88 f4       	brcc	.+34     	; 0x4fba <_nrk_time_to_ticks_long+0x7c>
    4f98:	91 01       	movw	r18, r2
    4f9a:	a2 01       	movw	r20, r4
    4f9c:	b3 01       	movw	r22, r6
    4f9e:	c4 01       	movw	r24, r8
    4fa0:	36 53       	subi	r19, 0x36	; 54
    4fa2:	45 46       	sbci	r20, 0x65	; 101
    4fa4:	54 4c       	sbci	r21, 0xC4	; 196
    4fa6:	6f 4f       	sbci	r22, 0xFF	; 255
    4fa8:	7f 4f       	sbci	r23, 0xFF	; 255
    4faa:	8f 4f       	sbci	r24, 0xFF	; 255
    4fac:	9f 4f       	sbci	r25, 0xFF	; 255
    4fae:	19 01       	movw	r2, r18
    4fb0:	2a 01       	movw	r4, r20
    4fb2:	3b 01       	movw	r6, r22
    4fb4:	4c 01       	movw	r8, r24
    4fb6:	ef 5f       	subi	r30, 0xFF	; 255
    4fb8:	e6 cf       	rjmp	.-52     	; 0x4f86 <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4fba:	83 eb       	ldi	r24, 0xB3	; 179
    4fbc:	a8 2e       	mov	r10, r24
    4fbe:	96 ee       	ldi	r25, 0xE6	; 230
    4fc0:	b9 2e       	mov	r11, r25
    4fc2:	2e e0       	ldi	r18, 0x0E	; 14
    4fc4:	c2 2e       	mov	r12, r18
    4fc6:	d1 2c       	mov	r13, r1
    4fc8:	e1 2c       	mov	r14, r1
    4fca:	f1 2c       	mov	r15, r1
    4fcc:	00 e0       	ldi	r16, 0x00	; 0
    4fce:	10 e0       	ldi	r17, 0x00	; 0
    4fd0:	91 01       	movw	r18, r2
    4fd2:	a2 01       	movw	r20, r4
    4fd4:	b3 01       	movw	r22, r6
    4fd6:	c4 01       	movw	r24, r8
    4fd8:	0e 94 ba 32 	call	0x6574	; 0x6574 <__udivdi3>
    4fdc:	ca 01       	movw	r24, r20
    4fde:	0b c0       	rjmp	.+22     	; 0x4ff6 <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4fe0:	64 81       	ldd	r22, Z+4	; 0x04
    4fe2:	75 81       	ldd	r23, Z+5	; 0x05
    4fe4:	86 81       	ldd	r24, Z+6	; 0x06
    4fe6:	97 81       	ldd	r25, Z+7	; 0x07
    4fe8:	23 eb       	ldi	r18, 0xB3	; 179
    4fea:	36 ee       	ldi	r19, 0xE6	; 230
    4fec:	4e e0       	ldi	r20, 0x0E	; 14
    4fee:	50 e0       	ldi	r21, 0x00	; 0
    4ff0:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    4ff4:	ca 01       	movw	r24, r20
}
return ticks;
}
    4ff6:	b9 01       	movw	r22, r18
    4ff8:	1f 91       	pop	r17
    4ffa:	0f 91       	pop	r16
    4ffc:	ff 90       	pop	r15
    4ffe:	ef 90       	pop	r14
    5000:	df 90       	pop	r13
    5002:	cf 90       	pop	r12
    5004:	bf 90       	pop	r11
    5006:	af 90       	pop	r10
    5008:	9f 90       	pop	r9
    500a:	8f 90       	pop	r8
    500c:	7f 90       	pop	r7
    500e:	6f 90       	pop	r6
    5010:	5f 90       	pop	r5
    5012:	4f 90       	pop	r4
    5014:	3f 90       	pop	r3
    5016:	2f 90       	pop	r2
    5018:	08 95       	ret

0000501a <nrk_idle_task>:
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    501a:	c1 e0       	ldi	r28, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    501c:	0e 94 ff 1e 	call	0x3dfe	; 0x3dfe <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    5020:	0e 94 0e 2d 	call	0x5a1c	; 0x5a1c <_nrk_get_next_wakeup>
    5024:	84 30       	cpi	r24, 0x04	; 4
    5026:	10 f4       	brcc	.+4      	; 0x502c <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    5028:	c0 93 1b 0a 	sts	0x0A1B, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    502c:	0e 94 1d 30 	call	0x603a	; 0x603a <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5030:	80 91 a8 08 	lds	r24, 0x08A8
    5034:	85 35       	cpi	r24, 0x55	; 85
    5036:	19 f0       	breq	.+6      	; 0x503e <nrk_idle_task+0x24>
    5038:	88 e0       	ldi	r24, 0x08	; 8
    503a:	0e 94 78 1d 	call	0x3af0	; 0x3af0 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    503e:	80 91 7e 41 	lds	r24, 0x417E
    5042:	85 35       	cpi	r24, 0x55	; 85
    5044:	59 f3       	breq	.-42     	; 0x501c <nrk_idle_task+0x2>
    5046:	88 e0       	ldi	r24, 0x08	; 8
    5048:	0e 94 78 1d 	call	0x3af0	; 0x3af0 <nrk_error_add>
    504c:	e7 cf       	rjmp	.-50     	; 0x501c <nrk_idle_task+0x2>

0000504e <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    504e:	2f 92       	push	r2
    5050:	3f 92       	push	r3
    5052:	4f 92       	push	r4
    5054:	5f 92       	push	r5
    5056:	6f 92       	push	r6
    5058:	7f 92       	push	r7
    505a:	8f 92       	push	r8
    505c:	9f 92       	push	r9
    505e:	af 92       	push	r10
    5060:	bf 92       	push	r11
    5062:	cf 92       	push	r12
    5064:	df 92       	push	r13
    5066:	ef 92       	push	r14
    5068:	ff 92       	push	r15
    506a:	0f 93       	push	r16
    506c:	1f 93       	push	r17
    506e:	cf 93       	push	r28
    5070:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    5072:	0e 94 03 17 	call	0x2e06	; 0x2e06 <nrk_int_enable>
#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    5076:	8a ef       	ldi	r24, 0xFA	; 250
    5078:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    507c:	0e 94 0e 30 	call	0x601c	; 0x601c <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    5080:	0e 94 dc 2a 	call	0x55b8	; 0x55b8 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    5084:	c0 91 0e 08 	lds	r28, 0x080E
    5088:	ac 2f       	mov	r26, r28
    508a:	b0 e0       	ldi	r27, 0x00	; 0
    508c:	23 eb       	ldi	r18, 0xB3	; 179
    508e:	36 ee       	ldi	r19, 0xE6	; 230
    5090:	4e e0       	ldi	r20, 0x0E	; 14
    5092:	50 e0       	ldi	r21, 0x00	; 0
    5094:	0e 94 67 32 	call	0x64ce	; 0x64ce <__muluhisi3>
    5098:	00 91 22 0a 	lds	r16, 0x0A22
    509c:	10 91 23 0a 	lds	r17, 0x0A23
    50a0:	20 91 24 0a 	lds	r18, 0x0A24
    50a4:	30 91 25 0a 	lds	r19, 0x0A25
    50a8:	6b 01       	movw	r12, r22
    50aa:	7c 01       	movw	r14, r24
    50ac:	c0 0e       	add	r12, r16
    50ae:	d1 1e       	adc	r13, r17
    50b0:	e2 1e       	adc	r14, r18
    50b2:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    50b4:	c7 01       	movw	r24, r14
    50b6:	b6 01       	movw	r22, r12
    50b8:	23 eb       	ldi	r18, 0xB3	; 179
    50ba:	36 ee       	ldi	r19, 0xE6	; 230
    50bc:	4e e0       	ldi	r20, 0x0E	; 14
    50be:	50 e0       	ldi	r21, 0x00	; 0
    50c0:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    50c4:	c6 1a       	sub	r12, r22
    50c6:	d7 0a       	sbc	r13, r23
    50c8:	e8 0a       	sbc	r14, r24
    50ca:	f9 0a       	sbc	r15, r25
    50cc:	c0 92 22 0a 	sts	0x0A22, r12
    50d0:	d0 92 23 0a 	sts	0x0A23, r13
    50d4:	e0 92 24 0a 	sts	0x0A24, r14
    50d8:	f0 92 25 0a 	sts	0x0A25, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    50dc:	e0 91 27 0a 	lds	r30, 0x0A27
    50e0:	f0 91 28 0a 	lds	r31, 0x0A28
    50e4:	80 85       	ldd	r24, Z+8	; 0x08
    50e6:	81 11       	cpse	r24, r1
    50e8:	30 c0       	rjmp	.+96     	; 0x514a <_nrk_scheduler+0xfc>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    50ea:	80 91 1b 0a 	lds	r24, 0x0A1B
    50ee:	82 30       	cpi	r24, 0x02	; 2
    50f0:	19 f4       	brne	.+6      	; 0x50f8 <_nrk_scheduler+0xaa>
    50f2:	8c 2f       	mov	r24, r28
    50f4:	0e 94 04 19 	call	0x3208	; 0x3208 <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    50f8:	e0 91 27 0a 	lds	r30, 0x0A27
    50fc:	f0 91 28 0a 	lds	r31, 0x0A28
    5100:	60 91 0e 08 	lds	r22, 0x080E
    5104:	80 85       	ldd	r24, Z+8	; 0x08
    5106:	0e 94 6c 19 	call	0x32d8	; 0x32d8 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    510a:	e0 91 27 0a 	lds	r30, 0x0A27
    510e:	f0 91 28 0a 	lds	r31, 0x0A28
    5112:	60 e0       	ldi	r22, 0x00	; 0
    5114:	80 85       	ldd	r24, Z+8	; 0x08
    5116:	0e 94 a9 19 	call	0x3352	; 0x3352 <_nrk_stats_task_suspend>
    511a:	80 91 22 0a 	lds	r24, 0x0A22
    511e:	90 91 23 0a 	lds	r25, 0x0A23
    5122:	a0 91 24 0a 	lds	r26, 0x0A24
    5126:	b0 91 25 0a 	lds	r27, 0x0A25
    512a:	00 91 1e 0a 	lds	r16, 0x0A1E
    512e:	10 91 1f 0a 	lds	r17, 0x0A1F
    5132:	20 91 20 0a 	lds	r18, 0x0A20
    5136:	30 91 21 0a 	lds	r19, 0x0A21

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    513a:	53 eb       	ldi	r21, 0xB3	; 179
    513c:	45 2e       	mov	r4, r21
    513e:	56 ee       	ldi	r21, 0xE6	; 230
    5140:	55 2e       	mov	r5, r21
    5142:	5e e0       	ldi	r21, 0x0E	; 14
    5144:	65 2e       	mov	r6, r21
    5146:	71 2c       	mov	r7, r1
    5148:	07 c0       	rjmp	.+14     	; 0x5158 <_nrk_scheduler+0x10a>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    514a:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    514c:	6c 2f       	mov	r22, r28
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    514e:	91 11       	cpse	r25, r1
    5150:	e2 cf       	rjmp	.-60     	; 0x5116 <_nrk_scheduler+0xc8>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5152:	0e 94 6c 19 	call	0x32d8	; 0x32d8 <_nrk_stats_task_preempted>
    5156:	e1 cf       	rjmp	.-62     	; 0x511a <_nrk_scheduler+0xcc>
    5158:	48 01       	movw	r8, r16
    515a:	59 01       	movw	r10, r18
    515c:	4f ef       	ldi	r20, 0xFF	; 255
    515e:	84 1a       	sub	r8, r20
    5160:	94 0a       	sbc	r9, r20
    5162:	a4 0a       	sbc	r10, r20
    5164:	b4 0a       	sbc	r11, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    5166:	81 15       	cp	r24, r1
    5168:	5a ec       	ldi	r21, 0xCA	; 202
    516a:	95 07       	cpc	r25, r21
    516c:	5a e9       	ldi	r21, 0x9A	; 154
    516e:	a5 07       	cpc	r26, r21
    5170:	5b e3       	ldi	r21, 0x3B	; 59
    5172:	b5 07       	cpc	r27, r21
    5174:	c8 f0       	brcs	.+50     	; 0x51a8 <_nrk_scheduler+0x15a>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    5176:	6c 01       	movw	r12, r24
    5178:	7d 01       	movw	r14, r26
    517a:	2a ec       	ldi	r18, 0xCA	; 202
    517c:	d2 1a       	sub	r13, r18
    517e:	2a e9       	ldi	r18, 0x9A	; 154
    5180:	e2 0a       	sbc	r14, r18
    5182:	2b e3       	ldi	r18, 0x3B	; 59
    5184:	f2 0a       	sbc	r15, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5186:	c7 01       	movw	r24, r14
    5188:	b6 01       	movw	r22, r12
    518a:	a3 01       	movw	r20, r6
    518c:	92 01       	movw	r18, r4
    518e:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    5192:	a7 01       	movw	r20, r14
    5194:	96 01       	movw	r18, r12
    5196:	26 1b       	sub	r18, r22
    5198:	37 0b       	sbc	r19, r23
    519a:	48 0b       	sbc	r20, r24
    519c:	59 0b       	sbc	r21, r25
    519e:	da 01       	movw	r26, r20
    51a0:	c9 01       	movw	r24, r18
    51a2:	95 01       	movw	r18, r10
    51a4:	84 01       	movw	r16, r8
    51a6:	d8 cf       	rjmp	.-80     	; 0x5158 <_nrk_scheduler+0x10a>
    51a8:	80 93 22 0a 	sts	0x0A22, r24
    51ac:	90 93 23 0a 	sts	0x0A23, r25
    51b0:	a0 93 24 0a 	sts	0x0A24, r26
    51b4:	b0 93 25 0a 	sts	0x0A25, r27
    51b8:	00 93 1e 0a 	sts	0x0A1E, r16
    51bc:	10 93 1f 0a 	sts	0x0A1F, r17
    51c0:	20 93 20 0a 	sts	0x0A20, r18
    51c4:	30 93 21 0a 	sts	0x0A21, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    51c8:	e0 91 27 0a 	lds	r30, 0x0A27
    51cc:	f0 91 28 0a 	lds	r31, 0x0A28
    51d0:	85 81       	ldd	r24, Z+5	; 0x05
    51d2:	88 23       	and	r24, r24
    51d4:	39 f1       	breq	.+78     	; 0x5224 <_nrk_scheduler+0x1d6>
    51d6:	81 85       	ldd	r24, Z+9	; 0x09
    51d8:	84 30       	cpi	r24, 0x04	; 4
    51da:	21 f1       	breq	.+72     	; 0x5224 <_nrk_scheduler+0x1d6>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    51dc:	87 81       	ldd	r24, Z+7	; 0x07
    51de:	82 30       	cpi	r24, 0x02	; 2
    51e0:	29 f0       	breq	.+10     	; 0x51ec <_nrk_scheduler+0x19e>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    51e2:	88 23       	and	r24, r24
    51e4:	41 f0       	breq	.+16     	; 0x51f6 <_nrk_scheduler+0x1a8>
    51e6:	86 81       	ldd	r24, Z+6	; 0x06
    51e8:	81 11       	cpse	r24, r1
    51ea:	02 c0       	rjmp	.+4      	; 0x51f0 <_nrk_scheduler+0x1a2>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    51ec:	85 e0       	ldi	r24, 0x05	; 5
    51ee:	01 c0       	rjmp	.+2      	; 0x51f2 <_nrk_scheduler+0x1a4>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    51f0:	83 e0       	ldi	r24, 0x03	; 3
    51f2:	81 87       	std	Z+9, r24	; 0x09
    51f4:	14 c0       	rjmp	.+40     	; 0x521e <_nrk_scheduler+0x1d0>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    51f6:	83 e0       	ldi	r24, 0x03	; 3
    51f8:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    51fa:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    51fc:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    51fe:	85 89       	ldd	r24, Z+21	; 0x15
    5200:	96 89       	ldd	r25, Z+22	; 0x16
    5202:	a7 89       	ldd	r26, Z+23	; 0x17
    5204:	b0 8d       	ldd	r27, Z+24	; 0x18
    5206:	89 2b       	or	r24, r25
    5208:	8a 2b       	or	r24, r26
    520a:	8b 2b       	or	r24, r27
    520c:	41 f4       	brne	.+16     	; 0x521e <_nrk_scheduler+0x1d0>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    520e:	81 8d       	ldd	r24, Z+25	; 0x19
    5210:	92 8d       	ldd	r25, Z+26	; 0x1a
    5212:	a3 8d       	ldd	r26, Z+27	; 0x1b
    5214:	b4 8d       	ldd	r27, Z+28	; 0x1c
    5216:	85 8b       	std	Z+21, r24	; 0x15
    5218:	96 8b       	std	Z+22, r25	; 0x16
    521a:	a7 8b       	std	Z+23, r26	; 0x17
    521c:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    521e:	80 85       	ldd	r24, Z+8	; 0x08
    5220:	0e 94 f2 22 	call	0x45e4	; 0x45e4 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    5224:	e0 91 27 0a 	lds	r30, 0x0A27
    5228:	f0 91 28 0a 	lds	r31, 0x0A28
    522c:	85 a1       	ldd	r24, Z+37	; 0x25
    522e:	96 a1       	ldd	r25, Z+38	; 0x26
    5230:	a7 a1       	ldd	r26, Z+39	; 0x27
    5232:	b0 a5       	ldd	r27, Z+40	; 0x28
    5234:	89 2b       	or	r24, r25
    5236:	8a 2b       	or	r24, r26
    5238:	8b 2b       	or	r24, r27
    523a:	09 f4       	brne	.+2      	; 0x523e <_nrk_scheduler+0x1f0>
    523c:	4e c0       	rjmp	.+156    	; 0x52da <_nrk_scheduler+0x28c>
    523e:	80 85       	ldd	r24, Z+8	; 0x08
    5240:	88 23       	and	r24, r24
    5242:	09 f4       	brne	.+2      	; 0x5246 <_nrk_scheduler+0x1f8>
    5244:	4a c0       	rjmp	.+148    	; 0x52da <_nrk_scheduler+0x28c>
    5246:	91 85       	ldd	r25, Z+9	; 0x09
    5248:	94 30       	cpi	r25, 0x04	; 4
    524a:	09 f4       	brne	.+2      	; 0x524e <_nrk_scheduler+0x200>
    524c:	46 c0       	rjmp	.+140    	; 0x52da <_nrk_scheduler+0x28c>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    524e:	45 8d       	ldd	r20, Z+29	; 0x1d
    5250:	56 8d       	ldd	r21, Z+30	; 0x1e
    5252:	67 8d       	ldd	r22, Z+31	; 0x1f
    5254:	70 a1       	ldd	r23, Z+32	; 0x20
    5256:	00 91 0e 08 	lds	r16, 0x080E
    525a:	10 e0       	ldi	r17, 0x00	; 0
    525c:	20 e0       	ldi	r18, 0x00	; 0
    525e:	30 e0       	ldi	r19, 0x00	; 0
    5260:	40 17       	cp	r20, r16
    5262:	51 07       	cpc	r21, r17
    5264:	62 07       	cpc	r22, r18
    5266:	73 07       	cpc	r23, r19
    5268:	98 f4       	brcc	.+38     	; 0x5290 <_nrk_scheduler+0x242>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    526a:	0e 94 39 19 	call	0x3272	; 0x3272 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    526e:	e0 91 27 0a 	lds	r30, 0x0A27
    5272:	f0 91 28 0a 	lds	r31, 0x0A28
    5276:	60 85       	ldd	r22, Z+8	; 0x08
    5278:	82 e0       	ldi	r24, 0x02	; 2
    527a:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    527e:	e0 91 27 0a 	lds	r30, 0x0A27
    5282:	f0 91 28 0a 	lds	r31, 0x0A28
    5286:	15 8e       	std	Z+29, r1	; 0x1d
    5288:	16 8e       	std	Z+30, r1	; 0x1e
    528a:	17 8e       	std	Z+31, r1	; 0x1f
    528c:	10 a2       	std	Z+32, r1	; 0x20
    528e:	08 c0       	rjmp	.+16     	; 0x52a0 <_nrk_scheduler+0x252>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5290:	40 1b       	sub	r20, r16
    5292:	51 0b       	sbc	r21, r17
    5294:	62 0b       	sbc	r22, r18
    5296:	73 0b       	sbc	r23, r19
    5298:	45 8f       	std	Z+29, r20	; 0x1d
    529a:	56 8f       	std	Z+30, r21	; 0x1e
    529c:	67 8f       	std	Z+31, r22	; 0x1f
    529e:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    52a0:	e0 91 27 0a 	lds	r30, 0x0A27
    52a4:	f0 91 28 0a 	lds	r31, 0x0A28
    52a8:	c0 85       	ldd	r28, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    52aa:	85 8d       	ldd	r24, Z+29	; 0x1d
    52ac:	96 8d       	ldd	r25, Z+30	; 0x1e
    52ae:	a7 8d       	ldd	r26, Z+31	; 0x1f
    52b0:	b0 a1       	ldd	r27, Z+32	; 0x20
    52b2:	89 2b       	or	r24, r25
    52b4:	8a 2b       	or	r24, r26
    52b6:	8b 2b       	or	r24, r27
    52b8:	81 f4       	brne	.+32     	; 0x52da <_nrk_scheduler+0x28c>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    52ba:	8c 2f       	mov	r24, r28
    52bc:	0e 94 39 19 	call	0x3272	; 0x3272 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    52c0:	6c 2f       	mov	r22, r28
    52c2:	83 e0       	ldi	r24, 0x03	; 3
    52c4:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    52c8:	e0 91 27 0a 	lds	r30, 0x0A27
    52cc:	f0 91 28 0a 	lds	r31, 0x0A28
    52d0:	83 e0       	ldi	r24, 0x03	; 3
    52d2:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    52d4:	8c 2f       	mov	r24, r28
    52d6:	0e 94 f2 22 	call	0x45e4	; 0x45e4 <nrk_rem_from_readyQ>
    52da:	ce e6       	ldi	r28, 0x6E	; 110
    52dc:	d9 e0       	ldi	r29, 0x09	; 9

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    52de:	00 e6       	ldi	r16, 0x60	; 96
    52e0:	1a ee       	ldi	r17, 0xEA	; 234
    52e2:	31 2c       	mov	r3, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    52e4:	2a ef       	ldi	r18, 0xFA	; 250
    52e6:	c2 2e       	mov	r12, r18
    52e8:	d1 2c       	mov	r13, r1
    52ea:	e1 2c       	mov	r14, r1
    52ec:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    52ee:	32 e0       	ldi	r19, 0x02	; 2
    52f0:	23 2e       	mov	r2, r19
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    52f2:	81 2c       	mov	r8, r1
    52f4:	91 2c       	mov	r9, r1
    52f6:	54 01       	movw	r10, r8
    52f8:	83 94       	inc	r8
    52fa:	fe 01       	movw	r30, r28
    52fc:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    52fe:	80 81       	ld	r24, Z
    5300:	8f 3f       	cpi	r24, 0xFF	; 255
    5302:	09 f4       	brne	.+2      	; 0x5306 <_nrk_scheduler+0x2b8>
    5304:	e5 c0       	rjmp	.+458    	; 0x54d0 <_nrk_scheduler+0x482>
    5306:	33 97       	sbiw	r30, 0x03	; 3
        nrk_task_TCB[task_ID].suspend_flag=0;
    5308:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    530a:	88 23       	and	r24, r24
    530c:	09 f4       	brne	.+2      	; 0x5310 <_nrk_scheduler+0x2c2>
    530e:	5b c0       	rjmp	.+182    	; 0x53c6 <_nrk_scheduler+0x378>
    5310:	88 81       	ld	r24, Y
    5312:	84 30       	cpi	r24, 0x04	; 4
    5314:	09 f4       	brne	.+2      	; 0x5318 <_nrk_scheduler+0x2ca>
    5316:	57 c0       	rjmp	.+174    	; 0x53c6 <_nrk_scheduler+0x378>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    5318:	4c 84       	ldd	r4, Y+12	; 0x0c
    531a:	5d 84       	ldd	r5, Y+13	; 0x0d
    531c:	6e 84       	ldd	r6, Y+14	; 0x0e
    531e:	7f 84       	ldd	r7, Y+15	; 0x0f
    5320:	60 91 0e 08 	lds	r22, 0x080E
    5324:	70 e0       	ldi	r23, 0x00	; 0
    5326:	80 e0       	ldi	r24, 0x00	; 0
    5328:	90 e0       	ldi	r25, 0x00	; 0
    532a:	46 16       	cp	r4, r22
    532c:	57 06       	cpc	r5, r23
    532e:	68 06       	cpc	r6, r24
    5330:	79 06       	cpc	r7, r25
    5332:	48 f0       	brcs	.+18     	; 0x5346 <_nrk_scheduler+0x2f8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    5334:	46 1a       	sub	r4, r22
    5336:	57 0a       	sbc	r5, r23
    5338:	68 0a       	sbc	r6, r24
    533a:	79 0a       	sbc	r7, r25
    533c:	4c 86       	std	Y+12, r4	; 0x0c
    533e:	5d 86       	std	Y+13, r5	; 0x0d
    5340:	6e 86       	std	Y+14, r6	; 0x0e
    5342:	7f 86       	std	Y+15, r7	; 0x0f
    5344:	04 c0       	rjmp	.+8      	; 0x534e <_nrk_scheduler+0x300>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    5346:	1c 86       	std	Y+12, r1	; 0x0c
    5348:	1d 86       	std	Y+13, r1	; 0x0d
    534a:	1e 86       	std	Y+14, r1	; 0x0e
    534c:	1f 86       	std	Y+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    534e:	48 88       	ldd	r4, Y+16	; 0x10
    5350:	59 88       	ldd	r5, Y+17	; 0x11
    5352:	6a 88       	ldd	r6, Y+18	; 0x12
    5354:	7b 88       	ldd	r7, Y+19	; 0x13
    5356:	46 16       	cp	r4, r22
    5358:	57 06       	cpc	r5, r23
    535a:	68 06       	cpc	r6, r24
    535c:	79 06       	cpc	r7, r25
    535e:	48 f0       	brcs	.+18     	; 0x5372 <_nrk_scheduler+0x324>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    5360:	46 1a       	sub	r4, r22
    5362:	57 0a       	sbc	r5, r23
    5364:	68 0a       	sbc	r6, r24
    5366:	79 0a       	sbc	r7, r25
    5368:	48 8a       	std	Y+16, r4	; 0x10
    536a:	59 8a       	std	Y+17, r5	; 0x11
    536c:	6a 8a       	std	Y+18, r6	; 0x12
    536e:	7b 8a       	std	Y+19, r7	; 0x13
    5370:	1a c0       	rjmp	.+52     	; 0x53a6 <_nrk_scheduler+0x358>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    5372:	28 8d       	ldd	r18, Y+24	; 0x18
    5374:	39 8d       	ldd	r19, Y+25	; 0x19
    5376:	4a 8d       	ldd	r20, Y+26	; 0x1a
    5378:	5b 8d       	ldd	r21, Y+27	; 0x1b
    537a:	62 17       	cp	r22, r18
    537c:	73 07       	cpc	r23, r19
    537e:	84 07       	cpc	r24, r20
    5380:	95 07       	cpc	r25, r21
    5382:	58 f4       	brcc	.+22     	; 0x539a <_nrk_scheduler+0x34c>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    5384:	29 01       	movw	r4, r18
    5386:	3a 01       	movw	r6, r20
    5388:	46 1a       	sub	r4, r22
    538a:	57 0a       	sbc	r5, r23
    538c:	68 0a       	sbc	r6, r24
    538e:	79 0a       	sbc	r7, r25
    5390:	48 8a       	std	Y+16, r4	; 0x10
    5392:	59 8a       	std	Y+17, r5	; 0x11
    5394:	6a 8a       	std	Y+18, r6	; 0x12
    5396:	7b 8a       	std	Y+19, r7	; 0x13
    5398:	06 c0       	rjmp	.+12     	; 0x53a6 <_nrk_scheduler+0x358>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    539a:	0e 94 96 32 	call	0x652c	; 0x652c <__udivmodsi4>
    539e:	68 8b       	std	Y+16, r22	; 0x10
    53a0:	79 8b       	std	Y+17, r23	; 0x11
    53a2:	8a 8b       	std	Y+18, r24	; 0x12
    53a4:	9b 8b       	std	Y+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    53a6:	88 89       	ldd	r24, Y+16	; 0x10
    53a8:	99 89       	ldd	r25, Y+17	; 0x11
    53aa:	aa 89       	ldd	r26, Y+18	; 0x12
    53ac:	bb 89       	ldd	r27, Y+19	; 0x13
    53ae:	89 2b       	or	r24, r25
    53b0:	8a 2b       	or	r24, r26
    53b2:	8b 2b       	or	r24, r27
    53b4:	41 f4       	brne	.+16     	; 0x53c6 <_nrk_scheduler+0x378>
    53b6:	88 8d       	ldd	r24, Y+24	; 0x18
    53b8:	99 8d       	ldd	r25, Y+25	; 0x19
    53ba:	aa 8d       	ldd	r26, Y+26	; 0x1a
    53bc:	bb 8d       	ldd	r27, Y+27	; 0x1b
    53be:	88 8b       	std	Y+16, r24	; 0x10
    53c0:	99 8b       	std	Y+17, r25	; 0x11
    53c2:	aa 8b       	std	Y+18, r26	; 0x12
    53c4:	bb 8b       	std	Y+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    53c6:	88 81       	ld	r24, Y
    53c8:	83 30       	cpi	r24, 0x03	; 3
    53ca:	09 f0       	breq	.+2      	; 0x53ce <_nrk_scheduler+0x380>
    53cc:	81 c0       	rjmp	.+258    	; 0x54d0 <_nrk_scheduler+0x482>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    53ce:	8c 85       	ldd	r24, Y+12	; 0x0c
    53d0:	9d 85       	ldd	r25, Y+13	; 0x0d
    53d2:	ae 85       	ldd	r26, Y+14	; 0x0e
    53d4:	bf 85       	ldd	r27, Y+15	; 0x0f
    53d6:	89 2b       	or	r24, r25
    53d8:	8a 2b       	or	r24, r26
    53da:	8b 2b       	or	r24, r27
    53dc:	09 f0       	breq	.+2      	; 0x53e0 <_nrk_scheduler+0x392>
    53de:	67 c0       	rjmp	.+206    	; 0x54ae <_nrk_scheduler+0x460>
    53e0:	de 01       	movw	r26, r28
    53e2:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    53e4:	8c 91       	ld	r24, X
    53e6:	fe 01       	movw	r30, r28
    53e8:	33 97       	sbiw	r30, 0x03	; 3
    53ea:	88 23       	and	r24, r24
    53ec:	91 f0       	breq	.+36     	; 0x5412 <_nrk_scheduler+0x3c4>
    53ee:	80 81       	ld	r24, Z
    53f0:	88 23       	and	r24, r24
    53f2:	79 f0       	breq	.+30     	; 0x5412 <_nrk_scheduler+0x3c4>
    53f4:	b5 01       	movw	r22, r10
    53f6:	a4 01       	movw	r20, r8
    53f8:	00 90 17 0a 	lds	r0, 0x0A17
    53fc:	04 c0       	rjmp	.+8      	; 0x5406 <_nrk_scheduler+0x3b8>
    53fe:	44 0f       	add	r20, r20
    5400:	55 1f       	adc	r21, r21
    5402:	66 1f       	adc	r22, r22
    5404:	77 1f       	adc	r23, r23
    5406:	0a 94       	dec	r0
    5408:	d2 f7       	brpl	.-12     	; 0x53fe <_nrk_scheduler+0x3b0>
    540a:	48 87       	std	Y+8, r20	; 0x08
    540c:	59 87       	std	Y+9, r21	; 0x09
    540e:	6a 87       	std	Y+10, r22	; 0x0a
    5410:	7b 87       	std	Y+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    5412:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    5414:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    5416:	a8 a1       	ldd	r26, Y+32	; 0x20
    5418:	b9 a1       	ldd	r27, Y+33	; 0x21
    541a:	a1 30       	cpi	r26, 0x01	; 1
    541c:	b1 05       	cpc	r27, r1
    541e:	09 f5       	brne	.+66     	; 0x5462 <_nrk_scheduler+0x414>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5420:	8c 8d       	ldd	r24, Y+28	; 0x1c
    5422:	9d 8d       	ldd	r25, Y+29	; 0x1d
    5424:	ae 8d       	ldd	r26, Y+30	; 0x1e
    5426:	bf 8d       	ldd	r27, Y+31	; 0x1f
    5428:	8c 8b       	std	Y+20, r24	; 0x14
    542a:	9d 8b       	std	Y+21, r25	; 0x15
    542c:	ae 8b       	std	Y+22, r26	; 0x16
    542e:	bf 8b       	std	Y+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    5430:	28 82       	st	Y, r2
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    5432:	88 89       	ldd	r24, Y+16	; 0x10
    5434:	99 89       	ldd	r25, Y+17	; 0x11
    5436:	aa 89       	ldd	r26, Y+18	; 0x12
    5438:	bb 89       	ldd	r27, Y+19	; 0x13
    543a:	8c 87       	std	Y+12, r24	; 0x0c
    543c:	9d 87       	std	Y+13, r25	; 0x0d
    543e:	ae 87       	std	Y+14, r26	; 0x0e
    5440:	bf 87       	std	Y+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5442:	88 8d       	ldd	r24, Y+24	; 0x18
    5444:	99 8d       	ldd	r25, Y+25	; 0x19
    5446:	aa 8d       	ldd	r26, Y+26	; 0x1a
    5448:	bb 8d       	ldd	r27, Y+27	; 0x1b
    544a:	89 2b       	or	r24, r25
    544c:	8a 2b       	or	r24, r26
    544e:	8b 2b       	or	r24, r27
    5450:	21 f4       	brne	.+8      	; 0x545a <_nrk_scheduler+0x40c>
    5452:	cc 86       	std	Y+12, r12	; 0x0c
    5454:	dd 86       	std	Y+13, r13	; 0x0d
    5456:	ee 86       	std	Y+14, r14	; 0x0e
    5458:	ff 86       	std	Y+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    545a:	83 2d       	mov	r24, r3
    545c:	0e 94 42 22 	call	0x4484	; 0x4484 <nrk_add_to_readyQ>
    5460:	26 c0       	rjmp	.+76     	; 0x54ae <_nrk_scheduler+0x460>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5462:	4c 8d       	ldd	r20, Y+28	; 0x1c
    5464:	5d 8d       	ldd	r21, Y+29	; 0x1d
    5466:	6e 8d       	ldd	r22, Y+30	; 0x1e
    5468:	7f 8d       	ldd	r23, Y+31	; 0x1f
    546a:	4c 8b       	std	Y+20, r20	; 0x14
    546c:	5d 8b       	std	Y+21, r21	; 0x15
    546e:	6e 8b       	std	Y+22, r22	; 0x16
    5470:	7f 8b       	std	Y+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5472:	48 8c       	ldd	r4, Y+24	; 0x18
    5474:	59 8c       	ldd	r5, Y+25	; 0x19
    5476:	6a 8c       	ldd	r6, Y+26	; 0x1a
    5478:	7b 8c       	ldd	r7, Y+27	; 0x1b
    547a:	11 97       	sbiw	r26, 0x01	; 1
    547c:	a3 01       	movw	r20, r6
    547e:	92 01       	movw	r18, r4
    5480:	0e 94 67 32 	call	0x64ce	; 0x64ce <__muluhisi3>
    5484:	6c 87       	std	Y+12, r22	; 0x0c
    5486:	7d 87       	std	Y+13, r23	; 0x0d
    5488:	8e 87       	std	Y+14, r24	; 0x0e
    548a:	9f 87       	std	Y+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    548c:	68 8b       	std	Y+16, r22	; 0x10
    548e:	79 8b       	std	Y+17, r23	; 0x11
    5490:	8a 8b       	std	Y+18, r24	; 0x12
    5492:	9b 8b       	std	Y+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5494:	45 28       	or	r4, r5
    5496:	46 28       	or	r4, r6
    5498:	47 28       	or	r4, r7
    549a:	21 f4       	brne	.+8      	; 0x54a4 <_nrk_scheduler+0x456>
    549c:	cc 86       	std	Y+12, r12	; 0x0c
    549e:	dd 86       	std	Y+13, r13	; 0x0d
    54a0:	ee 86       	std	Y+14, r14	; 0x0e
    54a2:	ff 86       	std	Y+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    54a4:	66 24       	eor	r6, r6
    54a6:	63 94       	inc	r6
    54a8:	71 2c       	mov	r7, r1
    54aa:	79 a2       	std	Y+33, r7	; 0x21
    54ac:	68 a2       	std	Y+32, r6	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    54ae:	8c 85       	ldd	r24, Y+12	; 0x0c
    54b0:	9d 85       	ldd	r25, Y+13	; 0x0d
    54b2:	ae 85       	ldd	r26, Y+14	; 0x0e
    54b4:	bf 85       	ldd	r27, Y+15	; 0x0f
    54b6:	00 97       	sbiw	r24, 0x00	; 0
    54b8:	a1 05       	cpc	r26, r1
    54ba:	b1 05       	cpc	r27, r1
    54bc:	49 f0       	breq	.+18     	; 0x54d0 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    54be:	a8 01       	movw	r20, r16
    54c0:	60 e0       	ldi	r22, 0x00	; 0
    54c2:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    54c4:	84 17       	cp	r24, r20
    54c6:	95 07       	cpc	r25, r21
    54c8:	a6 07       	cpc	r26, r22
    54ca:	b7 07       	cpc	r27, r23
    54cc:	08 f4       	brcc	.+2      	; 0x54d0 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    54ce:	8c 01       	movw	r16, r24
    54d0:	33 94       	inc	r3
    54d2:	ab 96       	adiw	r28, 0x2b	; 43

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    54d4:	84 e0       	ldi	r24, 0x04	; 4
    54d6:	78 2e       	mov	r7, r24
    54d8:	37 10       	cpse	r3, r7
    54da:	0f cf       	rjmp	.-482    	; 0x52fa <_nrk_scheduler+0x2ac>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    54dc:	e0 91 27 0a 	lds	r30, 0x0A27
    54e0:	f0 91 28 0a 	lds	r31, 0x0A28
    54e4:	80 85       	ldd	r24, Z+8	; 0x08
    54e6:	0e 94 4b 19 	call	0x3296	; 0x3296 <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    54ea:	0e 94 31 22 	call	0x4462	; 0x4462 <nrk_get_high_ready_task_ID>
    54ee:	c8 2f       	mov	r28, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    54f0:	2b e2       	ldi	r18, 0x2B	; 43
    54f2:	82 02       	muls	r24, r18
    54f4:	f0 01       	movw	r30, r0
    54f6:	11 24       	eor	r1, r1
    54f8:	eb 59       	subi	r30, 0x9B	; 155
    54fa:	f6 4f       	sbci	r31, 0xF6	; 246
    54fc:	22 85       	ldd	r18, Z+10	; 0x0a
    54fe:	20 93 29 0a 	sts	0x0A29, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5502:	f0 93 19 0a 	sts	0x0A19, r31
    5506:	e0 93 18 0a 	sts	0x0A18, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    550a:	88 23       	and	r24, r24
    550c:	d9 f0       	breq	.+54     	; 0x5544 <_nrk_scheduler+0x4f6>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    550e:	85 a1       	ldd	r24, Z+37	; 0x25
    5510:	96 a1       	ldd	r25, Z+38	; 0x26
    5512:	a7 a1       	ldd	r26, Z+39	; 0x27
    5514:	b0 a5       	ldd	r27, Z+40	; 0x28
    5516:	89 2b       	or	r24, r25
    5518:	8a 2b       	or	r24, r26
    551a:	8b 2b       	or	r24, r27
    551c:	99 f0       	breq	.+38     	; 0x5544 <_nrk_scheduler+0x4f6>
    551e:	85 8d       	ldd	r24, Z+29	; 0x1d
    5520:	96 8d       	ldd	r25, Z+30	; 0x1e
    5522:	a7 8d       	ldd	r26, Z+31	; 0x1f
    5524:	b0 a1       	ldd	r27, Z+32	; 0x20
    5526:	8a 3f       	cpi	r24, 0xFA	; 250
    5528:	91 05       	cpc	r25, r1
    552a:	a1 05       	cpc	r26, r1
    552c:	b1 05       	cpc	r27, r1
    552e:	50 f4       	brcc	.+20     	; 0x5544 <_nrk_scheduler+0x4f6>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    5530:	a8 01       	movw	r20, r16
    5532:	60 e0       	ldi	r22, 0x00	; 0
    5534:	70 e0       	ldi	r23, 0x00	; 0
    5536:	84 17       	cp	r24, r20
    5538:	95 07       	cpc	r25, r21
    553a:	a6 07       	cpc	r26, r22
    553c:	b7 07       	cpc	r27, r23
    553e:	10 f4       	brcc	.+4      	; 0x5544 <_nrk_scheduler+0x4f6>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    5540:	8c 01       	movw	r16, r24
    5542:	05 c0       	rjmp	.+10     	; 0x554e <_nrk_scheduler+0x500>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    5544:	0b 3f       	cpi	r16, 0xFB	; 251
    5546:	11 05       	cpc	r17, r1
    5548:	10 f0       	brcs	.+4      	; 0x554e <_nrk_scheduler+0x500>
    554a:	0a ef       	ldi	r16, 0xFA	; 250
    554c:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    554e:	20 93 1a 0a 	sts	0x0A1A, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    5552:	f0 93 28 0a 	sts	0x0A28, r31
    5556:	e0 93 27 0a 	sts	0x0A27, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    555a:	00 93 0e 08 	sts	0x080E, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    555e:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    5562:	28 2f       	mov	r18, r24
    5564:	30 e0       	ldi	r19, 0x00	; 0
    5566:	2f 5f       	subi	r18, 0xFF	; 255
    5568:	3f 4f       	sbci	r19, 0xFF	; 255
    556a:	20 17       	cp	r18, r16
    556c:	31 07       	cpc	r19, r17
    556e:	40 f0       	brcs	.+16     	; 0x5580 <_nrk_scheduler+0x532>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    5570:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <_nrk_os_timer_get>
    5574:	08 2f       	mov	r16, r24
    5576:	10 e0       	ldi	r17, 0x00	; 0
    5578:	0e 5f       	subi	r16, 0xFE	; 254
    557a:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    557c:	00 93 0e 08 	sts	0x080E, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5580:	c1 11       	cpse	r28, r1
    5582:	10 92 1b 0a 	sts	0x0A1B, r1

    _nrk_set_next_wakeup(next_wake);
    5586:	80 2f       	mov	r24, r16
    5588:	0e 94 12 2d 	call	0x5a24	; 0x5a24 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    558c:	0e 94 97 30 	call	0x612e	; 0x612e <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    5590:	df 91       	pop	r29
    5592:	cf 91       	pop	r28
    5594:	1f 91       	pop	r17
    5596:	0f 91       	pop	r16
    5598:	ff 90       	pop	r15
    559a:	ef 90       	pop	r14
    559c:	df 90       	pop	r13
    559e:	cf 90       	pop	r12
    55a0:	bf 90       	pop	r11
    55a2:	af 90       	pop	r10
    55a4:	9f 90       	pop	r9
    55a6:	8f 90       	pop	r8
    55a8:	7f 90       	pop	r7
    55aa:	6f 90       	pop	r6
    55ac:	5f 90       	pop	r5
    55ae:	4f 90       	pop	r4
    55b0:	3f 90       	pop	r3
    55b2:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    55b4:	0c 94 a2 30 	jmp	0x6144	; 0x6144 <nrk_start_high_ready_task>

000055b8 <_nrk_sw_wdt_check>:
    55b8:	3f 92       	push	r3
    55ba:	4f 92       	push	r4
    55bc:	5f 92       	push	r5
    55be:	6f 92       	push	r6
    55c0:	7f 92       	push	r7
    55c2:	8f 92       	push	r8
    55c4:	9f 92       	push	r9
    55c6:	af 92       	push	r10
    55c8:	bf 92       	push	r11
    55ca:	cf 92       	push	r12
    55cc:	df 92       	push	r13
    55ce:	ef 92       	push	r14
    55d0:	ff 92       	push	r15
    55d2:	0f 93       	push	r16
    55d4:	1f 93       	push	r17
    55d6:	cf 93       	push	r28
    55d8:	df 93       	push	r29
    55da:	cd b7       	in	r28, 0x3d	; 61
    55dc:	de b7       	in	r29, 0x3e	; 62
    55de:	60 97       	sbiw	r28, 0x10	; 16
    55e0:	0f b6       	in	r0, 0x3f	; 63
    55e2:	f8 94       	cli
    55e4:	de bf       	out	0x3e, r29	; 62
    55e6:	0f be       	out	0x3f, r0	; 63
    55e8:	cd bf       	out	0x3d, r28	; 61
    55ea:	ce 01       	movw	r24, r28
    55ec:	09 96       	adiw	r24, 0x09	; 9
    55ee:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>
    55f2:	8a e2       	ldi	r24, 0x2A	; 42
    55f4:	48 2e       	mov	r4, r24
    55f6:	8a e0       	ldi	r24, 0x0A	; 10
    55f8:	58 2e       	mov	r5, r24
    55fa:	61 2c       	mov	r6, r1
    55fc:	71 2c       	mov	r7, r1
    55fe:	93 e1       	ldi	r25, 0x13	; 19
    5600:	39 2e       	mov	r3, r25
    5602:	d2 01       	movw	r26, r4
    5604:	12 96       	adiw	r26, 0x02	; 2
    5606:	8c 91       	ld	r24, X
    5608:	81 30       	cpi	r24, 0x01	; 1
    560a:	51 f5       	brne	.+84     	; 0x5660 <_nrk_sw_wdt_check+0xa8>
    560c:	36 9c       	mul	r3, r6
    560e:	f0 01       	movw	r30, r0
    5610:	37 9c       	mul	r3, r7
    5612:	f0 0d       	add	r31, r0
    5614:	11 24       	eor	r1, r1
    5616:	eb 5c       	subi	r30, 0xCB	; 203
    5618:	f5 4f       	sbci	r31, 0xF5	; 245
    561a:	89 84       	ldd	r8, Y+9	; 0x09
    561c:	9a 84       	ldd	r9, Y+10	; 0x0a
    561e:	ab 84       	ldd	r10, Y+11	; 0x0b
    5620:	bc 84       	ldd	r11, Y+12	; 0x0c
    5622:	cd 84       	ldd	r12, Y+13	; 0x0d
    5624:	de 84       	ldd	r13, Y+14	; 0x0e
    5626:	ef 84       	ldd	r14, Y+15	; 0x0f
    5628:	f8 88       	ldd	r15, Y+16	; 0x10
    562a:	00 81       	ld	r16, Z
    562c:	11 81       	ldd	r17, Z+1	; 0x01
    562e:	22 81       	ldd	r18, Z+2	; 0x02
    5630:	33 81       	ldd	r19, Z+3	; 0x03
    5632:	44 81       	ldd	r20, Z+4	; 0x04
    5634:	55 81       	ldd	r21, Z+5	; 0x05
    5636:	66 81       	ldd	r22, Z+6	; 0x06
    5638:	77 81       	ldd	r23, Z+7	; 0x07
    563a:	ce 01       	movw	r24, r28
    563c:	01 96       	adiw	r24, 0x01	; 1
    563e:	0e 94 e0 25 	call	0x4bc0	; 0x4bc0 <nrk_time_sub>
    5642:	8f 3f       	cpi	r24, 0xFF	; 255
    5644:	69 f4       	brne	.+26     	; 0x5660 <_nrk_sw_wdt_check+0xa8>
    5646:	66 2d       	mov	r22, r6
    5648:	85 e1       	ldi	r24, 0x15	; 21
    564a:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
    564e:	d2 01       	movw	r26, r4
    5650:	ed 91       	ld	r30, X+
    5652:	fc 91       	ld	r31, X
    5654:	30 97       	sbiw	r30, 0x00	; 0
    5656:	19 f4       	brne	.+6      	; 0x565e <_nrk_sw_wdt_check+0xa6>
    5658:	0e 94 05 17 	call	0x2e0a	; 0x2e0a <nrk_halt>
    565c:	01 c0       	rjmp	.+2      	; 0x5660 <_nrk_sw_wdt_check+0xa8>
    565e:	09 95       	icall
    5660:	bf ef       	ldi	r27, 0xFF	; 255
    5662:	6b 1a       	sub	r6, r27
    5664:	7b 0a       	sbc	r7, r27
    5666:	e3 e1       	ldi	r30, 0x13	; 19
    5668:	4e 0e       	add	r4, r30
    566a:	51 1c       	adc	r5, r1
    566c:	f3 e0       	ldi	r31, 0x03	; 3
    566e:	6f 16       	cp	r6, r31
    5670:	71 04       	cpc	r7, r1
    5672:	39 f6       	brne	.-114    	; 0x5602 <_nrk_sw_wdt_check+0x4a>
    5674:	60 96       	adiw	r28, 0x10	; 16
    5676:	0f b6       	in	r0, 0x3f	; 63
    5678:	f8 94       	cli
    567a:	de bf       	out	0x3e, r29	; 62
    567c:	0f be       	out	0x3f, r0	; 63
    567e:	cd bf       	out	0x3d, r28	; 61
    5680:	df 91       	pop	r29
    5682:	cf 91       	pop	r28
    5684:	1f 91       	pop	r17
    5686:	0f 91       	pop	r16
    5688:	ff 90       	pop	r15
    568a:	ef 90       	pop	r14
    568c:	df 90       	pop	r13
    568e:	cf 90       	pop	r12
    5690:	bf 90       	pop	r11
    5692:	af 90       	pop	r10
    5694:	9f 90       	pop	r9
    5696:	8f 90       	pop	r8
    5698:	7f 90       	pop	r7
    569a:	6f 90       	pop	r6
    569c:	5f 90       	pop	r5
    569e:	4f 90       	pop	r4
    56a0:	3f 90       	pop	r3
    56a2:	08 95       	ret

000056a4 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    56a4:	ea e2       	ldi	r30, 0x2A	; 42
    56a6:	fa e0       	ldi	r31, 0x0A	; 10
    56a8:	12 82       	std	Z+2, r1	; 0x02
    56aa:	15 8a       	std	Z+21, r1	; 0x15
    56ac:	10 a6       	std	Z+40, r1	; 0x28
    56ae:	08 95       	ret

000056b0 <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    56b0:	cf 93       	push	r28
    56b2:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56b4:	83 30       	cpi	r24, 0x03	; 3
    56b6:	e0 f4       	brcc	.+56     	; 0x56f0 <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    56b8:	93 e1       	ldi	r25, 0x13	; 19
    56ba:	89 9f       	mul	r24, r25
    56bc:	f0 01       	movw	r30, r0
    56be:	11 24       	eor	r1, r1
    56c0:	e6 5d       	subi	r30, 0xD6	; 214
    56c2:	f5 4f       	sbci	r31, 0xF5	; 245
    56c4:	51 83       	std	Z+1, r21	; 0x01
    56c6:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    56c8:	eb 01       	movw	r28, r22
    56ca:	88 81       	ld	r24, Y
    56cc:	99 81       	ldd	r25, Y+1	; 0x01
    56ce:	aa 81       	ldd	r26, Y+2	; 0x02
    56d0:	bb 81       	ldd	r27, Y+3	; 0x03
    56d2:	83 83       	std	Z+3, r24	; 0x03
    56d4:	94 83       	std	Z+4, r25	; 0x04
    56d6:	a5 83       	std	Z+5, r26	; 0x05
    56d8:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    56da:	8c 81       	ldd	r24, Y+4	; 0x04
    56dc:	9d 81       	ldd	r25, Y+5	; 0x05
    56de:	ae 81       	ldd	r26, Y+6	; 0x06
    56e0:	bf 81       	ldd	r27, Y+7	; 0x07
    56e2:	87 83       	std	Z+7, r24	; 0x07
    56e4:	90 87       	std	Z+8, r25	; 0x08
    56e6:	a1 87       	std	Z+9, r26	; 0x09
    56e8:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    56ea:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    56ec:	81 e0       	ldi	r24, 0x01	; 1
    56ee:	01 c0       	rjmp	.+2      	; 0x56f2 <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56f0:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    56f2:	df 91       	pop	r29
    56f4:	cf 91       	pop	r28
    56f6:	08 95       	ret

000056f8 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    56f8:	cf 92       	push	r12
    56fa:	df 92       	push	r13
    56fc:	ef 92       	push	r14
    56fe:	ff 92       	push	r15
    5700:	0f 93       	push	r16
    5702:	1f 93       	push	r17
    5704:	cf 93       	push	r28
    5706:	df 93       	push	r29
    5708:	cd b7       	in	r28, 0x3d	; 61
    570a:	de b7       	in	r29, 0x3e	; 62
    570c:	28 97       	sbiw	r28, 0x08	; 8
    570e:	0f b6       	in	r0, 0x3f	; 63
    5710:	f8 94       	cli
    5712:	de bf       	out	0x3e, r29	; 62
    5714:	0f be       	out	0x3f, r0	; 63
    5716:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5718:	83 30       	cpi	r24, 0x03	; 3
    571a:	a8 f5       	brcc	.+106    	; 0x5786 <nrk_sw_wdt_update+0x8e>
    571c:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    571e:	ce 01       	movw	r24, r28
    5720:	01 96       	adiw	r24, 0x01	; 1
    5722:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5726:	23 e1       	ldi	r18, 0x13	; 19
    5728:	12 9f       	mul	r17, r18
    572a:	c0 01       	movw	r24, r0
    572c:	11 24       	eor	r1, r1
    572e:	8c 01       	movw	r16, r24
    5730:	06 5d       	subi	r16, 0xD6	; 214
    5732:	15 4f       	sbci	r17, 0xF5	; 245
    5734:	f8 01       	movw	r30, r16
    5736:	c3 80       	ldd	r12, Z+3	; 0x03
    5738:	d4 80       	ldd	r13, Z+4	; 0x04
    573a:	e5 80       	ldd	r14, Z+5	; 0x05
    573c:	f6 80       	ldd	r15, Z+6	; 0x06
    573e:	49 81       	ldd	r20, Y+1	; 0x01
    5740:	5a 81       	ldd	r21, Y+2	; 0x02
    5742:	6b 81       	ldd	r22, Y+3	; 0x03
    5744:	7c 81       	ldd	r23, Y+4	; 0x04
    5746:	4c 0d       	add	r20, r12
    5748:	5d 1d       	adc	r21, r13
    574a:	6e 1d       	adc	r22, r14
    574c:	7f 1d       	adc	r23, r15
    574e:	43 87       	std	Z+11, r20	; 0x0b
    5750:	54 87       	std	Z+12, r21	; 0x0c
    5752:	65 87       	std	Z+13, r22	; 0x0d
    5754:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5756:	c7 80       	ldd	r12, Z+7	; 0x07
    5758:	d0 84       	ldd	r13, Z+8	; 0x08
    575a:	e1 84       	ldd	r14, Z+9	; 0x09
    575c:	f2 84       	ldd	r15, Z+10	; 0x0a
    575e:	4d 81       	ldd	r20, Y+5	; 0x05
    5760:	5e 81       	ldd	r21, Y+6	; 0x06
    5762:	6f 81       	ldd	r22, Y+7	; 0x07
    5764:	78 85       	ldd	r23, Y+8	; 0x08
    5766:	4c 0d       	add	r20, r12
    5768:	5d 1d       	adc	r21, r13
    576a:	6e 1d       	adc	r22, r14
    576c:	7f 1d       	adc	r23, r15
    576e:	47 87       	std	Z+15, r20	; 0x0f
    5770:	50 8b       	std	Z+16, r21	; 0x10
    5772:	61 8b       	std	Z+17, r22	; 0x11
    5774:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5776:	8b 5c       	subi	r24, 0xCB	; 203
    5778:	95 4f       	sbci	r25, 0xF5	; 245
    577a:	0e 94 6c 26 	call	0x4cd8	; 0x4cd8 <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    577e:	81 e0       	ldi	r24, 0x01	; 1
    5780:	f8 01       	movw	r30, r16
    5782:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5784:	01 c0       	rjmp	.+2      	; 0x5788 <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5786:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    5788:	28 96       	adiw	r28, 0x08	; 8
    578a:	0f b6       	in	r0, 0x3f	; 63
    578c:	f8 94       	cli
    578e:	de bf       	out	0x3e, r29	; 62
    5790:	0f be       	out	0x3f, r0	; 63
    5792:	cd bf       	out	0x3d, r28	; 61
    5794:	df 91       	pop	r29
    5796:	cf 91       	pop	r28
    5798:	1f 91       	pop	r17
    579a:	0f 91       	pop	r16
    579c:	ff 90       	pop	r15
    579e:	ef 90       	pop	r14
    57a0:	df 90       	pop	r13
    57a2:	cf 90       	pop	r12
    57a4:	08 95       	ret

000057a6 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    57a6:	1f 93       	push	r17
    57a8:	cf 93       	push	r28
    57aa:	df 93       	push	r29
    57ac:	cd b7       	in	r28, 0x3d	; 61
    57ae:	de b7       	in	r29, 0x3e	; 62
    57b0:	28 97       	sbiw	r28, 0x08	; 8
    57b2:	0f b6       	in	r0, 0x3f	; 63
    57b4:	f8 94       	cli
    57b6:	de bf       	out	0x3e, r29	; 62
    57b8:	0f be       	out	0x3f, r0	; 63
    57ba:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    57bc:	83 30       	cpi	r24, 0x03	; 3
    57be:	70 f5       	brcc	.+92     	; 0x581c <nrk_sw_wdt_start+0x76>
    57c0:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    57c2:	ce 01       	movw	r24, r28
    57c4:	01 96       	adiw	r24, 0x01	; 1
    57c6:	0e 94 83 25 	call	0x4b06	; 0x4b06 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    57ca:	83 e1       	ldi	r24, 0x13	; 19
    57cc:	18 9f       	mul	r17, r24
    57ce:	f0 01       	movw	r30, r0
    57d0:	11 24       	eor	r1, r1
    57d2:	e6 5d       	subi	r30, 0xD6	; 214
    57d4:	f5 4f       	sbci	r31, 0xF5	; 245
    57d6:	43 81       	ldd	r20, Z+3	; 0x03
    57d8:	54 81       	ldd	r21, Z+4	; 0x04
    57da:	65 81       	ldd	r22, Z+5	; 0x05
    57dc:	76 81       	ldd	r23, Z+6	; 0x06
    57de:	89 81       	ldd	r24, Y+1	; 0x01
    57e0:	9a 81       	ldd	r25, Y+2	; 0x02
    57e2:	ab 81       	ldd	r26, Y+3	; 0x03
    57e4:	bc 81       	ldd	r27, Y+4	; 0x04
    57e6:	84 0f       	add	r24, r20
    57e8:	95 1f       	adc	r25, r21
    57ea:	a6 1f       	adc	r26, r22
    57ec:	b7 1f       	adc	r27, r23
    57ee:	83 87       	std	Z+11, r24	; 0x0b
    57f0:	94 87       	std	Z+12, r25	; 0x0c
    57f2:	a5 87       	std	Z+13, r26	; 0x0d
    57f4:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    57f6:	47 81       	ldd	r20, Z+7	; 0x07
    57f8:	50 85       	ldd	r21, Z+8	; 0x08
    57fa:	61 85       	ldd	r22, Z+9	; 0x09
    57fc:	72 85       	ldd	r23, Z+10	; 0x0a
    57fe:	8d 81       	ldd	r24, Y+5	; 0x05
    5800:	9e 81       	ldd	r25, Y+6	; 0x06
    5802:	af 81       	ldd	r26, Y+7	; 0x07
    5804:	b8 85       	ldd	r27, Y+8	; 0x08
    5806:	84 0f       	add	r24, r20
    5808:	95 1f       	adc	r25, r21
    580a:	a6 1f       	adc	r26, r22
    580c:	b7 1f       	adc	r27, r23
    580e:	87 87       	std	Z+15, r24	; 0x0f
    5810:	90 8b       	std	Z+16, r25	; 0x10
    5812:	a1 8b       	std	Z+17, r26	; 0x11
    5814:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5816:	81 e0       	ldi	r24, 0x01	; 1
    5818:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    581a:	01 c0       	rjmp	.+2      	; 0x581e <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    581c:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    581e:	28 96       	adiw	r28, 0x08	; 8
    5820:	0f b6       	in	r0, 0x3f	; 63
    5822:	f8 94       	cli
    5824:	de bf       	out	0x3e, r29	; 62
    5826:	0f be       	out	0x3f, r0	; 63
    5828:	cd bf       	out	0x3d, r28	; 61
    582a:	df 91       	pop	r29
    582c:	cf 91       	pop	r28
    582e:	1f 91       	pop	r17
    5830:	08 95       	ret

00005832 <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5832:	83 30       	cpi	r24, 0x03	; 3
    5834:	48 f4       	brcc	.+18     	; 0x5848 <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    5836:	93 e1       	ldi	r25, 0x13	; 19
    5838:	89 9f       	mul	r24, r25
    583a:	f0 01       	movw	r30, r0
    583c:	11 24       	eor	r1, r1
    583e:	e6 5d       	subi	r30, 0xD6	; 214
    5840:	f5 4f       	sbci	r31, 0xF5	; 245
    5842:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    5844:	81 e0       	ldi	r24, 0x01	; 1
    5846:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5848:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    584a:	08 95       	ret

0000584c <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    5864:	01 97       	sbiw	r24, 0x01	; 1
    5866:	91 f7       	brne	.-28     	; 0x584c <nrk_spin_wait_us>

}
    5868:	08 95       	ret

0000586a <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    586a:	10 92 21 01 	sts	0x0121, r1
    586e:	08 95       	ret

00005870 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    5870:	89 e0       	ldi	r24, 0x09	; 9
    5872:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    5876:	8d e8       	ldi	r24, 0x8D	; 141
    5878:	9c e3       	ldi	r25, 0x3C	; 60
    587a:	90 93 29 01 	sts	0x0129, r25
    587e:	80 93 28 01 	sts	0x0128, r24
    5882:	08 95       	ret

00005884 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5884:	10 92 25 01 	sts	0x0125, r1
    5888:	10 92 24 01 	sts	0x0124, r1
    588c:	08 95       	ret

0000588e <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    588e:	cf 93       	push	r28
    5890:	df 93       	push	r29
    5892:	00 d0       	rcall	.+0      	; 0x5894 <_nrk_precision_os_timer_get+0x6>
    5894:	cd b7       	in	r28, 0x3d	; 61
    5896:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    5898:	80 91 24 01 	lds	r24, 0x0124
    589c:	90 91 25 01 	lds	r25, 0x0125
    58a0:	9a 83       	std	Y+2, r25	; 0x02
    58a2:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    58a4:	89 81       	ldd	r24, Y+1	; 0x01
    58a6:	9a 81       	ldd	r25, Y+2	; 0x02
}
    58a8:	0f 90       	pop	r0
    58aa:	0f 90       	pop	r0
    58ac:	df 91       	pop	r29
    58ae:	cf 91       	pop	r28
    58b0:	08 95       	ret

000058b2 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    58b2:	10 92 81 00 	sts	0x0081, r1
    58b6:	08 95       	ret

000058b8 <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    58b8:	81 e0       	ldi	r24, 0x01	; 1
    58ba:	80 93 81 00 	sts	0x0081, r24
    58be:	08 95       	ret

000058c0 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    58c0:	83 b5       	in	r24, 0x23	; 35
    58c2:	81 60       	ori	r24, 0x01	; 1
    58c4:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    58c6:	10 92 85 00 	sts	0x0085, r1
    58ca:	10 92 84 00 	sts	0x0084, r1
    58ce:	08 95       	ret

000058d0 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    58d0:	cf 93       	push	r28
    58d2:	df 93       	push	r29
    58d4:	00 d0       	rcall	.+0      	; 0x58d6 <_nrk_high_speed_timer_get+0x6>
    58d6:	cd b7       	in	r28, 0x3d	; 61
    58d8:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    58da:	80 91 84 00 	lds	r24, 0x0084
    58de:	90 91 85 00 	lds	r25, 0x0085
    58e2:	9a 83       	std	Y+2, r25	; 0x02
    58e4:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    58e6:	89 81       	ldd	r24, Y+1	; 0x01
    58e8:	9a 81       	ldd	r25, Y+2	; 0x02
}
    58ea:	0f 90       	pop	r0
    58ec:	0f 90       	pop	r0
    58ee:	df 91       	pop	r29
    58f0:	cf 91       	pop	r28
    58f2:	08 95       	ret

000058f4 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    58f4:	cf 92       	push	r12
    58f6:	df 92       	push	r13
    58f8:	ef 92       	push	r14
    58fa:	ff 92       	push	r15
    58fc:	cf 93       	push	r28
    58fe:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    5900:	ec 01       	movw	r28, r24
    5902:	cc 0f       	add	r28, r28
    5904:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    5906:	c9 37       	cpi	r28, 0x79	; 121
    5908:	8f ef       	ldi	r24, 0xFF	; 255
    590a:	d8 07       	cpc	r29, r24
    590c:	10 f0       	brcs	.+4      	; 0x5912 <nrk_high_speed_timer_wait+0x1e>
    590e:	c0 e0       	ldi	r28, 0x00	; 0
    5910:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    5912:	6b 01       	movw	r12, r22
    5914:	e1 2c       	mov	r14, r1
    5916:	f1 2c       	mov	r15, r1
    5918:	cc 0e       	add	r12, r28
    591a:	dd 1e       	adc	r13, r29
    591c:	e1 1c       	adc	r14, r1
    591e:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    5920:	81 e0       	ldi	r24, 0x01	; 1
    5922:	c8 16       	cp	r12, r24
    5924:	d1 04       	cpc	r13, r1
    5926:	e8 06       	cpc	r14, r24
    5928:	f1 04       	cpc	r15, r1
    592a:	40 f0       	brcs	.+16     	; 0x593c <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    592c:	81 e0       	ldi	r24, 0x01	; 1
    592e:	e8 1a       	sub	r14, r24
    5930:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    5932:	0e 94 68 2c 	call	0x58d0	; 0x58d0 <_nrk_high_speed_timer_get>
    5936:	c8 17       	cp	r28, r24
    5938:	d9 07       	cpc	r29, r25
    593a:	d8 f3       	brcs	.-10     	; 0x5932 <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    593c:	0e 94 68 2c 	call	0x58d0	; 0x58d0 <_nrk_high_speed_timer_get>
    5940:	8c 15       	cp	r24, r12
    5942:	9d 05       	cpc	r25, r13
    5944:	d8 f3       	brcs	.-10     	; 0x593c <nrk_high_speed_timer_wait+0x48>
}
    5946:	df 91       	pop	r29
    5948:	cf 91       	pop	r28
    594a:	ff 90       	pop	r15
    594c:	ef 90       	pop	r14
    594e:	df 90       	pop	r13
    5950:	cf 90       	pop	r12
    5952:	08 95       	ret

00005954 <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    5954:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    5958:	e0 e7       	ldi	r30, 0x70	; 112
    595a:	f0 e0       	ldi	r31, 0x00	; 0
    595c:	80 81       	ld	r24, Z
    595e:	8d 7f       	andi	r24, 0xFD	; 253
    5960:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    5962:	80 81       	ld	r24, Z
    5964:	8e 7f       	andi	r24, 0xFE	; 254
    5966:	80 83       	st	Z, r24
    5968:	08 95       	ret

0000596a <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    596a:	80 93 b2 00 	sts	0x00B2, r24
    596e:	08 95       	ret

00005970 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    5970:	e0 e7       	ldi	r30, 0x70	; 112
    5972:	f0 e0       	ldi	r31, 0x00	; 0
    5974:	80 81       	ld	r24, Z
    5976:	83 60       	ori	r24, 0x03	; 3
    5978:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    597a:	83 e0       	ldi	r24, 0x03	; 3
    597c:	80 93 b1 00 	sts	0x00B1, r24
    5980:	08 95       	ret

00005982 <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    5982:	83 b5       	in	r24, 0x23	; 35
    5984:	82 60       	ori	r24, 0x02	; 2
    5986:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    5988:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    598c:	10 92 a9 06 	sts	0x06A9, r1
    _nrk_prev_timer_val=0;
    5990:	10 92 0e 08 	sts	0x080E, r1
    5994:	08 95       	ret

00005996 <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    5996:	cf 93       	push	r28
    5998:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    599a:	8e ef       	ldi	r24, 0xFE	; 254
    599c:	80 93 0e 08 	sts	0x080E, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    59a0:	80 e2       	ldi	r24, 0x20	; 32
    59a2:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    59a6:	80 91 0e 08 	lds	r24, 0x080E
    59aa:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    59ae:	83 e0       	ldi	r24, 0x03	; 3
    59b0:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    59b2:	92 e0       	ldi	r25, 0x02	; 2
    59b4:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    59b8:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    59bc:	93 b5       	in	r25, 0x23	; 35
    59be:	92 60       	ori	r25, 0x02	; 2
    59c0:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    59c2:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    59c4:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    59c6:	83 b5       	in	r24, 0x23	; 35
    59c8:	82 60       	ori	r24, 0x02	; 2
    59ca:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    59cc:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    59d0:	81 e0       	ldi	r24, 0x01	; 1
    59d2:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    59d6:	10 92 85 00 	sts	0x0085, r1
    59da:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    59de:	83 b5       	in	r24, 0x23	; 35
    59e0:	82 60       	ori	r24, 0x02	; 2
    59e2:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    59e4:	83 b5       	in	r24, 0x23	; 35
    59e6:	81 60       	ori	r24, 0x01	; 1
    59e8:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    59ea:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    59ee:	c4 e2       	ldi	r28, 0x24	; 36
    59f0:	d1 e0       	ldi	r29, 0x01	; 1
    59f2:	19 82       	std	Y+1, r1	; 0x01
    59f4:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    59f6:	83 b5       	in	r24, 0x23	; 35
    59f8:	82 60       	ori	r24, 0x02	; 2
    59fa:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    59fc:	83 b5       	in	r24, 0x23	; 35
    59fe:	81 60       	ori	r24, 0x01	; 1
    5a00:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    5a02:	0e 94 c1 2c 	call	0x5982	; 0x5982 <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5a06:	19 82       	std	Y+1, r1	; 0x01
    5a08:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    5a0a:	0e 94 b8 2c 	call	0x5970	; 0x5970 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    5a0e:	0e 94 38 2c 	call	0x5870	; 0x5870 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    5a12:	10 92 a9 06 	sts	0x06A9, r1
}
    5a16:	df 91       	pop	r29
    5a18:	cf 91       	pop	r28
    5a1a:	08 95       	ret

00005a1c <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    5a1c:	80 91 b3 00 	lds	r24, 0x00B3
}
    5a20:	8f 5f       	subi	r24, 0xFF	; 255
    5a22:	08 95       	ret

00005a24 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    5a24:	81 50       	subi	r24, 0x01	; 1
    5a26:	80 93 b3 00 	sts	0x00B3, r24
    5a2a:	08 95       	ret

00005a2c <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a2c:	81 11       	cpse	r24, r1
    5a2e:	02 c0       	rjmp	.+4      	; 0x5a34 <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    5a30:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    5a34:	8f ef       	ldi	r24, 0xFF	; 255
    5a36:	08 95       	ret

00005a38 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a38:	81 11       	cpse	r24, r1
    5a3a:	06 c0       	rjmp	.+12     	; 0x5a48 <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    5a3c:	10 92 95 00 	sts	0x0095, r1
    5a40:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    5a44:	81 e0       	ldi	r24, 0x01	; 1
    5a46:	08 95       	ret
	}
return NRK_ERROR;
    5a48:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a4a:	08 95       	ret

00005a4c <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5a4c:	81 11       	cpse	r24, r1
    5a4e:	05 c0       	rjmp	.+10     	; 0x5a5a <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    5a50:	80 91 94 00 	lds	r24, 0x0094
    5a54:	90 91 95 00 	lds	r25, 0x0095
    5a58:	08 95       	ret
	}
return 0;
    5a5a:	80 e0       	ldi	r24, 0x00	; 0
    5a5c:	90 e0       	ldi	r25, 0x00	; 0

}
    5a5e:	08 95       	ret

00005a60 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    5a60:	81 11       	cpse	r24, r1
    5a62:	05 c0       	rjmp	.+10     	; 0x5a6e <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    5a64:	82 e0       	ldi	r24, 0x02	; 2
    5a66:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    5a6a:	81 e0       	ldi	r24, 0x01	; 1
    5a6c:	08 95       	ret
	}
return NRK_ERROR;
    5a6e:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a70:	08 95       	ret

00005a72 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    5a72:	81 11       	cpse	r24, r1
    5a74:	35 c0       	rjmp	.+106    	; 0x5ae0 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5a76:	cb 01       	movw	r24, r22
    5a78:	01 97       	sbiw	r24, 0x01	; 1
    5a7a:	05 97       	sbiw	r24, 0x05	; 5
    5a7c:	10 f4       	brcc	.+4      	; 0x5a82 <nrk_timer_int_configure+0x10>
    5a7e:	60 93 0b 08 	sts	0x080B, r22
	TCCR3A = 0;  
    5a82:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    5a86:	88 e0       	ldi	r24, 0x08	; 8
    5a88:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    5a8c:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    5a90:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    5a94:	30 93 03 06 	sts	0x0603, r19
    5a98:	20 93 02 06 	sts	0x0602, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    5a9c:	80 91 0b 08 	lds	r24, 0x080B
    5aa0:	81 30       	cpi	r24, 0x01	; 1
    5aa2:	21 f4       	brne	.+8      	; 0x5aac <nrk_timer_int_configure+0x3a>
    5aa4:	80 91 91 00 	lds	r24, 0x0091
    5aa8:	81 60       	ori	r24, 0x01	; 1
    5aaa:	11 c0       	rjmp	.+34     	; 0x5ace <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    5aac:	82 30       	cpi	r24, 0x02	; 2
    5aae:	21 f4       	brne	.+8      	; 0x5ab8 <nrk_timer_int_configure+0x46>
    5ab0:	80 91 91 00 	lds	r24, 0x0091
    5ab4:	82 60       	ori	r24, 0x02	; 2
    5ab6:	0b c0       	rjmp	.+22     	; 0x5ace <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    5ab8:	83 30       	cpi	r24, 0x03	; 3
    5aba:	21 f4       	brne	.+8      	; 0x5ac4 <nrk_timer_int_configure+0x52>
    5abc:	80 91 91 00 	lds	r24, 0x0091
    5ac0:	83 60       	ori	r24, 0x03	; 3
    5ac2:	05 c0       	rjmp	.+10     	; 0x5ace <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    5ac4:	84 30       	cpi	r24, 0x04	; 4
    5ac6:	31 f4       	brne	.+12     	; 0x5ad4 <nrk_timer_int_configure+0x62>
    5ac8:	80 91 91 00 	lds	r24, 0x0091
    5acc:	84 60       	ori	r24, 0x04	; 4
    5ace:	80 93 91 00 	sts	0x0091, r24
    5ad2:	08 c0       	rjmp	.+16     	; 0x5ae4 <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    5ad4:	85 30       	cpi	r24, 0x05	; 5
    5ad6:	31 f4       	brne	.+12     	; 0x5ae4 <nrk_timer_int_configure+0x72>
    5ad8:	80 91 91 00 	lds	r24, 0x0091
    5adc:	85 60       	ori	r24, 0x05	; 5
    5ade:	f7 cf       	rjmp	.-18     	; 0x5ace <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    5ae0:	8f ef       	ldi	r24, 0xFF	; 255
    5ae2:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    5ae4:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    5ae6:	08 95       	ret

00005ae8 <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    5ae8:	80 91 b2 00 	lds	r24, 0x00B2
}
    5aec:	08 95       	ret

00005aee <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    5aee:	1f 92       	push	r1
    5af0:	0f 92       	push	r0
    5af2:	0f b6       	in	r0, 0x3f	; 63
    5af4:	0f 92       	push	r0
    5af6:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5af8:	60 e0       	ldi	r22, 0x00	; 0
    5afa:	8a e0       	ldi	r24, 0x0A	; 10
    5afc:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	while(1);
    5b00:	ff cf       	rjmp	.-2      	; 0x5b00 <__vector_default+0x12>

00005b02 <__vector_13>:

// This is the SUSPEND for the OS timer Tick
void TIMER2_COMPA_vect( void ) __attribute__ ( ( signal,naked ));
void TIMER2_COMPA_vect(void) {

asm volatile (
    5b02:	0f 92       	push	r0
    5b04:	0f b6       	in	r0, 0x3f	; 63
    5b06:	0f 92       	push	r0
    5b08:	1f 92       	push	r1
    5b0a:	2f 92       	push	r2
    5b0c:	3f 92       	push	r3
    5b0e:	4f 92       	push	r4
    5b10:	5f 92       	push	r5
    5b12:	6f 92       	push	r6
    5b14:	7f 92       	push	r7
    5b16:	8f 92       	push	r8
    5b18:	9f 92       	push	r9
    5b1a:	af 92       	push	r10
    5b1c:	bf 92       	push	r11
    5b1e:	cf 92       	push	r12
    5b20:	df 92       	push	r13
    5b22:	ef 92       	push	r14
    5b24:	ff 92       	push	r15
    5b26:	0f 93       	push	r16
    5b28:	1f 93       	push	r17
    5b2a:	2f 93       	push	r18
    5b2c:	3f 93       	push	r19
    5b2e:	4f 93       	push	r20
    5b30:	5f 93       	push	r21
    5b32:	6f 93       	push	r22
    5b34:	7f 93       	push	r23
    5b36:	8f 93       	push	r24
    5b38:	9f 93       	push	r25
    5b3a:	af 93       	push	r26
    5b3c:	bf 93       	push	r27
    5b3e:	cf 93       	push	r28
    5b40:	df 93       	push	r29
    5b42:	ef 93       	push	r30
    5b44:	ff 93       	push	r31
    5b46:	a0 91 27 0a 	lds	r26, 0x0A27
    5b4a:	b0 91 28 0a 	lds	r27, 0x0A28
    5b4e:	0d b6       	in	r0, 0x3d	; 61
    5b50:	0d 92       	st	X+, r0
    5b52:	0e b6       	in	r0, 0x3e	; 62
    5b54:	0d 92       	st	X+, r0
    5b56:	1f 92       	push	r1
    5b58:	a0 91 76 07 	lds	r26, 0x0776
    5b5c:	b0 91 77 07 	lds	r27, 0x0777
    5b60:	1e 90       	ld	r1, -X
    5b62:	be bf       	out	0x3e, r27	; 62
    5b64:	ad bf       	out	0x3d, r26	; 61
    5b66:	08 95       	ret

00005b68 <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    5b68:	1f 92       	push	r1
    5b6a:	0f 92       	push	r0
    5b6c:	0f b6       	in	r0, 0x3f	; 63
    5b6e:	0f 92       	push	r0
    5b70:	11 24       	eor	r1, r1
    5b72:	0b b6       	in	r0, 0x3b	; 59
    5b74:	0f 92       	push	r0
    5b76:	2f 93       	push	r18
    5b78:	3f 93       	push	r19
    5b7a:	4f 93       	push	r20
    5b7c:	5f 93       	push	r21
    5b7e:	6f 93       	push	r22
    5b80:	7f 93       	push	r23
    5b82:	8f 93       	push	r24
    5b84:	9f 93       	push	r25
    5b86:	af 93       	push	r26
    5b88:	bf 93       	push	r27
    5b8a:	ef 93       	push	r30
    5b8c:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    5b8e:	e0 91 02 06 	lds	r30, 0x0602
    5b92:	f0 91 03 06 	lds	r31, 0x0603
    5b96:	30 97       	sbiw	r30, 0x00	; 0
    5b98:	11 f0       	breq	.+4      	; 0x5b9e <__vector_32+0x36>
    5b9a:	09 95       	icall
    5b9c:	04 c0       	rjmp	.+8      	; 0x5ba6 <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5b9e:	60 e0       	ldi	r22, 0x00	; 0
    5ba0:	8a e0       	ldi	r24, 0x0A	; 10
    5ba2:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	return;  	
}
    5ba6:	ff 91       	pop	r31
    5ba8:	ef 91       	pop	r30
    5baa:	bf 91       	pop	r27
    5bac:	af 91       	pop	r26
    5bae:	9f 91       	pop	r25
    5bb0:	8f 91       	pop	r24
    5bb2:	7f 91       	pop	r23
    5bb4:	6f 91       	pop	r22
    5bb6:	5f 91       	pop	r21
    5bb8:	4f 91       	pop	r20
    5bba:	3f 91       	pop	r19
    5bbc:	2f 91       	pop	r18
    5bbe:	0f 90       	pop	r0
    5bc0:	0b be       	out	0x3b, r0	; 59
    5bc2:	0f 90       	pop	r0
    5bc4:	0f be       	out	0x3f, r0	; 63
    5bc6:	0f 90       	pop	r0
    5bc8:	1f 90       	pop	r1
    5bca:	18 95       	reti

00005bcc <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    5bcc:	1f 92       	push	r1
    5bce:	0f 92       	push	r0
    5bd0:	0f b6       	in	r0, 0x3f	; 63
    5bd2:	0f 92       	push	r0
    5bd4:	11 24       	eor	r1, r1

	return;  	
} 
    5bd6:	0f 90       	pop	r0
    5bd8:	0f be       	out	0x3f, r0	; 63
    5bda:	0f 90       	pop	r0
    5bdc:	1f 90       	pop	r1
    5bde:	18 95       	reti

00005be0 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5be0:	04 b6       	in	r0, 0x34	; 52
    5be2:	03 fe       	sbrs	r0, 3
    5be4:	02 c0       	rjmp	.+4      	; 0x5bea <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    5be6:	80 e1       	ldi	r24, 0x10	; 16
    5be8:	01 c0       	rjmp	.+2      	; 0x5bec <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5bea:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5bec:	04 b6       	in	r0, 0x34	; 52
    5bee:	02 fe       	sbrs	r0, 2
    5bf0:	06 c0       	rjmp	.+12     	; 0x5bfe <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5bf2:	94 b7       	in	r25, 0x34	; 52
    5bf4:	9b 7f       	andi	r25, 0xFB	; 251
    5bf6:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5bf8:	04 b6       	in	r0, 0x34	; 52
    5bfa:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5bfc:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5bfe:	04 b6       	in	r0, 0x34	; 52
    5c00:	01 fe       	sbrs	r0, 1
    5c02:	05 c0       	rjmp	.+10     	; 0x5c0e <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5c04:	94 b7       	in	r25, 0x34	; 52
    5c06:	9d 7f       	andi	r25, 0xFD	; 253
    5c08:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5c0a:	82 60       	ori	r24, 0x02	; 2
    5c0c:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5c0e:	81 11       	cpse	r24, r1
    5c10:	0c c0       	rjmp	.+24     	; 0x5c2a <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5c12:	04 b6       	in	r0, 0x34	; 52
    5c14:	00 fe       	sbrs	r0, 0
    5c16:	04 c0       	rjmp	.+8      	; 0x5c20 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5c18:	94 b7       	in	r25, 0x34	; 52
    5c1a:	9e 7f       	andi	r25, 0xFE	; 254
    5c1c:	94 bf       	out	0x34, r25	; 52
    5c1e:	01 c0       	rjmp	.+2      	; 0x5c22 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5c20:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    5c22:	90 91 b0 00 	lds	r25, 0x00B0
    5c26:	91 11       	cpse	r25, r1
    5c28:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    5c2a:	08 95       	ret

00005c2c <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    5c2c:	81 11       	cpse	r24, r1
    5c2e:	02 c0       	rjmp	.+4      	; 0x5c34 <nrk_ext_int_enable+0x8>
    5c30:	e8 9a       	sbi	0x1d, 0	; 29
    5c32:	39 c0       	rjmp	.+114    	; 0x5ca6 <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    5c34:	81 30       	cpi	r24, 0x01	; 1
    5c36:	11 f4       	brne	.+4      	; 0x5c3c <nrk_ext_int_enable+0x10>
    5c38:	e9 9a       	sbi	0x1d, 1	; 29
    5c3a:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    5c3c:	82 30       	cpi	r24, 0x02	; 2
    5c3e:	11 f4       	brne	.+4      	; 0x5c44 <nrk_ext_int_enable+0x18>
    5c40:	ea 9a       	sbi	0x1d, 2	; 29
    5c42:	31 c0       	rjmp	.+98     	; 0x5ca6 <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    5c44:	83 30       	cpi	r24, 0x03	; 3
    5c46:	21 f4       	brne	.+8      	; 0x5c50 <nrk_ext_int_enable+0x24>
    5c48:	80 91 6b 00 	lds	r24, 0x006B
    5c4c:	81 60       	ori	r24, 0x01	; 1
    5c4e:	29 c0       	rjmp	.+82     	; 0x5ca2 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    5c50:	84 30       	cpi	r24, 0x04	; 4
    5c52:	21 f4       	brne	.+8      	; 0x5c5c <nrk_ext_int_enable+0x30>
    5c54:	80 91 6b 00 	lds	r24, 0x006B
    5c58:	82 60       	ori	r24, 0x02	; 2
    5c5a:	23 c0       	rjmp	.+70     	; 0x5ca2 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    5c5c:	85 30       	cpi	r24, 0x05	; 5
    5c5e:	21 f4       	brne	.+8      	; 0x5c68 <nrk_ext_int_enable+0x3c>
    5c60:	80 91 6b 00 	lds	r24, 0x006B
    5c64:	84 60       	ori	r24, 0x04	; 4
    5c66:	1d c0       	rjmp	.+58     	; 0x5ca2 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    5c68:	86 30       	cpi	r24, 0x06	; 6
    5c6a:	21 f4       	brne	.+8      	; 0x5c74 <nrk_ext_int_enable+0x48>
    5c6c:	80 91 6b 00 	lds	r24, 0x006B
    5c70:	88 60       	ori	r24, 0x08	; 8
    5c72:	17 c0       	rjmp	.+46     	; 0x5ca2 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    5c74:	87 30       	cpi	r24, 0x07	; 7
    5c76:	21 f4       	brne	.+8      	; 0x5c80 <nrk_ext_int_enable+0x54>
    5c78:	80 91 6b 00 	lds	r24, 0x006B
    5c7c:	80 61       	ori	r24, 0x10	; 16
    5c7e:	11 c0       	rjmp	.+34     	; 0x5ca2 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    5c80:	88 30       	cpi	r24, 0x08	; 8
    5c82:	21 f4       	brne	.+8      	; 0x5c8c <nrk_ext_int_enable+0x60>
    5c84:	80 91 6b 00 	lds	r24, 0x006B
    5c88:	80 62       	ori	r24, 0x20	; 32
    5c8a:	0b c0       	rjmp	.+22     	; 0x5ca2 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    5c8c:	89 30       	cpi	r24, 0x09	; 9
    5c8e:	21 f4       	brne	.+8      	; 0x5c98 <nrk_ext_int_enable+0x6c>
    5c90:	80 91 6b 00 	lds	r24, 0x006B
    5c94:	80 64       	ori	r24, 0x40	; 64
    5c96:	05 c0       	rjmp	.+10     	; 0x5ca2 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    5c98:	8a 30       	cpi	r24, 0x0A	; 10
    5c9a:	39 f4       	brne	.+14     	; 0x5caa <nrk_ext_int_enable+0x7e>
    5c9c:	80 91 6b 00 	lds	r24, 0x006B
    5ca0:	80 68       	ori	r24, 0x80	; 128
    5ca2:	80 93 6b 00 	sts	0x006B, r24
    5ca6:	81 e0       	ldi	r24, 0x01	; 1
    5ca8:	08 95       	ret
return NRK_ERROR;
    5caa:	8f ef       	ldi	r24, 0xFF	; 255
}
    5cac:	08 95       	ret

00005cae <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    5cae:	81 11       	cpse	r24, r1
    5cb0:	02 c0       	rjmp	.+4      	; 0x5cb6 <nrk_ext_int_disable+0x8>
    5cb2:	e8 98       	cbi	0x1d, 0	; 29
    5cb4:	39 c0       	rjmp	.+114    	; 0x5d28 <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5cb6:	81 30       	cpi	r24, 0x01	; 1
    5cb8:	11 f4       	brne	.+4      	; 0x5cbe <nrk_ext_int_disable+0x10>
    5cba:	e9 98       	cbi	0x1d, 1	; 29
    5cbc:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5cbe:	82 30       	cpi	r24, 0x02	; 2
    5cc0:	11 f4       	brne	.+4      	; 0x5cc6 <nrk_ext_int_disable+0x18>
    5cc2:	e9 98       	cbi	0x1d, 1	; 29
    5cc4:	31 c0       	rjmp	.+98     	; 0x5d28 <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    5cc6:	83 30       	cpi	r24, 0x03	; 3
    5cc8:	21 f4       	brne	.+8      	; 0x5cd2 <nrk_ext_int_disable+0x24>
    5cca:	80 91 6b 00 	lds	r24, 0x006B
    5cce:	8e 7f       	andi	r24, 0xFE	; 254
    5cd0:	29 c0       	rjmp	.+82     	; 0x5d24 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    5cd2:	84 30       	cpi	r24, 0x04	; 4
    5cd4:	21 f4       	brne	.+8      	; 0x5cde <nrk_ext_int_disable+0x30>
    5cd6:	80 91 6b 00 	lds	r24, 0x006B
    5cda:	8d 7f       	andi	r24, 0xFD	; 253
    5cdc:	23 c0       	rjmp	.+70     	; 0x5d24 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    5cde:	85 30       	cpi	r24, 0x05	; 5
    5ce0:	21 f4       	brne	.+8      	; 0x5cea <nrk_ext_int_disable+0x3c>
    5ce2:	80 91 6b 00 	lds	r24, 0x006B
    5ce6:	8b 7f       	andi	r24, 0xFB	; 251
    5ce8:	1d c0       	rjmp	.+58     	; 0x5d24 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    5cea:	86 30       	cpi	r24, 0x06	; 6
    5cec:	21 f4       	brne	.+8      	; 0x5cf6 <nrk_ext_int_disable+0x48>
    5cee:	80 91 6b 00 	lds	r24, 0x006B
    5cf2:	87 7f       	andi	r24, 0xF7	; 247
    5cf4:	17 c0       	rjmp	.+46     	; 0x5d24 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    5cf6:	87 30       	cpi	r24, 0x07	; 7
    5cf8:	21 f4       	brne	.+8      	; 0x5d02 <nrk_ext_int_disable+0x54>
    5cfa:	80 91 6b 00 	lds	r24, 0x006B
    5cfe:	8f 7e       	andi	r24, 0xEF	; 239
    5d00:	11 c0       	rjmp	.+34     	; 0x5d24 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    5d02:	88 30       	cpi	r24, 0x08	; 8
    5d04:	21 f4       	brne	.+8      	; 0x5d0e <nrk_ext_int_disable+0x60>
    5d06:	80 91 6b 00 	lds	r24, 0x006B
    5d0a:	8f 7d       	andi	r24, 0xDF	; 223
    5d0c:	0b c0       	rjmp	.+22     	; 0x5d24 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    5d0e:	89 30       	cpi	r24, 0x09	; 9
    5d10:	21 f4       	brne	.+8      	; 0x5d1a <nrk_ext_int_disable+0x6c>
    5d12:	80 91 6b 00 	lds	r24, 0x006B
    5d16:	8f 7b       	andi	r24, 0xBF	; 191
    5d18:	05 c0       	rjmp	.+10     	; 0x5d24 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    5d1a:	8a 30       	cpi	r24, 0x0A	; 10
    5d1c:	39 f4       	brne	.+14     	; 0x5d2c <nrk_ext_int_disable+0x7e>
    5d1e:	80 91 6b 00 	lds	r24, 0x006B
    5d22:	8f 77       	andi	r24, 0x7F	; 127
    5d24:	80 93 6b 00 	sts	0x006B, r24
    5d28:	81 e0       	ldi	r24, 0x01	; 1
    5d2a:	08 95       	ret
return NRK_ERROR;
    5d2c:	8f ef       	ldi	r24, 0xFF	; 255
}
    5d2e:	08 95       	ret

00005d30 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    5d30:	81 11       	cpse	r24, r1
    5d32:	26 c0       	rjmp	.+76     	; 0x5d80 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    5d34:	50 93 a3 06 	sts	0x06A3, r21
    5d38:	40 93 a2 06 	sts	0x06A2, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    5d3c:	61 11       	cpse	r22, r1
    5d3e:	04 c0       	rjmp	.+8      	; 0x5d48 <nrk_ext_int_configure+0x18>
    5d40:	80 91 69 00 	lds	r24, 0x0069
    5d44:	8c 7f       	andi	r24, 0xFC	; 252
    5d46:	3d c0       	rjmp	.+122    	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d48:	61 30       	cpi	r22, 0x01	; 1
    5d4a:	49 f4       	brne	.+18     	; 0x5d5e <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    5d4c:	80 91 69 00 	lds	r24, 0x0069
    5d50:	8d 7f       	andi	r24, 0xFD	; 253
    5d52:	80 93 69 00 	sts	0x0069, r24
    5d56:	80 91 69 00 	lds	r24, 0x0069
    5d5a:	81 60       	ori	r24, 0x01	; 1
    5d5c:	32 c0       	rjmp	.+100    	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5d5e:	62 30       	cpi	r22, 0x02	; 2
    5d60:	49 f4       	brne	.+18     	; 0x5d74 <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    5d62:	80 91 69 00 	lds	r24, 0x0069
    5d66:	82 60       	ori	r24, 0x02	; 2
    5d68:	80 93 69 00 	sts	0x0069, r24
    5d6c:	80 91 69 00 	lds	r24, 0x0069
    5d70:	8e 7f       	andi	r24, 0xFE	; 254
    5d72:	27 c0       	rjmp	.+78     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    5d74:	63 30       	cpi	r22, 0x03	; 3
    5d76:	39 f5       	brne	.+78     	; 0x5dc6 <nrk_ext_int_configure+0x96>
    5d78:	80 91 69 00 	lds	r24, 0x0069
    5d7c:	83 60       	ori	r24, 0x03	; 3
    5d7e:	21 c0       	rjmp	.+66     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    5d80:	81 30       	cpi	r24, 0x01	; 1
    5d82:	49 f5       	brne	.+82     	; 0x5dd6 <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    5d84:	50 93 11 06 	sts	0x0611, r21
    5d88:	40 93 10 06 	sts	0x0610, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    5d8c:	61 11       	cpse	r22, r1
    5d8e:	04 c0       	rjmp	.+8      	; 0x5d98 <nrk_ext_int_configure+0x68>
    5d90:	80 91 69 00 	lds	r24, 0x0069
    5d94:	83 7f       	andi	r24, 0xF3	; 243
    5d96:	15 c0       	rjmp	.+42     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d98:	61 30       	cpi	r22, 0x01	; 1
    5d9a:	49 f4       	brne	.+18     	; 0x5dae <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    5d9c:	80 91 69 00 	lds	r24, 0x0069
    5da0:	87 7f       	andi	r24, 0xF7	; 247
    5da2:	80 93 69 00 	sts	0x0069, r24
    5da6:	80 91 69 00 	lds	r24, 0x0069
    5daa:	84 60       	ori	r24, 0x04	; 4
    5dac:	0a c0       	rjmp	.+20     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5dae:	62 30       	cpi	r22, 0x02	; 2
    5db0:	61 f4       	brne	.+24     	; 0x5dca <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    5db2:	80 91 69 00 	lds	r24, 0x0069
    5db6:	88 60       	ori	r24, 0x08	; 8
    5db8:	80 93 69 00 	sts	0x0069, r24
    5dbc:	80 91 69 00 	lds	r24, 0x0069
    5dc0:	8b 7f       	andi	r24, 0xFB	; 251
    5dc2:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    5dc6:	81 e0       	ldi	r24, 0x01	; 1
    5dc8:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    5dca:	63 30       	cpi	r22, 0x03	; 3
    5dcc:	e1 f7       	brne	.-8      	; 0x5dc6 <nrk_ext_int_configure+0x96>
    5dce:	80 91 69 00 	lds	r24, 0x0069
    5dd2:	8c 60       	ori	r24, 0x0C	; 12
    5dd4:	f6 cf       	rjmp	.-20     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    5dd6:	82 30       	cpi	r24, 0x02	; 2
    5dd8:	31 f5       	brne	.+76     	; 0x5e26 <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    5dda:	50 93 ab 06 	sts	0x06AB, r21
    5dde:	40 93 aa 06 	sts	0x06AA, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    5de2:	61 11       	cpse	r22, r1
    5de4:	04 c0       	rjmp	.+8      	; 0x5dee <nrk_ext_int_configure+0xbe>
    5de6:	80 91 69 00 	lds	r24, 0x0069
    5dea:	8f 7c       	andi	r24, 0xCF	; 207
    5dec:	ea cf       	rjmp	.-44     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5dee:	61 30       	cpi	r22, 0x01	; 1
    5df0:	49 f4       	brne	.+18     	; 0x5e04 <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    5df2:	80 91 69 00 	lds	r24, 0x0069
    5df6:	8f 7d       	andi	r24, 0xDF	; 223
    5df8:	80 93 69 00 	sts	0x0069, r24
    5dfc:	80 91 69 00 	lds	r24, 0x0069
    5e00:	80 61       	ori	r24, 0x10	; 16
    5e02:	df cf       	rjmp	.-66     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5e04:	62 30       	cpi	r22, 0x02	; 2
    5e06:	49 f4       	brne	.+18     	; 0x5e1a <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    5e08:	80 91 69 00 	lds	r24, 0x0069
    5e0c:	80 62       	ori	r24, 0x20	; 32
    5e0e:	80 93 69 00 	sts	0x0069, r24
    5e12:	80 91 69 00 	lds	r24, 0x0069
    5e16:	8f 7e       	andi	r24, 0xEF	; 239
    5e18:	d4 cf       	rjmp	.-88     	; 0x5dc2 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    5e1a:	63 30       	cpi	r22, 0x03	; 3
    5e1c:	a1 f6       	brne	.-88     	; 0x5dc6 <nrk_ext_int_configure+0x96>
    5e1e:	80 91 69 00 	lds	r24, 0x0069
    5e22:	80 63       	ori	r24, 0x30	; 48
    5e24:	ce cf       	rjmp	.-100    	; 0x5dc2 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    5e26:	83 50       	subi	r24, 0x03	; 3
    5e28:	88 30       	cpi	r24, 0x08	; 8
    5e2a:	50 f4       	brcc	.+20     	; 0x5e40 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    5e2c:	80 91 68 00 	lds	r24, 0x0068
    5e30:	81 60       	ori	r24, 0x01	; 1
    5e32:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    5e36:	50 93 df 06 	sts	0x06DF, r21
    5e3a:	40 93 de 06 	sts	0x06DE, r20
    5e3e:	c3 cf       	rjmp	.-122    	; 0x5dc6 <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    5e40:	8f ef       	ldi	r24, 0xFF	; 255
}
    5e42:	08 95       	ret

00005e44 <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    5e44:	1f 92       	push	r1
    5e46:	0f 92       	push	r0
    5e48:	0f b6       	in	r0, 0x3f	; 63
    5e4a:	0f 92       	push	r0
    5e4c:	11 24       	eor	r1, r1
    5e4e:	0b b6       	in	r0, 0x3b	; 59
    5e50:	0f 92       	push	r0
    5e52:	2f 93       	push	r18
    5e54:	3f 93       	push	r19
    5e56:	4f 93       	push	r20
    5e58:	5f 93       	push	r21
    5e5a:	6f 93       	push	r22
    5e5c:	7f 93       	push	r23
    5e5e:	8f 93       	push	r24
    5e60:	9f 93       	push	r25
    5e62:	af 93       	push	r26
    5e64:	bf 93       	push	r27
    5e66:	ef 93       	push	r30
    5e68:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    5e6a:	e0 91 de 06 	lds	r30, 0x06DE
    5e6e:	f0 91 df 06 	lds	r31, 0x06DF
    5e72:	30 97       	sbiw	r30, 0x00	; 0
    5e74:	11 f0       	breq	.+4      	; 0x5e7a <__vector_9+0x36>
    5e76:	09 95       	icall
    5e78:	04 c0       	rjmp	.+8      	; 0x5e82 <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5e7a:	60 e0       	ldi	r22, 0x00	; 0
    5e7c:	8a e0       	ldi	r24, 0x0A	; 10
    5e7e:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	return;  	
}
    5e82:	ff 91       	pop	r31
    5e84:	ef 91       	pop	r30
    5e86:	bf 91       	pop	r27
    5e88:	af 91       	pop	r26
    5e8a:	9f 91       	pop	r25
    5e8c:	8f 91       	pop	r24
    5e8e:	7f 91       	pop	r23
    5e90:	6f 91       	pop	r22
    5e92:	5f 91       	pop	r21
    5e94:	4f 91       	pop	r20
    5e96:	3f 91       	pop	r19
    5e98:	2f 91       	pop	r18
    5e9a:	0f 90       	pop	r0
    5e9c:	0b be       	out	0x3b, r0	; 59
    5e9e:	0f 90       	pop	r0
    5ea0:	0f be       	out	0x3f, r0	; 63
    5ea2:	0f 90       	pop	r0
    5ea4:	1f 90       	pop	r1
    5ea6:	18 95       	reti

00005ea8 <__vector_1>:


SIGNAL(INT0_vect) {
    5ea8:	1f 92       	push	r1
    5eaa:	0f 92       	push	r0
    5eac:	0f b6       	in	r0, 0x3f	; 63
    5eae:	0f 92       	push	r0
    5eb0:	11 24       	eor	r1, r1
    5eb2:	0b b6       	in	r0, 0x3b	; 59
    5eb4:	0f 92       	push	r0
    5eb6:	2f 93       	push	r18
    5eb8:	3f 93       	push	r19
    5eba:	4f 93       	push	r20
    5ebc:	5f 93       	push	r21
    5ebe:	6f 93       	push	r22
    5ec0:	7f 93       	push	r23
    5ec2:	8f 93       	push	r24
    5ec4:	9f 93       	push	r25
    5ec6:	af 93       	push	r26
    5ec8:	bf 93       	push	r27
    5eca:	ef 93       	push	r30
    5ecc:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    5ece:	e0 91 a2 06 	lds	r30, 0x06A2
    5ed2:	f0 91 a3 06 	lds	r31, 0x06A3
    5ed6:	30 97       	sbiw	r30, 0x00	; 0
    5ed8:	11 f0       	breq	.+4      	; 0x5ede <__vector_1+0x36>
    5eda:	09 95       	icall
    5edc:	04 c0       	rjmp	.+8      	; 0x5ee6 <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5ede:	60 e0       	ldi	r22, 0x00	; 0
    5ee0:	8a e0       	ldi	r24, 0x0A	; 10
    5ee2:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	return;  	
}
    5ee6:	ff 91       	pop	r31
    5ee8:	ef 91       	pop	r30
    5eea:	bf 91       	pop	r27
    5eec:	af 91       	pop	r26
    5eee:	9f 91       	pop	r25
    5ef0:	8f 91       	pop	r24
    5ef2:	7f 91       	pop	r23
    5ef4:	6f 91       	pop	r22
    5ef6:	5f 91       	pop	r21
    5ef8:	4f 91       	pop	r20
    5efa:	3f 91       	pop	r19
    5efc:	2f 91       	pop	r18
    5efe:	0f 90       	pop	r0
    5f00:	0b be       	out	0x3b, r0	; 59
    5f02:	0f 90       	pop	r0
    5f04:	0f be       	out	0x3f, r0	; 63
    5f06:	0f 90       	pop	r0
    5f08:	1f 90       	pop	r1
    5f0a:	18 95       	reti

00005f0c <__vector_2>:

SIGNAL(INT1_vect) {
    5f0c:	1f 92       	push	r1
    5f0e:	0f 92       	push	r0
    5f10:	0f b6       	in	r0, 0x3f	; 63
    5f12:	0f 92       	push	r0
    5f14:	11 24       	eor	r1, r1
    5f16:	0b b6       	in	r0, 0x3b	; 59
    5f18:	0f 92       	push	r0
    5f1a:	2f 93       	push	r18
    5f1c:	3f 93       	push	r19
    5f1e:	4f 93       	push	r20
    5f20:	5f 93       	push	r21
    5f22:	6f 93       	push	r22
    5f24:	7f 93       	push	r23
    5f26:	8f 93       	push	r24
    5f28:	9f 93       	push	r25
    5f2a:	af 93       	push	r26
    5f2c:	bf 93       	push	r27
    5f2e:	ef 93       	push	r30
    5f30:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    5f32:	e0 91 10 06 	lds	r30, 0x0610
    5f36:	f0 91 11 06 	lds	r31, 0x0611
    5f3a:	30 97       	sbiw	r30, 0x00	; 0
    5f3c:	11 f0       	breq	.+4      	; 0x5f42 <__vector_2+0x36>
    5f3e:	09 95       	icall
    5f40:	04 c0       	rjmp	.+8      	; 0x5f4a <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f42:	60 e0       	ldi	r22, 0x00	; 0
    5f44:	8a e0       	ldi	r24, 0x0A	; 10
    5f46:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	return;  	
}
    5f4a:	ff 91       	pop	r31
    5f4c:	ef 91       	pop	r30
    5f4e:	bf 91       	pop	r27
    5f50:	af 91       	pop	r26
    5f52:	9f 91       	pop	r25
    5f54:	8f 91       	pop	r24
    5f56:	7f 91       	pop	r23
    5f58:	6f 91       	pop	r22
    5f5a:	5f 91       	pop	r21
    5f5c:	4f 91       	pop	r20
    5f5e:	3f 91       	pop	r19
    5f60:	2f 91       	pop	r18
    5f62:	0f 90       	pop	r0
    5f64:	0b be       	out	0x3b, r0	; 59
    5f66:	0f 90       	pop	r0
    5f68:	0f be       	out	0x3f, r0	; 63
    5f6a:	0f 90       	pop	r0
    5f6c:	1f 90       	pop	r1
    5f6e:	18 95       	reti

00005f70 <__vector_3>:

SIGNAL(INT2_vect) {
    5f70:	1f 92       	push	r1
    5f72:	0f 92       	push	r0
    5f74:	0f b6       	in	r0, 0x3f	; 63
    5f76:	0f 92       	push	r0
    5f78:	11 24       	eor	r1, r1
    5f7a:	0b b6       	in	r0, 0x3b	; 59
    5f7c:	0f 92       	push	r0
    5f7e:	2f 93       	push	r18
    5f80:	3f 93       	push	r19
    5f82:	4f 93       	push	r20
    5f84:	5f 93       	push	r21
    5f86:	6f 93       	push	r22
    5f88:	7f 93       	push	r23
    5f8a:	8f 93       	push	r24
    5f8c:	9f 93       	push	r25
    5f8e:	af 93       	push	r26
    5f90:	bf 93       	push	r27
    5f92:	ef 93       	push	r30
    5f94:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    5f96:	e0 91 aa 06 	lds	r30, 0x06AA
    5f9a:	f0 91 ab 06 	lds	r31, 0x06AB
    5f9e:	30 97       	sbiw	r30, 0x00	; 0
    5fa0:	11 f0       	breq	.+4      	; 0x5fa6 <__vector_3+0x36>
    5fa2:	09 95       	icall
    5fa4:	04 c0       	rjmp	.+8      	; 0x5fae <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5fa6:	60 e0       	ldi	r22, 0x00	; 0
    5fa8:	8a e0       	ldi	r24, 0x0A	; 10
    5faa:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_kernel_error_add>
	return;  	
}
    5fae:	ff 91       	pop	r31
    5fb0:	ef 91       	pop	r30
    5fb2:	bf 91       	pop	r27
    5fb4:	af 91       	pop	r26
    5fb6:	9f 91       	pop	r25
    5fb8:	8f 91       	pop	r24
    5fba:	7f 91       	pop	r23
    5fbc:	6f 91       	pop	r22
    5fbe:	5f 91       	pop	r21
    5fc0:	4f 91       	pop	r20
    5fc2:	3f 91       	pop	r19
    5fc4:	2f 91       	pop	r18
    5fc6:	0f 90       	pop	r0
    5fc8:	0b be       	out	0x3b, r0	; 59
    5fca:	0f 90       	pop	r0
    5fcc:	0f be       	out	0x3f, r0	; 63
    5fce:	0f 90       	pop	r0
    5fd0:	1f 90       	pop	r1
    5fd2:	18 95       	reti

00005fd4 <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5fd4:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5fd6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5fd8:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    5fda:	84 b7       	in	r24, 0x34	; 52
    5fdc:	87 7f       	andi	r24, 0xF7	; 247
    5fde:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    5fe0:	e0 e6       	ldi	r30, 0x60	; 96
    5fe2:	f0 e0       	ldi	r31, 0x00	; 0
    5fe4:	80 81       	ld	r24, Z
    5fe6:	88 61       	ori	r24, 0x18	; 24
    5fe8:	80 83       	st	Z, r24
	WDTCSR = 0;
    5fea:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5fec:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5fee:	08 95       	ret

00005ff0 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5ff0:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5ff2:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5ff4:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    5ff6:	84 b7       	in	r24, 0x34	; 52
    5ff8:	87 7f       	andi	r24, 0xF7	; 247
    5ffa:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    5ffc:	e0 e6       	ldi	r30, 0x60	; 96
    5ffe:	f0 e0       	ldi	r31, 0x00	; 0
    6000:	80 81       	ld	r24, Z
    6002:	88 61       	ori	r24, 0x18	; 24
    6004:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    6006:	8d e0       	ldi	r24, 0x0D	; 13
    6008:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    600a:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    600c:	08 95       	ret

0000600e <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    600e:	04 b6       	in	r0, 0x34	; 52
    6010:	03 fe       	sbrs	r0, 3
    6012:	02 c0       	rjmp	.+4      	; 0x6018 <nrk_watchdog_check+0xa>
return NRK_ERROR;
    6014:	8f ef       	ldi	r24, 0xFF	; 255
    6016:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    6018:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    601a:	08 95       	ret

0000601c <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    601c:	a8 95       	wdr
    601e:	08 95       	ret

00006020 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    6020:	08 95       	ret

00006022 <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    6022:	83 b7       	in	r24, 0x33	; 51
    6024:	81 7f       	andi	r24, 0xF1	; 241
    6026:	86 60       	ori	r24, 0x06	; 6
    6028:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    602a:	83 b7       	in	r24, 0x33	; 51
    602c:	81 60       	ori	r24, 0x01	; 1
    602e:	83 bf       	out	0x33, r24	; 51
    6030:	88 95       	sleep
    6032:	83 b7       	in	r24, 0x33	; 51
    6034:	8e 7f       	andi	r24, 0xFE	; 254
    6036:	83 bf       	out	0x33, r24	; 51
    6038:	08 95       	ret

0000603a <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    603a:	83 b7       	in	r24, 0x33	; 51
    603c:	81 7f       	andi	r24, 0xF1	; 241
    603e:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    6040:	83 b7       	in	r24, 0x33	; 51
    6042:	81 60       	ori	r24, 0x01	; 1
    6044:	83 bf       	out	0x33, r24	; 51
    6046:	88 95       	sleep
    6048:	83 b7       	in	r24, 0x33	; 51
    604a:	8e 7f       	andi	r24, 0xFE	; 254
    604c:	83 bf       	out	0x33, r24	; 51
    604e:	08 95       	ret

00006050 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    6050:	fc 01       	movw	r30, r24
    6052:	76 83       	std	Z+6, r23	; 0x06
    6054:	65 83       	std	Z+5, r22	; 0x05
    6056:	08 95       	ret

00006058 <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    6058:	ef 92       	push	r14
    605a:	ff 92       	push	r15
    605c:	0f 93       	push	r16
    605e:	1f 93       	push	r17
    6060:	cf 93       	push	r28
    6062:	df 93       	push	r29
    6064:	8c 01       	movw	r16, r24
    6066:	7b 01       	movw	r14, r22
    6068:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    606a:	40 32       	cpi	r20, 0x20	; 32
    606c:	51 05       	cpc	r21, r1
    606e:	18 f4       	brcc	.+6      	; 0x6076 <nrk_task_set_stk+0x1e>
    6070:	81 e1       	ldi	r24, 0x11	; 17
    6072:	0e 94 78 1d 	call	0x3af0	; 0x3af0 <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    6076:	21 97       	sbiw	r28, 0x01	; 1
    6078:	ce 0d       	add	r28, r14
    607a:	df 1d       	adc	r29, r15
    607c:	f8 01       	movw	r30, r16
    607e:	d2 83       	std	Z+2, r29	; 0x02
    6080:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    6082:	f4 82       	std	Z+4, r15	; 0x04
    6084:	e3 82       	std	Z+3, r14	; 0x03

}
    6086:	df 91       	pop	r29
    6088:	cf 91       	pop	r28
    608a:	1f 91       	pop	r17
    608c:	0f 91       	pop	r16
    608e:	ff 90       	pop	r15
    6090:	ef 90       	pop	r14
    6092:	08 95       	ret

00006094 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    6094:	25 e5       	ldi	r18, 0x55	; 85
    6096:	fa 01       	movw	r30, r20
    6098:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    609a:	fb 01       	movw	r30, r22
    609c:	32 97       	sbiw	r30, 0x02	; 2
    609e:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    60a0:	31 96       	adiw	r30, 0x01	; 1
    60a2:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    60a4:	33 97       	sbiw	r30, 0x03	; 3
    60a6:	11 82       	std	Z+1, r1	; 0x01
    60a8:	10 82       	st	Z, r1
    *(--stk) = 0;       
    60aa:	32 97       	sbiw	r30, 0x02	; 2
    60ac:	11 82       	std	Z+1, r1	; 0x01
    60ae:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    60b0:	32 97       	sbiw	r30, 0x02	; 2
    60b2:	11 82       	std	Z+1, r1	; 0x01
    60b4:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    60b6:	32 97       	sbiw	r30, 0x02	; 2
    60b8:	11 82       	std	Z+1, r1	; 0x01
    60ba:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    60bc:	32 97       	sbiw	r30, 0x02	; 2
    60be:	11 82       	std	Z+1, r1	; 0x01
    60c0:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    60c2:	32 97       	sbiw	r30, 0x02	; 2
    60c4:	11 82       	std	Z+1, r1	; 0x01
    60c6:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    60c8:	32 97       	sbiw	r30, 0x02	; 2
    60ca:	11 82       	std	Z+1, r1	; 0x01
    60cc:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60ce:	32 97       	sbiw	r30, 0x02	; 2
    60d0:	11 82       	std	Z+1, r1	; 0x01
    60d2:	10 82       	st	Z, r1

    *(--stk) = 0; 
    60d4:	32 97       	sbiw	r30, 0x02	; 2
    60d6:	11 82       	std	Z+1, r1	; 0x01
    60d8:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60da:	32 97       	sbiw	r30, 0x02	; 2
    60dc:	11 82       	std	Z+1, r1	; 0x01
    60de:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60e0:	32 97       	sbiw	r30, 0x02	; 2
    60e2:	11 82       	std	Z+1, r1	; 0x01
    60e4:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60e6:	32 97       	sbiw	r30, 0x02	; 2
    60e8:	11 82       	std	Z+1, r1	; 0x01
    60ea:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60ec:	32 97       	sbiw	r30, 0x02	; 2
    60ee:	11 82       	std	Z+1, r1	; 0x01
    60f0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60f2:	32 97       	sbiw	r30, 0x02	; 2
    60f4:	11 82       	std	Z+1, r1	; 0x01
    60f6:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60f8:	32 97       	sbiw	r30, 0x02	; 2
    60fa:	11 82       	std	Z+1, r1	; 0x01
    60fc:	10 82       	st	Z, r1
    *(--stk) = 0; 
    60fe:	32 97       	sbiw	r30, 0x02	; 2
    6100:	11 82       	std	Z+1, r1	; 0x01
    6102:	10 82       	st	Z, r1
    *(--stk) = 0;
    6104:	cb 01       	movw	r24, r22
    6106:	84 97       	sbiw	r24, 0x24	; 36
    6108:	fc 01       	movw	r30, r24
    610a:	11 82       	std	Z+1, r1	; 0x01
    610c:	10 82       	st	Z, r1


    return ((void *)stk);
}
    610e:	08 95       	ret

00006110 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    6110:	85 e5       	ldi	r24, 0x55	; 85
    6112:	80 93 7e 41 	sts	0x417E, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    6116:	ee ef       	ldi	r30, 0xFE	; 254
    6118:	f1 e4       	ldi	r31, 0x41	; 65
    611a:	f0 93 77 07 	sts	0x0777, r31
    611e:	e0 93 76 07 	sts	0x0776, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6122:	85 ec       	ldi	r24, 0xC5	; 197
    6124:	98 e1       	ldi	r25, 0x18	; 24
    6126:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    6128:	80 93 ff 41 	sts	0x41FF, r24
    612c:	08 95       	ret

0000612e <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    612e:	85 ec       	ldi	r24, 0xC5	; 197
    6130:	98 e1       	ldi	r25, 0x18	; 24
    6132:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    6136:	80 93 ff 41 	sts	0x41FF, r24
    613a:	08 95       	ret

0000613c <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    613c:	0e 94 cb 2c 	call	0x5996	; 0x5996 <_nrk_setup_timer>
  nrk_int_enable();  
    6140:	0c 94 03 17 	jmp	0x2e06	; 0x2e06 <nrk_int_enable>

00006144 <nrk_start_high_ready_task>:
    6144:	a0 91 18 0a 	lds	r26, 0x0A18
    6148:	b0 91 19 0a 	lds	r27, 0x0A19
    614c:	cd 91       	ld	r28, X+
    614e:	cd bf       	out	0x3d, r28	; 61
    6150:	dd 91       	ld	r29, X+
    6152:	de bf       	out	0x3e, r29	; 62
    6154:	ff 91       	pop	r31
    6156:	ef 91       	pop	r30
    6158:	df 91       	pop	r29
    615a:	cf 91       	pop	r28
    615c:	bf 91       	pop	r27
    615e:	af 91       	pop	r26
    6160:	9f 91       	pop	r25
    6162:	8f 91       	pop	r24
    6164:	7f 91       	pop	r23
    6166:	6f 91       	pop	r22
    6168:	5f 91       	pop	r21
    616a:	4f 91       	pop	r20
    616c:	3f 91       	pop	r19
    616e:	2f 91       	pop	r18
    6170:	1f 91       	pop	r17
    6172:	0f 91       	pop	r16
    6174:	ff 90       	pop	r15
    6176:	ef 90       	pop	r14
    6178:	df 90       	pop	r13
    617a:	cf 90       	pop	r12
    617c:	bf 90       	pop	r11
    617e:	af 90       	pop	r10
    6180:	9f 90       	pop	r9
    6182:	8f 90       	pop	r8
    6184:	7f 90       	pop	r7
    6186:	6f 90       	pop	r6
    6188:	5f 90       	pop	r5
    618a:	4f 90       	pop	r4
    618c:	3f 90       	pop	r3
    618e:	2f 90       	pop	r2
    6190:	1f 90       	pop	r1
    6192:	0f 90       	pop	r0
    6194:	0f be       	out	0x3f, r0	; 63
    6196:	0f 90       	pop	r0
    6198:	18 95       	reti

0000619a <main>:


int
main ()
{
  nrk_setup_ports();
    619a:	0e 94 b2 12 	call	0x2564	; 0x2564 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    619e:	80 e1       	ldi	r24, 0x10	; 16
    61a0:	90 e0       	ldi	r25, 0x00	; 0
    61a2:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <nrk_setup_uart>

  tdma_init (TDMA_CLIENT, DEFAULT_CHANNEL, mac_address);
    61a6:	40 91 a7 06 	lds	r20, 0x06A7
    61aa:	50 91 a8 06 	lds	r21, 0x06A8
    61ae:	6d e0       	ldi	r22, 0x0D	; 13
    61b0:	82 e0       	ldi	r24, 0x02	; 2
    61b2:	0e 94 59 07 	call	0xeb2	; 0xeb2 <tdma_init>

  //tdma_aes_setkey(aes_key);
  //tdma_aes_enable();

  tdma_tx_slot_add (mac_address&0xFFFF);
    61b6:	80 91 a7 06 	lds	r24, 0x06A7
    61ba:	90 91 a8 06 	lds	r25, 0x06A8
    61be:	0e 94 9f 05 	call	0xb3e	; 0xb3e <tdma_tx_slot_add>

  TWI_Master_Initialise();
    61c2:	0e 94 4f 0c 	call	0x189e	; 0x189e <TWI_Master_Initialise>
  sei();
    61c6:	78 94       	sei
  init_adxl345();
    61c8:	0e 94 da 04 	call	0x9b4	; 0x9b4 <init_adxl345>
  init_itg3200();
    61cc:	0e 94 c3 04 	call	0x986	; 0x986 <init_itg3200>
  init_hmc5843();
    61d0:	0e 94 cf 04 	call	0x99e	; 0x99e <init_hmc5843>
  /* initialize sequence number, used to sync with master */
  sequenceNo = 0; 
    61d4:	10 92 a6 06 	sts	0x06A6, r1
    61d8:	10 92 a5 06 	sts	0x06A5, r1

  /* initialize tx_buf ready flag */
  packetReady = false;
    61dc:	10 92 01 06 	sts	0x0601, r1
  
  nrk_init();
    61e0:	0e 94 08 17 	call	0x2e10	; 0x2e10 <nrk_init>

  mac_address = CLIENT_MAC;
    61e4:	81 e0       	ldi	r24, 0x01	; 1
    61e6:	90 e0       	ldi	r25, 0x00	; 0
    61e8:	90 93 a8 06 	sts	0x06A8, r25
    61ec:	80 93 a7 06 	sts	0x06A7, r24

  nrk_led_clr(ORANGE_LED);
    61f0:	82 e0       	ldi	r24, 0x02	; 2
    61f2:	90 e0       	ldi	r25, 0x00	; 0
    61f4:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    61f8:	83 e0       	ldi	r24, 0x03	; 3
    61fa:	90 e0       	ldi	r25, 0x00	; 0
    61fc:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    6200:	81 e0       	ldi	r24, 0x01	; 1
    6202:	90 e0       	ldi	r25, 0x00	; 0
    6204:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
  nrk_led_clr(RED_LED);
    6208:	80 e0       	ldi	r24, 0x00	; 0
    620a:	90 e0       	ldi	r25, 0x00	; 0
    620c:	0e 94 cd 15 	call	0x2b9a	; 0x2b9a <nrk_led_clr>
 
  nrk_time_set(0,0);
    6210:	20 e0       	ldi	r18, 0x00	; 0
    6212:	30 e0       	ldi	r19, 0x00	; 0
    6214:	a9 01       	movw	r20, r18
    6216:	60 e0       	ldi	r22, 0x00	; 0
    6218:	70 e0       	ldi	r23, 0x00	; 0
    621a:	cb 01       	movw	r24, r22
    621c:	0e 94 e8 26 	call	0x4dd0	; 0x4dd0 <nrk_time_set>

  init_interrupts();
    6220:	0e 94 a7 04 	call	0x94e	; 0x94e <init_interrupts>

  nrk_create_taskset();
    6224:	0e 94 07 05 	call	0xa0e	; 0xa0e <nrk_create_taskset>
  nrk_start();
    6228:	0e 94 ce 17 	call	0x2f9c	; 0x2f9c <nrk_start>
  
  return 0;
}
    622c:	80 e0       	ldi	r24, 0x00	; 0
    622e:	90 e0       	ldi	r25, 0x00	; 0
    6230:	08 95       	ret

00006232 <vfprintf>:
    6232:	6f 92       	push	r6
    6234:	7f 92       	push	r7
    6236:	8f 92       	push	r8
    6238:	9f 92       	push	r9
    623a:	af 92       	push	r10
    623c:	bf 92       	push	r11
    623e:	cf 92       	push	r12
    6240:	df 92       	push	r13
    6242:	ef 92       	push	r14
    6244:	ff 92       	push	r15
    6246:	0f 93       	push	r16
    6248:	1f 93       	push	r17
    624a:	cf 93       	push	r28
    624c:	df 93       	push	r29
    624e:	cd b7       	in	r28, 0x3d	; 61
    6250:	de b7       	in	r29, 0x3e	; 62
    6252:	2c 97       	sbiw	r28, 0x0c	; 12
    6254:	0f b6       	in	r0, 0x3f	; 63
    6256:	f8 94       	cli
    6258:	de bf       	out	0x3e, r29	; 62
    625a:	0f be       	out	0x3f, r0	; 63
    625c:	cd bf       	out	0x3d, r28	; 61
    625e:	6c 01       	movw	r12, r24
    6260:	5b 01       	movw	r10, r22
    6262:	7a 01       	movw	r14, r20
    6264:	fc 01       	movw	r30, r24
    6266:	17 82       	std	Z+7, r1	; 0x07
    6268:	16 82       	std	Z+6, r1	; 0x06
    626a:	83 81       	ldd	r24, Z+3	; 0x03
    626c:	81 ff       	sbrs	r24, 1
    626e:	0e c1       	rjmp	.+540    	; 0x648c <vfprintf+0x25a>
    6270:	ce 01       	movw	r24, r28
    6272:	01 96       	adiw	r24, 0x01	; 1
    6274:	4c 01       	movw	r8, r24
    6276:	f6 01       	movw	r30, r12
    6278:	03 81       	ldd	r16, Z+3	; 0x03
    627a:	f5 01       	movw	r30, r10
    627c:	03 fd       	sbrc	r16, 3
    627e:	15 91       	lpm	r17, Z+
    6280:	03 ff       	sbrs	r16, 3
    6282:	11 91       	ld	r17, Z+
    6284:	5f 01       	movw	r10, r30
    6286:	11 23       	and	r17, r17
    6288:	09 f4       	brne	.+2      	; 0x628c <vfprintf+0x5a>
    628a:	fc c0       	rjmp	.+504    	; 0x6484 <vfprintf+0x252>
    628c:	15 32       	cpi	r17, 0x25	; 37
    628e:	49 f4       	brne	.+18     	; 0x62a2 <vfprintf+0x70>
    6290:	03 fd       	sbrc	r16, 3
    6292:	15 91       	lpm	r17, Z+
    6294:	03 ff       	sbrs	r16, 3
    6296:	11 91       	ld	r17, Z+
    6298:	5f 01       	movw	r10, r30
    629a:	15 32       	cpi	r17, 0x25	; 37
    629c:	11 f0       	breq	.+4      	; 0x62a2 <vfprintf+0x70>
    629e:	20 e0       	ldi	r18, 0x00	; 0
    62a0:	1b c0       	rjmp	.+54     	; 0x62d8 <vfprintf+0xa6>
    62a2:	b6 01       	movw	r22, r12
    62a4:	81 2f       	mov	r24, r17
    62a6:	90 e0       	ldi	r25, 0x00	; 0
    62a8:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    62ac:	37 01       	movw	r6, r14
    62ae:	73 01       	movw	r14, r6
    62b0:	e2 cf       	rjmp	.-60     	; 0x6276 <vfprintf+0x44>
    62b2:	11 23       	and	r17, r17
    62b4:	09 f4       	brne	.+2      	; 0x62b8 <vfprintf+0x86>
    62b6:	e6 c0       	rjmp	.+460    	; 0x6484 <vfprintf+0x252>
    62b8:	61 2f       	mov	r22, r17
    62ba:	70 e0       	ldi	r23, 0x00	; 0
    62bc:	88 ee       	ldi	r24, 0xE8	; 232
    62be:	95 e0       	ldi	r25, 0x05	; 5
    62c0:	2c 87       	std	Y+12, r18	; 0x0c
    62c2:	0e 94 2c 33 	call	0x6658	; 0x6658 <strchr_P>
    62c6:	2c 85       	ldd	r18, Y+12	; 0x0c
    62c8:	89 2b       	or	r24, r25
    62ca:	49 f0       	breq	.+18     	; 0x62de <vfprintf+0xac>
    62cc:	f5 01       	movw	r30, r10
    62ce:	03 fd       	sbrc	r16, 3
    62d0:	15 91       	lpm	r17, Z+
    62d2:	03 ff       	sbrs	r16, 3
    62d4:	11 91       	ld	r17, Z+
    62d6:	5f 01       	movw	r10, r30
    62d8:	27 ff       	sbrs	r18, 7
    62da:	eb cf       	rjmp	.-42     	; 0x62b2 <vfprintf+0x80>
    62dc:	09 c0       	rjmp	.+18     	; 0x62f0 <vfprintf+0xbe>
    62de:	13 32       	cpi	r17, 0x23	; 35
    62e0:	29 f0       	breq	.+10     	; 0x62ec <vfprintf+0xba>
    62e2:	1c 36       	cpi	r17, 0x6C	; 108
    62e4:	09 f0       	breq	.+2      	; 0x62e8 <vfprintf+0xb6>
    62e6:	d5 c0       	rjmp	.+426    	; 0x6492 <vfprintf+0x260>
    62e8:	20 68       	ori	r18, 0x80	; 128
    62ea:	f0 cf       	rjmp	.-32     	; 0x62cc <vfprintf+0x9a>
    62ec:	20 e1       	ldi	r18, 0x10	; 16
    62ee:	ee cf       	rjmp	.-36     	; 0x62cc <vfprintf+0x9a>
    62f0:	02 2f       	mov	r16, r18
    62f2:	11 23       	and	r17, r17
    62f4:	09 f4       	brne	.+2      	; 0x62f8 <vfprintf+0xc6>
    62f6:	c6 c0       	rjmp	.+396    	; 0x6484 <vfprintf+0x252>
    62f8:	61 2f       	mov	r22, r17
    62fa:	70 e0       	ldi	r23, 0x00	; 0
    62fc:	81 ee       	ldi	r24, 0xE1	; 225
    62fe:	95 e0       	ldi	r25, 0x05	; 5
    6300:	2c 87       	std	Y+12, r18	; 0x0c
    6302:	0e 94 2c 33 	call	0x6658	; 0x6658 <strchr_P>
    6306:	2c 85       	ldd	r18, Y+12	; 0x0c
    6308:	89 2b       	or	r24, r25
    630a:	41 f0       	breq	.+16     	; 0x631c <vfprintf+0xea>
    630c:	37 01       	movw	r6, r14
    630e:	f4 e0       	ldi	r31, 0x04	; 4
    6310:	6f 0e       	add	r6, r31
    6312:	71 1c       	adc	r7, r1
    6314:	b6 01       	movw	r22, r12
    6316:	8f e3       	ldi	r24, 0x3F	; 63
    6318:	90 e0       	ldi	r25, 0x00	; 0
    631a:	11 c0       	rjmp	.+34     	; 0x633e <vfprintf+0x10c>
    631c:	13 36       	cpi	r17, 0x63	; 99
    631e:	39 f0       	breq	.+14     	; 0x632e <vfprintf+0xfc>
    6320:	13 37       	cpi	r17, 0x73	; 115
    6322:	81 f0       	breq	.+32     	; 0x6344 <vfprintf+0x112>
    6324:	13 35       	cpi	r17, 0x53	; 83
    6326:	19 f5       	brne	.+70     	; 0x636e <vfprintf+0x13c>
    6328:	02 2f       	mov	r16, r18
    632a:	01 60       	ori	r16, 0x01	; 1
    632c:	0b c0       	rjmp	.+22     	; 0x6344 <vfprintf+0x112>
    632e:	37 01       	movw	r6, r14
    6330:	82 e0       	ldi	r24, 0x02	; 2
    6332:	68 0e       	add	r6, r24
    6334:	71 1c       	adc	r7, r1
    6336:	b6 01       	movw	r22, r12
    6338:	f7 01       	movw	r30, r14
    633a:	80 81       	ld	r24, Z
    633c:	91 81       	ldd	r25, Z+1	; 0x01
    633e:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    6342:	b5 cf       	rjmp	.-150    	; 0x62ae <vfprintf+0x7c>
    6344:	37 01       	movw	r6, r14
    6346:	f2 e0       	ldi	r31, 0x02	; 2
    6348:	6f 0e       	add	r6, r31
    634a:	71 1c       	adc	r7, r1
    634c:	f7 01       	movw	r30, r14
    634e:	e0 80       	ld	r14, Z
    6350:	f1 80       	ldd	r15, Z+1	; 0x01
    6352:	f7 01       	movw	r30, r14
    6354:	00 fd       	sbrc	r16, 0
    6356:	85 91       	lpm	r24, Z+
    6358:	00 ff       	sbrs	r16, 0
    635a:	81 91       	ld	r24, Z+
    635c:	7f 01       	movw	r14, r30
    635e:	88 23       	and	r24, r24
    6360:	09 f4       	brne	.+2      	; 0x6364 <vfprintf+0x132>
    6362:	a5 cf       	rjmp	.-182    	; 0x62ae <vfprintf+0x7c>
    6364:	b6 01       	movw	r22, r12
    6366:	90 e0       	ldi	r25, 0x00	; 0
    6368:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    636c:	f2 cf       	rjmp	.-28     	; 0x6352 <vfprintf+0x120>
    636e:	14 36       	cpi	r17, 0x64	; 100
    6370:	11 f0       	breq	.+4      	; 0x6376 <vfprintf+0x144>
    6372:	19 36       	cpi	r17, 0x69	; 105
    6374:	29 f5       	brne	.+74     	; 0x63c0 <vfprintf+0x18e>
    6376:	37 01       	movw	r6, r14
    6378:	27 ff       	sbrs	r18, 7
    637a:	09 c0       	rjmp	.+18     	; 0x638e <vfprintf+0x15c>
    637c:	f4 e0       	ldi	r31, 0x04	; 4
    637e:	6f 0e       	add	r6, r31
    6380:	71 1c       	adc	r7, r1
    6382:	f7 01       	movw	r30, r14
    6384:	60 81       	ld	r22, Z
    6386:	71 81       	ldd	r23, Z+1	; 0x01
    6388:	82 81       	ldd	r24, Z+2	; 0x02
    638a:	93 81       	ldd	r25, Z+3	; 0x03
    638c:	0a c0       	rjmp	.+20     	; 0x63a2 <vfprintf+0x170>
    638e:	f2 e0       	ldi	r31, 0x02	; 2
    6390:	6f 0e       	add	r6, r31
    6392:	71 1c       	adc	r7, r1
    6394:	f7 01       	movw	r30, r14
    6396:	60 81       	ld	r22, Z
    6398:	71 81       	ldd	r23, Z+1	; 0x01
    639a:	88 27       	eor	r24, r24
    639c:	77 fd       	sbrc	r23, 7
    639e:	80 95       	com	r24
    63a0:	98 2f       	mov	r25, r24
    63a2:	02 2f       	mov	r16, r18
    63a4:	0f 7e       	andi	r16, 0xEF	; 239
    63a6:	97 ff       	sbrs	r25, 7
    63a8:	08 c0       	rjmp	.+16     	; 0x63ba <vfprintf+0x188>
    63aa:	90 95       	com	r25
    63ac:	80 95       	com	r24
    63ae:	70 95       	com	r23
    63b0:	61 95       	neg	r22
    63b2:	7f 4f       	sbci	r23, 0xFF	; 255
    63b4:	8f 4f       	sbci	r24, 0xFF	; 255
    63b6:	9f 4f       	sbci	r25, 0xFF	; 255
    63b8:	00 64       	ori	r16, 0x40	; 64
    63ba:	2a e0       	ldi	r18, 0x0A	; 10
    63bc:	30 e0       	ldi	r19, 0x00	; 0
    63be:	33 c0       	rjmp	.+102    	; 0x6426 <vfprintf+0x1f4>
    63c0:	10 37       	cpi	r17, 0x70	; 112
    63c2:	99 f0       	breq	.+38     	; 0x63ea <vfprintf+0x1b8>
    63c4:	40 f4       	brcc	.+16     	; 0x63d6 <vfprintf+0x1a4>
    63c6:	18 35       	cpi	r17, 0x58	; 88
    63c8:	b1 f0       	breq	.+44     	; 0x63f6 <vfprintf+0x1c4>
    63ca:	1f 36       	cpi	r17, 0x6F	; 111
    63cc:	09 f0       	breq	.+2      	; 0x63d0 <vfprintf+0x19e>
    63ce:	5a c0       	rjmp	.+180    	; 0x6484 <vfprintf+0x252>
    63d0:	28 e0       	ldi	r18, 0x08	; 8
    63d2:	30 e0       	ldi	r19, 0x00	; 0
    63d4:	14 c0       	rjmp	.+40     	; 0x63fe <vfprintf+0x1cc>
    63d6:	15 37       	cpi	r17, 0x75	; 117
    63d8:	19 f0       	breq	.+6      	; 0x63e0 <vfprintf+0x1ae>
    63da:	18 37       	cpi	r17, 0x78	; 120
    63dc:	41 f0       	breq	.+16     	; 0x63ee <vfprintf+0x1bc>
    63de:	52 c0       	rjmp	.+164    	; 0x6484 <vfprintf+0x252>
    63e0:	02 2f       	mov	r16, r18
    63e2:	0f 7e       	andi	r16, 0xEF	; 239
    63e4:	2a e0       	ldi	r18, 0x0A	; 10
    63e6:	30 e0       	ldi	r19, 0x00	; 0
    63e8:	0a c0       	rjmp	.+20     	; 0x63fe <vfprintf+0x1cc>
    63ea:	02 2f       	mov	r16, r18
    63ec:	00 61       	ori	r16, 0x10	; 16
    63ee:	04 62       	ori	r16, 0x24	; 36
    63f0:	20 e1       	ldi	r18, 0x10	; 16
    63f2:	30 e0       	ldi	r19, 0x00	; 0
    63f4:	04 c0       	rjmp	.+8      	; 0x63fe <vfprintf+0x1cc>
    63f6:	02 2f       	mov	r16, r18
    63f8:	04 60       	ori	r16, 0x04	; 4
    63fa:	20 e1       	ldi	r18, 0x10	; 16
    63fc:	32 e0       	ldi	r19, 0x02	; 2
    63fe:	37 01       	movw	r6, r14
    6400:	07 ff       	sbrs	r16, 7
    6402:	09 c0       	rjmp	.+18     	; 0x6416 <vfprintf+0x1e4>
    6404:	f4 e0       	ldi	r31, 0x04	; 4
    6406:	6f 0e       	add	r6, r31
    6408:	71 1c       	adc	r7, r1
    640a:	f7 01       	movw	r30, r14
    640c:	60 81       	ld	r22, Z
    640e:	71 81       	ldd	r23, Z+1	; 0x01
    6410:	82 81       	ldd	r24, Z+2	; 0x02
    6412:	93 81       	ldd	r25, Z+3	; 0x03
    6414:	08 c0       	rjmp	.+16     	; 0x6426 <vfprintf+0x1f4>
    6416:	f2 e0       	ldi	r31, 0x02	; 2
    6418:	6f 0e       	add	r6, r31
    641a:	71 1c       	adc	r7, r1
    641c:	f7 01       	movw	r30, r14
    641e:	60 81       	ld	r22, Z
    6420:	71 81       	ldd	r23, Z+1	; 0x01
    6422:	80 e0       	ldi	r24, 0x00	; 0
    6424:	90 e0       	ldi	r25, 0x00	; 0
    6426:	a4 01       	movw	r20, r8
    6428:	0e 94 4b 34 	call	0x6896	; 0x6896 <__ultoa_invert>
    642c:	18 2f       	mov	r17, r24
    642e:	18 19       	sub	r17, r8
    6430:	06 ff       	sbrs	r16, 6
    6432:	05 c0       	rjmp	.+10     	; 0x643e <vfprintf+0x20c>
    6434:	b6 01       	movw	r22, r12
    6436:	8d e2       	ldi	r24, 0x2D	; 45
    6438:	90 e0       	ldi	r25, 0x00	; 0
    643a:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    643e:	04 ff       	sbrs	r16, 4
    6440:	15 c0       	rjmp	.+42     	; 0x646c <vfprintf+0x23a>
    6442:	fe 01       	movw	r30, r28
    6444:	e1 0f       	add	r30, r17
    6446:	f1 1d       	adc	r31, r1
    6448:	80 81       	ld	r24, Z
    644a:	80 33       	cpi	r24, 0x30	; 48
    644c:	79 f0       	breq	.+30     	; 0x646c <vfprintf+0x23a>
    644e:	b6 01       	movw	r22, r12
    6450:	80 e3       	ldi	r24, 0x30	; 48
    6452:	90 e0       	ldi	r25, 0x00	; 0
    6454:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    6458:	02 ff       	sbrs	r16, 2
    645a:	08 c0       	rjmp	.+16     	; 0x646c <vfprintf+0x23a>
    645c:	00 72       	andi	r16, 0x20	; 32
    645e:	80 2f       	mov	r24, r16
    6460:	90 e0       	ldi	r25, 0x00	; 0
    6462:	b6 01       	movw	r22, r12
    6464:	88 5a       	subi	r24, 0xA8	; 168
    6466:	9f 4f       	sbci	r25, 0xFF	; 255
    6468:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    646c:	11 50       	subi	r17, 0x01	; 1
    646e:	f4 01       	movw	r30, r8
    6470:	e1 0f       	add	r30, r17
    6472:	f1 1d       	adc	r31, r1
    6474:	80 81       	ld	r24, Z
    6476:	b6 01       	movw	r22, r12
    6478:	90 e0       	ldi	r25, 0x00	; 0
    647a:	0e 94 99 33 	call	0x6732	; 0x6732 <fputc>
    647e:	11 11       	cpse	r17, r1
    6480:	f5 cf       	rjmp	.-22     	; 0x646c <vfprintf+0x23a>
    6482:	15 cf       	rjmp	.-470    	; 0x62ae <vfprintf+0x7c>
    6484:	f6 01       	movw	r30, r12
    6486:	86 81       	ldd	r24, Z+6	; 0x06
    6488:	97 81       	ldd	r25, Z+7	; 0x07
    648a:	05 c0       	rjmp	.+10     	; 0x6496 <vfprintf+0x264>
    648c:	8f ef       	ldi	r24, 0xFF	; 255
    648e:	9f ef       	ldi	r25, 0xFF	; 255
    6490:	02 c0       	rjmp	.+4      	; 0x6496 <vfprintf+0x264>
    6492:	02 2f       	mov	r16, r18
    6494:	31 cf       	rjmp	.-414    	; 0x62f8 <vfprintf+0xc6>
    6496:	2c 96       	adiw	r28, 0x0c	; 12
    6498:	0f b6       	in	r0, 0x3f	; 63
    649a:	f8 94       	cli
    649c:	de bf       	out	0x3e, r29	; 62
    649e:	0f be       	out	0x3f, r0	; 63
    64a0:	cd bf       	out	0x3d, r28	; 61
    64a2:	df 91       	pop	r29
    64a4:	cf 91       	pop	r28
    64a6:	1f 91       	pop	r17
    64a8:	0f 91       	pop	r16
    64aa:	ff 90       	pop	r15
    64ac:	ef 90       	pop	r14
    64ae:	df 90       	pop	r13
    64b0:	cf 90       	pop	r12
    64b2:	bf 90       	pop	r11
    64b4:	af 90       	pop	r10
    64b6:	9f 90       	pop	r9
    64b8:	8f 90       	pop	r8
    64ba:	7f 90       	pop	r7
    64bc:	6f 90       	pop	r6
    64be:	08 95       	ret

000064c0 <__usmulhisi3>:
    64c0:	0e 94 1d 33 	call	0x663a	; 0x663a <__umulhisi3>

000064c4 <__usmulhisi3_tail>:
    64c4:	b7 ff       	sbrs	r27, 7
    64c6:	08 95       	ret
    64c8:	82 1b       	sub	r24, r18
    64ca:	93 0b       	sbc	r25, r19
    64cc:	08 95       	ret

000064ce <__muluhisi3>:
    64ce:	0e 94 1d 33 	call	0x663a	; 0x663a <__umulhisi3>
    64d2:	a5 9f       	mul	r26, r21
    64d4:	90 0d       	add	r25, r0
    64d6:	b4 9f       	mul	r27, r20
    64d8:	90 0d       	add	r25, r0
    64da:	a4 9f       	mul	r26, r20
    64dc:	80 0d       	add	r24, r0
    64de:	91 1d       	adc	r25, r1
    64e0:	11 24       	eor	r1, r1
    64e2:	08 95       	ret

000064e4 <__mulsi3>:
    64e4:	db 01       	movw	r26, r22
    64e6:	8f 93       	push	r24
    64e8:	9f 93       	push	r25
    64ea:	0e 94 67 32 	call	0x64ce	; 0x64ce <__muluhisi3>
    64ee:	bf 91       	pop	r27
    64f0:	af 91       	pop	r26
    64f2:	a2 9f       	mul	r26, r18
    64f4:	80 0d       	add	r24, r0
    64f6:	91 1d       	adc	r25, r1
    64f8:	a3 9f       	mul	r26, r19
    64fa:	90 0d       	add	r25, r0
    64fc:	b2 9f       	mul	r27, r18
    64fe:	90 0d       	add	r25, r0
    6500:	11 24       	eor	r1, r1
    6502:	08 95       	ret

00006504 <__udivmodhi4>:
    6504:	aa 1b       	sub	r26, r26
    6506:	bb 1b       	sub	r27, r27
    6508:	51 e1       	ldi	r21, 0x11	; 17
    650a:	07 c0       	rjmp	.+14     	; 0x651a <__udivmodhi4_ep>

0000650c <__udivmodhi4_loop>:
    650c:	aa 1f       	adc	r26, r26
    650e:	bb 1f       	adc	r27, r27
    6510:	a6 17       	cp	r26, r22
    6512:	b7 07       	cpc	r27, r23
    6514:	10 f0       	brcs	.+4      	; 0x651a <__udivmodhi4_ep>
    6516:	a6 1b       	sub	r26, r22
    6518:	b7 0b       	sbc	r27, r23

0000651a <__udivmodhi4_ep>:
    651a:	88 1f       	adc	r24, r24
    651c:	99 1f       	adc	r25, r25
    651e:	5a 95       	dec	r21
    6520:	a9 f7       	brne	.-22     	; 0x650c <__udivmodhi4_loop>
    6522:	80 95       	com	r24
    6524:	90 95       	com	r25
    6526:	bc 01       	movw	r22, r24
    6528:	cd 01       	movw	r24, r26
    652a:	08 95       	ret

0000652c <__udivmodsi4>:
    652c:	a1 e2       	ldi	r26, 0x21	; 33
    652e:	1a 2e       	mov	r1, r26
    6530:	aa 1b       	sub	r26, r26
    6532:	bb 1b       	sub	r27, r27
    6534:	fd 01       	movw	r30, r26
    6536:	0d c0       	rjmp	.+26     	; 0x6552 <__udivmodsi4_ep>

00006538 <__udivmodsi4_loop>:
    6538:	aa 1f       	adc	r26, r26
    653a:	bb 1f       	adc	r27, r27
    653c:	ee 1f       	adc	r30, r30
    653e:	ff 1f       	adc	r31, r31
    6540:	a2 17       	cp	r26, r18
    6542:	b3 07       	cpc	r27, r19
    6544:	e4 07       	cpc	r30, r20
    6546:	f5 07       	cpc	r31, r21
    6548:	20 f0       	brcs	.+8      	; 0x6552 <__udivmodsi4_ep>
    654a:	a2 1b       	sub	r26, r18
    654c:	b3 0b       	sbc	r27, r19
    654e:	e4 0b       	sbc	r30, r20
    6550:	f5 0b       	sbc	r31, r21

00006552 <__udivmodsi4_ep>:
    6552:	66 1f       	adc	r22, r22
    6554:	77 1f       	adc	r23, r23
    6556:	88 1f       	adc	r24, r24
    6558:	99 1f       	adc	r25, r25
    655a:	1a 94       	dec	r1
    655c:	69 f7       	brne	.-38     	; 0x6538 <__udivmodsi4_loop>
    655e:	60 95       	com	r22
    6560:	70 95       	com	r23
    6562:	80 95       	com	r24
    6564:	90 95       	com	r25
    6566:	9b 01       	movw	r18, r22
    6568:	ac 01       	movw	r20, r24
    656a:	bd 01       	movw	r22, r26
    656c:	cf 01       	movw	r24, r30
    656e:	08 95       	ret

00006570 <__umoddi3>:
    6570:	68 94       	set
    6572:	01 c0       	rjmp	.+2      	; 0x6576 <__udivdi3_umoddi3>

00006574 <__udivdi3>:
    6574:	e8 94       	clt

00006576 <__udivdi3_umoddi3>:
    6576:	8f 92       	push	r8
    6578:	9f 92       	push	r9
    657a:	cf 93       	push	r28
    657c:	df 93       	push	r29
    657e:	0e 94 c6 32 	call	0x658c	; 0x658c <__udivmod64>
    6582:	df 91       	pop	r29
    6584:	cf 91       	pop	r28
    6586:	9f 90       	pop	r9
    6588:	8f 90       	pop	r8
    658a:	08 95       	ret

0000658c <__udivmod64>:
    658c:	88 24       	eor	r8, r8
    658e:	99 24       	eor	r9, r9
    6590:	f4 01       	movw	r30, r8
    6592:	e4 01       	movw	r28, r8
    6594:	b0 e4       	ldi	r27, 0x40	; 64
    6596:	9f 93       	push	r25
    6598:	aa 27       	eor	r26, r26
    659a:	9a 15       	cp	r25, r10
    659c:	8b 04       	cpc	r8, r11
    659e:	9c 04       	cpc	r9, r12
    65a0:	ed 05       	cpc	r30, r13
    65a2:	fe 05       	cpc	r31, r14
    65a4:	cf 05       	cpc	r28, r15
    65a6:	d0 07       	cpc	r29, r16
    65a8:	a1 07       	cpc	r26, r17
    65aa:	98 f4       	brcc	.+38     	; 0x65d2 <__udivmod64+0x46>
    65ac:	ad 2f       	mov	r26, r29
    65ae:	dc 2f       	mov	r29, r28
    65b0:	cf 2f       	mov	r28, r31
    65b2:	fe 2f       	mov	r31, r30
    65b4:	e9 2d       	mov	r30, r9
    65b6:	98 2c       	mov	r9, r8
    65b8:	89 2e       	mov	r8, r25
    65ba:	98 2f       	mov	r25, r24
    65bc:	87 2f       	mov	r24, r23
    65be:	76 2f       	mov	r23, r22
    65c0:	65 2f       	mov	r22, r21
    65c2:	54 2f       	mov	r21, r20
    65c4:	43 2f       	mov	r20, r19
    65c6:	32 2f       	mov	r19, r18
    65c8:	22 27       	eor	r18, r18
    65ca:	b8 50       	subi	r27, 0x08	; 8
    65cc:	31 f7       	brne	.-52     	; 0x659a <__udivmod64+0xe>
    65ce:	bf 91       	pop	r27
    65d0:	27 c0       	rjmp	.+78     	; 0x6620 <__udivmod64+0x94>
    65d2:	1b 2e       	mov	r1, r27
    65d4:	bf 91       	pop	r27
    65d6:	bb 27       	eor	r27, r27
    65d8:	22 0f       	add	r18, r18
    65da:	33 1f       	adc	r19, r19
    65dc:	44 1f       	adc	r20, r20
    65de:	55 1f       	adc	r21, r21
    65e0:	66 1f       	adc	r22, r22
    65e2:	77 1f       	adc	r23, r23
    65e4:	88 1f       	adc	r24, r24
    65e6:	99 1f       	adc	r25, r25
    65e8:	88 1c       	adc	r8, r8
    65ea:	99 1c       	adc	r9, r9
    65ec:	ee 1f       	adc	r30, r30
    65ee:	ff 1f       	adc	r31, r31
    65f0:	cc 1f       	adc	r28, r28
    65f2:	dd 1f       	adc	r29, r29
    65f4:	aa 1f       	adc	r26, r26
    65f6:	bb 1f       	adc	r27, r27
    65f8:	8a 14       	cp	r8, r10
    65fa:	9b 04       	cpc	r9, r11
    65fc:	ec 05       	cpc	r30, r12
    65fe:	fd 05       	cpc	r31, r13
    6600:	ce 05       	cpc	r28, r14
    6602:	df 05       	cpc	r29, r15
    6604:	a0 07       	cpc	r26, r16
    6606:	b1 07       	cpc	r27, r17
    6608:	48 f0       	brcs	.+18     	; 0x661c <__udivmod64+0x90>
    660a:	8a 18       	sub	r8, r10
    660c:	9b 08       	sbc	r9, r11
    660e:	ec 09       	sbc	r30, r12
    6610:	fd 09       	sbc	r31, r13
    6612:	ce 09       	sbc	r28, r14
    6614:	df 09       	sbc	r29, r15
    6616:	a0 0b       	sbc	r26, r16
    6618:	b1 0b       	sbc	r27, r17
    661a:	21 60       	ori	r18, 0x01	; 1
    661c:	1a 94       	dec	r1
    661e:	e1 f6       	brne	.-72     	; 0x65d8 <__udivmod64+0x4c>
    6620:	2e f4       	brtc	.+10     	; 0x662c <__udivmod64+0xa0>
    6622:	94 01       	movw	r18, r8
    6624:	af 01       	movw	r20, r30
    6626:	be 01       	movw	r22, r28
    6628:	cd 01       	movw	r24, r26
    662a:	00 0c       	add	r0, r0
    662c:	08 95       	ret

0000662e <__tablejump2__>:
    662e:	ee 0f       	add	r30, r30
    6630:	ff 1f       	adc	r31, r31

00006632 <__tablejump__>:
    6632:	05 90       	lpm	r0, Z+
    6634:	f4 91       	lpm	r31, Z
    6636:	e0 2d       	mov	r30, r0
    6638:	09 94       	ijmp

0000663a <__umulhisi3>:
    663a:	a2 9f       	mul	r26, r18
    663c:	b0 01       	movw	r22, r0
    663e:	b3 9f       	mul	r27, r19
    6640:	c0 01       	movw	r24, r0
    6642:	a3 9f       	mul	r26, r19
    6644:	70 0d       	add	r23, r0
    6646:	81 1d       	adc	r24, r1
    6648:	11 24       	eor	r1, r1
    664a:	91 1d       	adc	r25, r1
    664c:	b2 9f       	mul	r27, r18
    664e:	70 0d       	add	r23, r0
    6650:	81 1d       	adc	r24, r1
    6652:	11 24       	eor	r1, r1
    6654:	91 1d       	adc	r25, r1
    6656:	08 95       	ret

00006658 <strchr_P>:
    6658:	fc 01       	movw	r30, r24
    665a:	05 90       	lpm	r0, Z+
    665c:	06 16       	cp	r0, r22
    665e:	21 f0       	breq	.+8      	; 0x6668 <strchr_P+0x10>
    6660:	00 20       	and	r0, r0
    6662:	d9 f7       	brne	.-10     	; 0x665a <strchr_P+0x2>
    6664:	c0 01       	movw	r24, r0
    6666:	08 95       	ret
    6668:	31 97       	sbiw	r30, 0x01	; 1
    666a:	cf 01       	movw	r24, r30
    666c:	08 95       	ret

0000666e <memcpy>:
    666e:	fb 01       	movw	r30, r22
    6670:	dc 01       	movw	r26, r24
    6672:	02 c0       	rjmp	.+4      	; 0x6678 <memcpy+0xa>
    6674:	01 90       	ld	r0, Z+
    6676:	0d 92       	st	X+, r0
    6678:	41 50       	subi	r20, 0x01	; 1
    667a:	50 40       	sbci	r21, 0x00	; 0
    667c:	d8 f7       	brcc	.-10     	; 0x6674 <memcpy+0x6>
    667e:	08 95       	ret

00006680 <strncmp>:
    6680:	fb 01       	movw	r30, r22
    6682:	dc 01       	movw	r26, r24
    6684:	41 50       	subi	r20, 0x01	; 1
    6686:	50 40       	sbci	r21, 0x00	; 0
    6688:	30 f0       	brcs	.+12     	; 0x6696 <strncmp+0x16>
    668a:	8d 91       	ld	r24, X+
    668c:	01 90       	ld	r0, Z+
    668e:	80 19       	sub	r24, r0
    6690:	19 f4       	brne	.+6      	; 0x6698 <strncmp+0x18>
    6692:	00 20       	and	r0, r0
    6694:	b9 f7       	brne	.-18     	; 0x6684 <strncmp+0x4>
    6696:	88 1b       	sub	r24, r24
    6698:	99 0b       	sbc	r25, r25
    669a:	08 95       	ret

0000669c <fdevopen>:
    669c:	0f 93       	push	r16
    669e:	1f 93       	push	r17
    66a0:	cf 93       	push	r28
    66a2:	df 93       	push	r29
    66a4:	00 97       	sbiw	r24, 0x00	; 0
    66a6:	31 f4       	brne	.+12     	; 0x66b4 <fdevopen+0x18>
    66a8:	61 15       	cp	r22, r1
    66aa:	71 05       	cpc	r23, r1
    66ac:	19 f4       	brne	.+6      	; 0x66b4 <fdevopen+0x18>
    66ae:	80 e0       	ldi	r24, 0x00	; 0
    66b0:	90 e0       	ldi	r25, 0x00	; 0
    66b2:	3a c0       	rjmp	.+116    	; 0x6728 <fdevopen+0x8c>
    66b4:	8b 01       	movw	r16, r22
    66b6:	ec 01       	movw	r28, r24
    66b8:	6e e0       	ldi	r22, 0x0E	; 14
    66ba:	70 e0       	ldi	r23, 0x00	; 0
    66bc:	81 e0       	ldi	r24, 0x01	; 1
    66be:	90 e0       	ldi	r25, 0x00	; 0
    66c0:	0e 94 bf 34 	call	0x697e	; 0x697e <calloc>
    66c4:	fc 01       	movw	r30, r24
    66c6:	00 97       	sbiw	r24, 0x00	; 0
    66c8:	91 f3       	breq	.-28     	; 0x66ae <fdevopen+0x12>
    66ca:	80 e8       	ldi	r24, 0x80	; 128
    66cc:	83 83       	std	Z+3, r24	; 0x03
    66ce:	01 15       	cp	r16, r1
    66d0:	11 05       	cpc	r17, r1
    66d2:	71 f0       	breq	.+28     	; 0x66f0 <fdevopen+0x54>
    66d4:	13 87       	std	Z+11, r17	; 0x0b
    66d6:	02 87       	std	Z+10, r16	; 0x0a
    66d8:	81 e8       	ldi	r24, 0x81	; 129
    66da:	83 83       	std	Z+3, r24	; 0x03
    66dc:	80 91 7d 0a 	lds	r24, 0x0A7D
    66e0:	90 91 7e 0a 	lds	r25, 0x0A7E
    66e4:	89 2b       	or	r24, r25
    66e6:	21 f4       	brne	.+8      	; 0x66f0 <fdevopen+0x54>
    66e8:	f0 93 7e 0a 	sts	0x0A7E, r31
    66ec:	e0 93 7d 0a 	sts	0x0A7D, r30
    66f0:	20 97       	sbiw	r28, 0x00	; 0
    66f2:	c9 f0       	breq	.+50     	; 0x6726 <fdevopen+0x8a>
    66f4:	d1 87       	std	Z+9, r29	; 0x09
    66f6:	c0 87       	std	Z+8, r28	; 0x08
    66f8:	83 81       	ldd	r24, Z+3	; 0x03
    66fa:	82 60       	ori	r24, 0x02	; 2
    66fc:	83 83       	std	Z+3, r24	; 0x03
    66fe:	80 91 7f 0a 	lds	r24, 0x0A7F
    6702:	90 91 80 0a 	lds	r25, 0x0A80
    6706:	89 2b       	or	r24, r25
    6708:	71 f4       	brne	.+28     	; 0x6726 <fdevopen+0x8a>
    670a:	f0 93 80 0a 	sts	0x0A80, r31
    670e:	e0 93 7f 0a 	sts	0x0A7F, r30
    6712:	80 91 81 0a 	lds	r24, 0x0A81
    6716:	90 91 82 0a 	lds	r25, 0x0A82
    671a:	89 2b       	or	r24, r25
    671c:	21 f4       	brne	.+8      	; 0x6726 <fdevopen+0x8a>
    671e:	f0 93 82 0a 	sts	0x0A82, r31
    6722:	e0 93 81 0a 	sts	0x0A81, r30
    6726:	cf 01       	movw	r24, r30
    6728:	df 91       	pop	r29
    672a:	cf 91       	pop	r28
    672c:	1f 91       	pop	r17
    672e:	0f 91       	pop	r16
    6730:	08 95       	ret

00006732 <fputc>:
    6732:	0f 93       	push	r16
    6734:	1f 93       	push	r17
    6736:	cf 93       	push	r28
    6738:	df 93       	push	r29
    673a:	fb 01       	movw	r30, r22
    673c:	23 81       	ldd	r18, Z+3	; 0x03
    673e:	21 fd       	sbrc	r18, 1
    6740:	03 c0       	rjmp	.+6      	; 0x6748 <fputc+0x16>
    6742:	8f ef       	ldi	r24, 0xFF	; 255
    6744:	9f ef       	ldi	r25, 0xFF	; 255
    6746:	28 c0       	rjmp	.+80     	; 0x6798 <fputc+0x66>
    6748:	22 ff       	sbrs	r18, 2
    674a:	16 c0       	rjmp	.+44     	; 0x6778 <fputc+0x46>
    674c:	46 81       	ldd	r20, Z+6	; 0x06
    674e:	57 81       	ldd	r21, Z+7	; 0x07
    6750:	24 81       	ldd	r18, Z+4	; 0x04
    6752:	35 81       	ldd	r19, Z+5	; 0x05
    6754:	42 17       	cp	r20, r18
    6756:	53 07       	cpc	r21, r19
    6758:	44 f4       	brge	.+16     	; 0x676a <fputc+0x38>
    675a:	a0 81       	ld	r26, Z
    675c:	b1 81       	ldd	r27, Z+1	; 0x01
    675e:	9d 01       	movw	r18, r26
    6760:	2f 5f       	subi	r18, 0xFF	; 255
    6762:	3f 4f       	sbci	r19, 0xFF	; 255
    6764:	31 83       	std	Z+1, r19	; 0x01
    6766:	20 83       	st	Z, r18
    6768:	8c 93       	st	X, r24
    676a:	26 81       	ldd	r18, Z+6	; 0x06
    676c:	37 81       	ldd	r19, Z+7	; 0x07
    676e:	2f 5f       	subi	r18, 0xFF	; 255
    6770:	3f 4f       	sbci	r19, 0xFF	; 255
    6772:	37 83       	std	Z+7, r19	; 0x07
    6774:	26 83       	std	Z+6, r18	; 0x06
    6776:	10 c0       	rjmp	.+32     	; 0x6798 <fputc+0x66>
    6778:	eb 01       	movw	r28, r22
    677a:	09 2f       	mov	r16, r25
    677c:	18 2f       	mov	r17, r24
    677e:	00 84       	ldd	r0, Z+8	; 0x08
    6780:	f1 85       	ldd	r31, Z+9	; 0x09
    6782:	e0 2d       	mov	r30, r0
    6784:	09 95       	icall
    6786:	89 2b       	or	r24, r25
    6788:	e1 f6       	brne	.-72     	; 0x6742 <fputc+0x10>
    678a:	8e 81       	ldd	r24, Y+6	; 0x06
    678c:	9f 81       	ldd	r25, Y+7	; 0x07
    678e:	01 96       	adiw	r24, 0x01	; 1
    6790:	9f 83       	std	Y+7, r25	; 0x07
    6792:	8e 83       	std	Y+6, r24	; 0x06
    6794:	81 2f       	mov	r24, r17
    6796:	90 2f       	mov	r25, r16
    6798:	df 91       	pop	r29
    679a:	cf 91       	pop	r28
    679c:	1f 91       	pop	r17
    679e:	0f 91       	pop	r16
    67a0:	08 95       	ret

000067a2 <printf>:
    67a2:	cf 93       	push	r28
    67a4:	df 93       	push	r29
    67a6:	cd b7       	in	r28, 0x3d	; 61
    67a8:	de b7       	in	r29, 0x3e	; 62
    67aa:	ae 01       	movw	r20, r28
    67ac:	4b 5f       	subi	r20, 0xFB	; 251
    67ae:	5f 4f       	sbci	r21, 0xFF	; 255
    67b0:	fa 01       	movw	r30, r20
    67b2:	61 91       	ld	r22, Z+
    67b4:	71 91       	ld	r23, Z+
    67b6:	af 01       	movw	r20, r30
    67b8:	80 91 7f 0a 	lds	r24, 0x0A7F
    67bc:	90 91 80 0a 	lds	r25, 0x0A80
    67c0:	0e 94 19 31 	call	0x6232	; 0x6232 <vfprintf>
    67c4:	df 91       	pop	r29
    67c6:	cf 91       	pop	r28
    67c8:	08 95       	ret

000067ca <putchar>:
    67ca:	60 91 7f 0a 	lds	r22, 0x0A7F
    67ce:	70 91 80 0a 	lds	r23, 0x0A80
    67d2:	0c 94 99 33 	jmp	0x6732	; 0x6732 <fputc>

000067d6 <puts>:
    67d6:	0f 93       	push	r16
    67d8:	1f 93       	push	r17
    67da:	cf 93       	push	r28
    67dc:	df 93       	push	r29
    67de:	e0 91 7f 0a 	lds	r30, 0x0A7F
    67e2:	f0 91 80 0a 	lds	r31, 0x0A80
    67e6:	23 81       	ldd	r18, Z+3	; 0x03
    67e8:	21 ff       	sbrs	r18, 1
    67ea:	1b c0       	rjmp	.+54     	; 0x6822 <puts+0x4c>
    67ec:	8c 01       	movw	r16, r24
    67ee:	d0 e0       	ldi	r29, 0x00	; 0
    67f0:	c0 e0       	ldi	r28, 0x00	; 0
    67f2:	f8 01       	movw	r30, r16
    67f4:	81 91       	ld	r24, Z+
    67f6:	8f 01       	movw	r16, r30
    67f8:	60 91 7f 0a 	lds	r22, 0x0A7F
    67fc:	70 91 80 0a 	lds	r23, 0x0A80
    6800:	db 01       	movw	r26, r22
    6802:	18 96       	adiw	r26, 0x08	; 8
    6804:	ed 91       	ld	r30, X+
    6806:	fc 91       	ld	r31, X
    6808:	19 97       	sbiw	r26, 0x09	; 9
    680a:	88 23       	and	r24, r24
    680c:	31 f0       	breq	.+12     	; 0x681a <puts+0x44>
    680e:	09 95       	icall
    6810:	89 2b       	or	r24, r25
    6812:	79 f3       	breq	.-34     	; 0x67f2 <puts+0x1c>
    6814:	df ef       	ldi	r29, 0xFF	; 255
    6816:	cf ef       	ldi	r28, 0xFF	; 255
    6818:	ec cf       	rjmp	.-40     	; 0x67f2 <puts+0x1c>
    681a:	8a e0       	ldi	r24, 0x0A	; 10
    681c:	09 95       	icall
    681e:	89 2b       	or	r24, r25
    6820:	19 f0       	breq	.+6      	; 0x6828 <puts+0x52>
    6822:	8f ef       	ldi	r24, 0xFF	; 255
    6824:	9f ef       	ldi	r25, 0xFF	; 255
    6826:	02 c0       	rjmp	.+4      	; 0x682c <puts+0x56>
    6828:	8d 2f       	mov	r24, r29
    682a:	9c 2f       	mov	r25, r28
    682c:	df 91       	pop	r29
    682e:	cf 91       	pop	r28
    6830:	1f 91       	pop	r17
    6832:	0f 91       	pop	r16
    6834:	08 95       	ret

00006836 <sprintf>:
    6836:	0f 93       	push	r16
    6838:	1f 93       	push	r17
    683a:	cf 93       	push	r28
    683c:	df 93       	push	r29
    683e:	cd b7       	in	r28, 0x3d	; 61
    6840:	de b7       	in	r29, 0x3e	; 62
    6842:	2e 97       	sbiw	r28, 0x0e	; 14
    6844:	0f b6       	in	r0, 0x3f	; 63
    6846:	f8 94       	cli
    6848:	de bf       	out	0x3e, r29	; 62
    684a:	0f be       	out	0x3f, r0	; 63
    684c:	cd bf       	out	0x3d, r28	; 61
    684e:	0d 89       	ldd	r16, Y+21	; 0x15
    6850:	1e 89       	ldd	r17, Y+22	; 0x16
    6852:	86 e0       	ldi	r24, 0x06	; 6
    6854:	8c 83       	std	Y+4, r24	; 0x04
    6856:	1a 83       	std	Y+2, r17	; 0x02
    6858:	09 83       	std	Y+1, r16	; 0x01
    685a:	8f ef       	ldi	r24, 0xFF	; 255
    685c:	9f e7       	ldi	r25, 0x7F	; 127
    685e:	9e 83       	std	Y+6, r25	; 0x06
    6860:	8d 83       	std	Y+5, r24	; 0x05
    6862:	ae 01       	movw	r20, r28
    6864:	47 5e       	subi	r20, 0xE7	; 231
    6866:	5f 4f       	sbci	r21, 0xFF	; 255
    6868:	6f 89       	ldd	r22, Y+23	; 0x17
    686a:	78 8d       	ldd	r23, Y+24	; 0x18
    686c:	ce 01       	movw	r24, r28
    686e:	01 96       	adiw	r24, 0x01	; 1
    6870:	0e 94 19 31 	call	0x6232	; 0x6232 <vfprintf>
    6874:	2f 81       	ldd	r18, Y+7	; 0x07
    6876:	38 85       	ldd	r19, Y+8	; 0x08
    6878:	f8 01       	movw	r30, r16
    687a:	e2 0f       	add	r30, r18
    687c:	f3 1f       	adc	r31, r19
    687e:	10 82       	st	Z, r1
    6880:	2e 96       	adiw	r28, 0x0e	; 14
    6882:	0f b6       	in	r0, 0x3f	; 63
    6884:	f8 94       	cli
    6886:	de bf       	out	0x3e, r29	; 62
    6888:	0f be       	out	0x3f, r0	; 63
    688a:	cd bf       	out	0x3d, r28	; 61
    688c:	df 91       	pop	r29
    688e:	cf 91       	pop	r28
    6890:	1f 91       	pop	r17
    6892:	0f 91       	pop	r16
    6894:	08 95       	ret

00006896 <__ultoa_invert>:
    6896:	fa 01       	movw	r30, r20
    6898:	aa 27       	eor	r26, r26
    689a:	28 30       	cpi	r18, 0x08	; 8
    689c:	51 f1       	breq	.+84     	; 0x68f2 <__ultoa_invert+0x5c>
    689e:	20 31       	cpi	r18, 0x10	; 16
    68a0:	81 f1       	breq	.+96     	; 0x6902 <__ultoa_invert+0x6c>
    68a2:	e8 94       	clt
    68a4:	6f 93       	push	r22
    68a6:	6e 7f       	andi	r22, 0xFE	; 254
    68a8:	6e 5f       	subi	r22, 0xFE	; 254
    68aa:	7f 4f       	sbci	r23, 0xFF	; 255
    68ac:	8f 4f       	sbci	r24, 0xFF	; 255
    68ae:	9f 4f       	sbci	r25, 0xFF	; 255
    68b0:	af 4f       	sbci	r26, 0xFF	; 255
    68b2:	b1 e0       	ldi	r27, 0x01	; 1
    68b4:	3e d0       	rcall	.+124    	; 0x6932 <__ultoa_invert+0x9c>
    68b6:	b4 e0       	ldi	r27, 0x04	; 4
    68b8:	3c d0       	rcall	.+120    	; 0x6932 <__ultoa_invert+0x9c>
    68ba:	67 0f       	add	r22, r23
    68bc:	78 1f       	adc	r23, r24
    68be:	89 1f       	adc	r24, r25
    68c0:	9a 1f       	adc	r25, r26
    68c2:	a1 1d       	adc	r26, r1
    68c4:	68 0f       	add	r22, r24
    68c6:	79 1f       	adc	r23, r25
    68c8:	8a 1f       	adc	r24, r26
    68ca:	91 1d       	adc	r25, r1
    68cc:	a1 1d       	adc	r26, r1
    68ce:	6a 0f       	add	r22, r26
    68d0:	71 1d       	adc	r23, r1
    68d2:	81 1d       	adc	r24, r1
    68d4:	91 1d       	adc	r25, r1
    68d6:	a1 1d       	adc	r26, r1
    68d8:	20 d0       	rcall	.+64     	; 0x691a <__ultoa_invert+0x84>
    68da:	09 f4       	brne	.+2      	; 0x68de <__ultoa_invert+0x48>
    68dc:	68 94       	set
    68de:	3f 91       	pop	r19
    68e0:	2a e0       	ldi	r18, 0x0A	; 10
    68e2:	26 9f       	mul	r18, r22
    68e4:	11 24       	eor	r1, r1
    68e6:	30 19       	sub	r19, r0
    68e8:	30 5d       	subi	r19, 0xD0	; 208
    68ea:	31 93       	st	Z+, r19
    68ec:	de f6       	brtc	.-74     	; 0x68a4 <__ultoa_invert+0xe>
    68ee:	cf 01       	movw	r24, r30
    68f0:	08 95       	ret
    68f2:	46 2f       	mov	r20, r22
    68f4:	47 70       	andi	r20, 0x07	; 7
    68f6:	40 5d       	subi	r20, 0xD0	; 208
    68f8:	41 93       	st	Z+, r20
    68fa:	b3 e0       	ldi	r27, 0x03	; 3
    68fc:	0f d0       	rcall	.+30     	; 0x691c <__ultoa_invert+0x86>
    68fe:	c9 f7       	brne	.-14     	; 0x68f2 <__ultoa_invert+0x5c>
    6900:	f6 cf       	rjmp	.-20     	; 0x68ee <__ultoa_invert+0x58>
    6902:	46 2f       	mov	r20, r22
    6904:	4f 70       	andi	r20, 0x0F	; 15
    6906:	40 5d       	subi	r20, 0xD0	; 208
    6908:	4a 33       	cpi	r20, 0x3A	; 58
    690a:	18 f0       	brcs	.+6      	; 0x6912 <__ultoa_invert+0x7c>
    690c:	49 5d       	subi	r20, 0xD9	; 217
    690e:	31 fd       	sbrc	r19, 1
    6910:	40 52       	subi	r20, 0x20	; 32
    6912:	41 93       	st	Z+, r20
    6914:	02 d0       	rcall	.+4      	; 0x691a <__ultoa_invert+0x84>
    6916:	a9 f7       	brne	.-22     	; 0x6902 <__ultoa_invert+0x6c>
    6918:	ea cf       	rjmp	.-44     	; 0x68ee <__ultoa_invert+0x58>
    691a:	b4 e0       	ldi	r27, 0x04	; 4
    691c:	a6 95       	lsr	r26
    691e:	97 95       	ror	r25
    6920:	87 95       	ror	r24
    6922:	77 95       	ror	r23
    6924:	67 95       	ror	r22
    6926:	ba 95       	dec	r27
    6928:	c9 f7       	brne	.-14     	; 0x691c <__ultoa_invert+0x86>
    692a:	00 97       	sbiw	r24, 0x00	; 0
    692c:	61 05       	cpc	r22, r1
    692e:	71 05       	cpc	r23, r1
    6930:	08 95       	ret
    6932:	9b 01       	movw	r18, r22
    6934:	ac 01       	movw	r20, r24
    6936:	0a 2e       	mov	r0, r26
    6938:	06 94       	lsr	r0
    693a:	57 95       	ror	r21
    693c:	47 95       	ror	r20
    693e:	37 95       	ror	r19
    6940:	27 95       	ror	r18
    6942:	ba 95       	dec	r27
    6944:	c9 f7       	brne	.-14     	; 0x6938 <__ultoa_invert+0xa2>
    6946:	62 0f       	add	r22, r18
    6948:	73 1f       	adc	r23, r19
    694a:	84 1f       	adc	r24, r20
    694c:	95 1f       	adc	r25, r21
    694e:	a0 1d       	adc	r26, r0
    6950:	08 95       	ret

00006952 <__eerd_byte_m128rfa1>:
    6952:	f9 99       	sbic	0x1f, 1	; 31
    6954:	fe cf       	rjmp	.-4      	; 0x6952 <__eerd_byte_m128rfa1>
    6956:	92 bd       	out	0x22, r25	; 34
    6958:	81 bd       	out	0x21, r24	; 33
    695a:	f8 9a       	sbi	0x1f, 0	; 31
    695c:	99 27       	eor	r25, r25
    695e:	80 b5       	in	r24, 0x20	; 32
    6960:	08 95       	ret

00006962 <__eewr_byte_m128rfa1>:
    6962:	26 2f       	mov	r18, r22

00006964 <__eewr_r18_m128rfa1>:
    6964:	f9 99       	sbic	0x1f, 1	; 31
    6966:	fe cf       	rjmp	.-4      	; 0x6964 <__eewr_r18_m128rfa1>
    6968:	1f ba       	out	0x1f, r1	; 31
    696a:	92 bd       	out	0x22, r25	; 34
    696c:	81 bd       	out	0x21, r24	; 33
    696e:	20 bd       	out	0x20, r18	; 32
    6970:	0f b6       	in	r0, 0x3f	; 63
    6972:	f8 94       	cli
    6974:	fa 9a       	sbi	0x1f, 2	; 31
    6976:	f9 9a       	sbi	0x1f, 1	; 31
    6978:	0f be       	out	0x3f, r0	; 63
    697a:	01 96       	adiw	r24, 0x01	; 1
    697c:	08 95       	ret

0000697e <calloc>:
    697e:	0f 93       	push	r16
    6980:	1f 93       	push	r17
    6982:	cf 93       	push	r28
    6984:	df 93       	push	r29
    6986:	86 9f       	mul	r24, r22
    6988:	80 01       	movw	r16, r0
    698a:	87 9f       	mul	r24, r23
    698c:	10 0d       	add	r17, r0
    698e:	96 9f       	mul	r25, r22
    6990:	10 0d       	add	r17, r0
    6992:	11 24       	eor	r1, r1
    6994:	c8 01       	movw	r24, r16
    6996:	0e 94 db 34 	call	0x69b6	; 0x69b6 <malloc>
    699a:	ec 01       	movw	r28, r24
    699c:	00 97       	sbiw	r24, 0x00	; 0
    699e:	29 f0       	breq	.+10     	; 0x69aa <calloc+0x2c>
    69a0:	a8 01       	movw	r20, r16
    69a2:	60 e0       	ldi	r22, 0x00	; 0
    69a4:	70 e0       	ldi	r23, 0x00	; 0
    69a6:	0e 94 08 36 	call	0x6c10	; 0x6c10 <memset>
    69aa:	ce 01       	movw	r24, r28
    69ac:	df 91       	pop	r29
    69ae:	cf 91       	pop	r28
    69b0:	1f 91       	pop	r17
    69b2:	0f 91       	pop	r16
    69b4:	08 95       	ret

000069b6 <malloc>:
    69b6:	cf 93       	push	r28
    69b8:	df 93       	push	r29
    69ba:	82 30       	cpi	r24, 0x02	; 2
    69bc:	91 05       	cpc	r25, r1
    69be:	10 f4       	brcc	.+4      	; 0x69c4 <malloc+0xe>
    69c0:	82 e0       	ldi	r24, 0x02	; 2
    69c2:	90 e0       	ldi	r25, 0x00	; 0
    69c4:	e0 91 85 0a 	lds	r30, 0x0A85
    69c8:	f0 91 86 0a 	lds	r31, 0x0A86
    69cc:	20 e0       	ldi	r18, 0x00	; 0
    69ce:	30 e0       	ldi	r19, 0x00	; 0
    69d0:	c0 e0       	ldi	r28, 0x00	; 0
    69d2:	d0 e0       	ldi	r29, 0x00	; 0
    69d4:	30 97       	sbiw	r30, 0x00	; 0
    69d6:	11 f1       	breq	.+68     	; 0x6a1c <malloc+0x66>
    69d8:	40 81       	ld	r20, Z
    69da:	51 81       	ldd	r21, Z+1	; 0x01
    69dc:	48 17       	cp	r20, r24
    69de:	59 07       	cpc	r21, r25
    69e0:	c0 f0       	brcs	.+48     	; 0x6a12 <malloc+0x5c>
    69e2:	48 17       	cp	r20, r24
    69e4:	59 07       	cpc	r21, r25
    69e6:	61 f4       	brne	.+24     	; 0x6a00 <malloc+0x4a>
    69e8:	82 81       	ldd	r24, Z+2	; 0x02
    69ea:	93 81       	ldd	r25, Z+3	; 0x03
    69ec:	20 97       	sbiw	r28, 0x00	; 0
    69ee:	19 f0       	breq	.+6      	; 0x69f6 <malloc+0x40>
    69f0:	9b 83       	std	Y+3, r25	; 0x03
    69f2:	8a 83       	std	Y+2, r24	; 0x02
    69f4:	2b c0       	rjmp	.+86     	; 0x6a4c <malloc+0x96>
    69f6:	90 93 86 0a 	sts	0x0A86, r25
    69fa:	80 93 85 0a 	sts	0x0A85, r24
    69fe:	26 c0       	rjmp	.+76     	; 0x6a4c <malloc+0x96>
    6a00:	21 15       	cp	r18, r1
    6a02:	31 05       	cpc	r19, r1
    6a04:	19 f0       	breq	.+6      	; 0x6a0c <malloc+0x56>
    6a06:	42 17       	cp	r20, r18
    6a08:	53 07       	cpc	r21, r19
    6a0a:	18 f4       	brcc	.+6      	; 0x6a12 <malloc+0x5c>
    6a0c:	9a 01       	movw	r18, r20
    6a0e:	be 01       	movw	r22, r28
    6a10:	df 01       	movw	r26, r30
    6a12:	ef 01       	movw	r28, r30
    6a14:	02 80       	ldd	r0, Z+2	; 0x02
    6a16:	f3 81       	ldd	r31, Z+3	; 0x03
    6a18:	e0 2d       	mov	r30, r0
    6a1a:	dc cf       	rjmp	.-72     	; 0x69d4 <malloc+0x1e>
    6a1c:	21 15       	cp	r18, r1
    6a1e:	31 05       	cpc	r19, r1
    6a20:	09 f1       	breq	.+66     	; 0x6a64 <malloc+0xae>
    6a22:	28 1b       	sub	r18, r24
    6a24:	39 0b       	sbc	r19, r25
    6a26:	24 30       	cpi	r18, 0x04	; 4
    6a28:	31 05       	cpc	r19, r1
    6a2a:	90 f4       	brcc	.+36     	; 0x6a50 <malloc+0x9a>
    6a2c:	12 96       	adiw	r26, 0x02	; 2
    6a2e:	8d 91       	ld	r24, X+
    6a30:	9c 91       	ld	r25, X
    6a32:	13 97       	sbiw	r26, 0x03	; 3
    6a34:	61 15       	cp	r22, r1
    6a36:	71 05       	cpc	r23, r1
    6a38:	21 f0       	breq	.+8      	; 0x6a42 <malloc+0x8c>
    6a3a:	fb 01       	movw	r30, r22
    6a3c:	93 83       	std	Z+3, r25	; 0x03
    6a3e:	82 83       	std	Z+2, r24	; 0x02
    6a40:	04 c0       	rjmp	.+8      	; 0x6a4a <malloc+0x94>
    6a42:	90 93 86 0a 	sts	0x0A86, r25
    6a46:	80 93 85 0a 	sts	0x0A85, r24
    6a4a:	fd 01       	movw	r30, r26
    6a4c:	32 96       	adiw	r30, 0x02	; 2
    6a4e:	44 c0       	rjmp	.+136    	; 0x6ad8 <malloc+0x122>
    6a50:	fd 01       	movw	r30, r26
    6a52:	e2 0f       	add	r30, r18
    6a54:	f3 1f       	adc	r31, r19
    6a56:	81 93       	st	Z+, r24
    6a58:	91 93       	st	Z+, r25
    6a5a:	22 50       	subi	r18, 0x02	; 2
    6a5c:	31 09       	sbc	r19, r1
    6a5e:	2d 93       	st	X+, r18
    6a60:	3c 93       	st	X, r19
    6a62:	3a c0       	rjmp	.+116    	; 0x6ad8 <malloc+0x122>
    6a64:	20 91 83 0a 	lds	r18, 0x0A83
    6a68:	30 91 84 0a 	lds	r19, 0x0A84
    6a6c:	23 2b       	or	r18, r19
    6a6e:	41 f4       	brne	.+16     	; 0x6a80 <malloc+0xca>
    6a70:	20 91 23 02 	lds	r18, 0x0223
    6a74:	30 91 24 02 	lds	r19, 0x0224
    6a78:	30 93 84 0a 	sts	0x0A84, r19
    6a7c:	20 93 83 0a 	sts	0x0A83, r18
    6a80:	20 91 21 02 	lds	r18, 0x0221
    6a84:	30 91 22 02 	lds	r19, 0x0222
    6a88:	21 15       	cp	r18, r1
    6a8a:	31 05       	cpc	r19, r1
    6a8c:	41 f4       	brne	.+16     	; 0x6a9e <malloc+0xe8>
    6a8e:	2d b7       	in	r18, 0x3d	; 61
    6a90:	3e b7       	in	r19, 0x3e	; 62
    6a92:	40 91 25 02 	lds	r20, 0x0225
    6a96:	50 91 26 02 	lds	r21, 0x0226
    6a9a:	24 1b       	sub	r18, r20
    6a9c:	35 0b       	sbc	r19, r21
    6a9e:	e0 91 83 0a 	lds	r30, 0x0A83
    6aa2:	f0 91 84 0a 	lds	r31, 0x0A84
    6aa6:	e2 17       	cp	r30, r18
    6aa8:	f3 07       	cpc	r31, r19
    6aaa:	a0 f4       	brcc	.+40     	; 0x6ad4 <malloc+0x11e>
    6aac:	2e 1b       	sub	r18, r30
    6aae:	3f 0b       	sbc	r19, r31
    6ab0:	28 17       	cp	r18, r24
    6ab2:	39 07       	cpc	r19, r25
    6ab4:	78 f0       	brcs	.+30     	; 0x6ad4 <malloc+0x11e>
    6ab6:	ac 01       	movw	r20, r24
    6ab8:	4e 5f       	subi	r20, 0xFE	; 254
    6aba:	5f 4f       	sbci	r21, 0xFF	; 255
    6abc:	24 17       	cp	r18, r20
    6abe:	35 07       	cpc	r19, r21
    6ac0:	48 f0       	brcs	.+18     	; 0x6ad4 <malloc+0x11e>
    6ac2:	4e 0f       	add	r20, r30
    6ac4:	5f 1f       	adc	r21, r31
    6ac6:	50 93 84 0a 	sts	0x0A84, r21
    6aca:	40 93 83 0a 	sts	0x0A83, r20
    6ace:	81 93       	st	Z+, r24
    6ad0:	91 93       	st	Z+, r25
    6ad2:	02 c0       	rjmp	.+4      	; 0x6ad8 <malloc+0x122>
    6ad4:	e0 e0       	ldi	r30, 0x00	; 0
    6ad6:	f0 e0       	ldi	r31, 0x00	; 0
    6ad8:	cf 01       	movw	r24, r30
    6ada:	df 91       	pop	r29
    6adc:	cf 91       	pop	r28
    6ade:	08 95       	ret

00006ae0 <free>:
    6ae0:	0f 93       	push	r16
    6ae2:	1f 93       	push	r17
    6ae4:	cf 93       	push	r28
    6ae6:	df 93       	push	r29
    6ae8:	00 97       	sbiw	r24, 0x00	; 0
    6aea:	09 f4       	brne	.+2      	; 0x6aee <free+0xe>
    6aec:	8c c0       	rjmp	.+280    	; 0x6c06 <free+0x126>
    6aee:	fc 01       	movw	r30, r24
    6af0:	32 97       	sbiw	r30, 0x02	; 2
    6af2:	13 82       	std	Z+3, r1	; 0x03
    6af4:	12 82       	std	Z+2, r1	; 0x02
    6af6:	00 91 85 0a 	lds	r16, 0x0A85
    6afa:	10 91 86 0a 	lds	r17, 0x0A86
    6afe:	01 15       	cp	r16, r1
    6b00:	11 05       	cpc	r17, r1
    6b02:	81 f4       	brne	.+32     	; 0x6b24 <free+0x44>
    6b04:	20 81       	ld	r18, Z
    6b06:	31 81       	ldd	r19, Z+1	; 0x01
    6b08:	82 0f       	add	r24, r18
    6b0a:	93 1f       	adc	r25, r19
    6b0c:	20 91 83 0a 	lds	r18, 0x0A83
    6b10:	30 91 84 0a 	lds	r19, 0x0A84
    6b14:	28 17       	cp	r18, r24
    6b16:	39 07       	cpc	r19, r25
    6b18:	79 f5       	brne	.+94     	; 0x6b78 <free+0x98>
    6b1a:	f0 93 84 0a 	sts	0x0A84, r31
    6b1e:	e0 93 83 0a 	sts	0x0A83, r30
    6b22:	71 c0       	rjmp	.+226    	; 0x6c06 <free+0x126>
    6b24:	d8 01       	movw	r26, r16
    6b26:	40 e0       	ldi	r20, 0x00	; 0
    6b28:	50 e0       	ldi	r21, 0x00	; 0
    6b2a:	ae 17       	cp	r26, r30
    6b2c:	bf 07       	cpc	r27, r31
    6b2e:	50 f4       	brcc	.+20     	; 0x6b44 <free+0x64>
    6b30:	12 96       	adiw	r26, 0x02	; 2
    6b32:	2d 91       	ld	r18, X+
    6b34:	3c 91       	ld	r19, X
    6b36:	13 97       	sbiw	r26, 0x03	; 3
    6b38:	ad 01       	movw	r20, r26
    6b3a:	21 15       	cp	r18, r1
    6b3c:	31 05       	cpc	r19, r1
    6b3e:	09 f1       	breq	.+66     	; 0x6b82 <free+0xa2>
    6b40:	d9 01       	movw	r26, r18
    6b42:	f3 cf       	rjmp	.-26     	; 0x6b2a <free+0x4a>
    6b44:	9d 01       	movw	r18, r26
    6b46:	da 01       	movw	r26, r20
    6b48:	33 83       	std	Z+3, r19	; 0x03
    6b4a:	22 83       	std	Z+2, r18	; 0x02
    6b4c:	60 81       	ld	r22, Z
    6b4e:	71 81       	ldd	r23, Z+1	; 0x01
    6b50:	86 0f       	add	r24, r22
    6b52:	97 1f       	adc	r25, r23
    6b54:	82 17       	cp	r24, r18
    6b56:	93 07       	cpc	r25, r19
    6b58:	69 f4       	brne	.+26     	; 0x6b74 <free+0x94>
    6b5a:	ec 01       	movw	r28, r24
    6b5c:	28 81       	ld	r18, Y
    6b5e:	39 81       	ldd	r19, Y+1	; 0x01
    6b60:	26 0f       	add	r18, r22
    6b62:	37 1f       	adc	r19, r23
    6b64:	2e 5f       	subi	r18, 0xFE	; 254
    6b66:	3f 4f       	sbci	r19, 0xFF	; 255
    6b68:	31 83       	std	Z+1, r19	; 0x01
    6b6a:	20 83       	st	Z, r18
    6b6c:	8a 81       	ldd	r24, Y+2	; 0x02
    6b6e:	9b 81       	ldd	r25, Y+3	; 0x03
    6b70:	93 83       	std	Z+3, r25	; 0x03
    6b72:	82 83       	std	Z+2, r24	; 0x02
    6b74:	45 2b       	or	r20, r21
    6b76:	29 f4       	brne	.+10     	; 0x6b82 <free+0xa2>
    6b78:	f0 93 86 0a 	sts	0x0A86, r31
    6b7c:	e0 93 85 0a 	sts	0x0A85, r30
    6b80:	42 c0       	rjmp	.+132    	; 0x6c06 <free+0x126>
    6b82:	13 96       	adiw	r26, 0x03	; 3
    6b84:	fc 93       	st	X, r31
    6b86:	ee 93       	st	-X, r30
    6b88:	12 97       	sbiw	r26, 0x02	; 2
    6b8a:	ed 01       	movw	r28, r26
    6b8c:	49 91       	ld	r20, Y+
    6b8e:	59 91       	ld	r21, Y+
    6b90:	9e 01       	movw	r18, r28
    6b92:	24 0f       	add	r18, r20
    6b94:	35 1f       	adc	r19, r21
    6b96:	e2 17       	cp	r30, r18
    6b98:	f3 07       	cpc	r31, r19
    6b9a:	71 f4       	brne	.+28     	; 0x6bb8 <free+0xd8>
    6b9c:	80 81       	ld	r24, Z
    6b9e:	91 81       	ldd	r25, Z+1	; 0x01
    6ba0:	84 0f       	add	r24, r20
    6ba2:	95 1f       	adc	r25, r21
    6ba4:	02 96       	adiw	r24, 0x02	; 2
    6ba6:	11 96       	adiw	r26, 0x01	; 1
    6ba8:	9c 93       	st	X, r25
    6baa:	8e 93       	st	-X, r24
    6bac:	82 81       	ldd	r24, Z+2	; 0x02
    6bae:	93 81       	ldd	r25, Z+3	; 0x03
    6bb0:	13 96       	adiw	r26, 0x03	; 3
    6bb2:	9c 93       	st	X, r25
    6bb4:	8e 93       	st	-X, r24
    6bb6:	12 97       	sbiw	r26, 0x02	; 2
    6bb8:	e0 e0       	ldi	r30, 0x00	; 0
    6bba:	f0 e0       	ldi	r31, 0x00	; 0
    6bbc:	d8 01       	movw	r26, r16
    6bbe:	12 96       	adiw	r26, 0x02	; 2
    6bc0:	8d 91       	ld	r24, X+
    6bc2:	9c 91       	ld	r25, X
    6bc4:	13 97       	sbiw	r26, 0x03	; 3
    6bc6:	00 97       	sbiw	r24, 0x00	; 0
    6bc8:	19 f0       	breq	.+6      	; 0x6bd0 <free+0xf0>
    6bca:	f8 01       	movw	r30, r16
    6bcc:	8c 01       	movw	r16, r24
    6bce:	f6 cf       	rjmp	.-20     	; 0x6bbc <free+0xdc>
    6bd0:	8d 91       	ld	r24, X+
    6bd2:	9c 91       	ld	r25, X
    6bd4:	98 01       	movw	r18, r16
    6bd6:	2e 5f       	subi	r18, 0xFE	; 254
    6bd8:	3f 4f       	sbci	r19, 0xFF	; 255
    6bda:	82 0f       	add	r24, r18
    6bdc:	93 1f       	adc	r25, r19
    6bde:	20 91 83 0a 	lds	r18, 0x0A83
    6be2:	30 91 84 0a 	lds	r19, 0x0A84
    6be6:	28 17       	cp	r18, r24
    6be8:	39 07       	cpc	r19, r25
    6bea:	69 f4       	brne	.+26     	; 0x6c06 <free+0x126>
    6bec:	30 97       	sbiw	r30, 0x00	; 0
    6bee:	29 f4       	brne	.+10     	; 0x6bfa <free+0x11a>
    6bf0:	10 92 86 0a 	sts	0x0A86, r1
    6bf4:	10 92 85 0a 	sts	0x0A85, r1
    6bf8:	02 c0       	rjmp	.+4      	; 0x6bfe <free+0x11e>
    6bfa:	13 82       	std	Z+3, r1	; 0x03
    6bfc:	12 82       	std	Z+2, r1	; 0x02
    6bfe:	10 93 84 0a 	sts	0x0A84, r17
    6c02:	00 93 83 0a 	sts	0x0A83, r16
    6c06:	df 91       	pop	r29
    6c08:	cf 91       	pop	r28
    6c0a:	1f 91       	pop	r17
    6c0c:	0f 91       	pop	r16
    6c0e:	08 95       	ret

00006c10 <memset>:
    6c10:	dc 01       	movw	r26, r24
    6c12:	01 c0       	rjmp	.+2      	; 0x6c16 <memset+0x6>
    6c14:	6d 93       	st	X+, r22
    6c16:	41 50       	subi	r20, 0x01	; 1
    6c18:	50 40       	sbci	r21, 0x00	; 0
    6c1a:	e0 f7       	brcc	.-8      	; 0x6c14 <memset+0x4>
    6c1c:	08 95       	ret

00006c1e <_exit>:
    6c1e:	f8 94       	cli

00006c20 <__stop_program>:
    6c20:	ff cf       	rjmp	.-2      	; 0x6c20 <__stop_program>
