INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_delay/MP_lab2_delay/MP_lab2_delay.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_delay/MP_lab2_delay/MP_lab2_delay.srcs/sources_1/new/delay_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_delay/MP_lab2_delay/MP_lab2_delay.srcs/sim_1/new/tb_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-311] analyzing module tb_delay_line
