// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ssrWideStream4kernelOut_dout,
        ssrWideStream4kernelOut_empty_n,
        ssrWideStream4kernelOut_read,
        p_wideStreamOut_0_0_0_0_0_0_din,
        p_wideStreamOut_0_0_0_0_0_0_full_n,
        p_wideStreamOut_0_0_0_0_0_0_write,
        p_wideStreamOut_0_0_0_0_0_01_din,
        p_wideStreamOut_0_0_0_0_0_01_full_n,
        p_wideStreamOut_0_0_0_0_0_01_write,
        p_wideStreamOut_0_0_0_0_0_02_din,
        p_wideStreamOut_0_0_0_0_0_02_full_n,
        p_wideStreamOut_0_0_0_0_0_02_write,
        p_wideStreamOut_0_0_0_0_0_03_din,
        p_wideStreamOut_0_0_0_0_0_03_full_n,
        p_wideStreamOut_0_0_0_0_0_03_write,
        p_wideStreamOut_0_0_0_0_0_04_din,
        p_wideStreamOut_0_0_0_0_0_04_full_n,
        p_wideStreamOut_0_0_0_0_0_04_write,
        p_wideStreamOut_0_0_0_0_0_05_din,
        p_wideStreamOut_0_0_0_0_0_05_full_n,
        p_wideStreamOut_0_0_0_0_0_05_write,
        p_wideStreamOut_0_0_0_0_0_06_din,
        p_wideStreamOut_0_0_0_0_0_06_full_n,
        p_wideStreamOut_0_0_0_0_0_06_write,
        p_wideStreamOut_0_0_0_0_0_07_din,
        p_wideStreamOut_0_0_0_0_0_07_full_n,
        p_wideStreamOut_0_0_0_0_0_07_write,
        p_wideStreamOut_0_0_1_0_0_0_din,
        p_wideStreamOut_0_0_1_0_0_0_full_n,
        p_wideStreamOut_0_0_1_0_0_0_write,
        p_wideStreamOut_0_0_1_0_0_016_din,
        p_wideStreamOut_0_0_1_0_0_016_full_n,
        p_wideStreamOut_0_0_1_0_0_016_write,
        p_wideStreamOut_0_0_1_0_0_017_din,
        p_wideStreamOut_0_0_1_0_0_017_full_n,
        p_wideStreamOut_0_0_1_0_0_017_write,
        p_wideStreamOut_0_0_1_0_0_018_din,
        p_wideStreamOut_0_0_1_0_0_018_full_n,
        p_wideStreamOut_0_0_1_0_0_018_write,
        p_wideStreamOut_0_0_1_0_0_019_din,
        p_wideStreamOut_0_0_1_0_0_019_full_n,
        p_wideStreamOut_0_0_1_0_0_019_write,
        p_wideStreamOut_0_0_1_0_0_020_din,
        p_wideStreamOut_0_0_1_0_0_020_full_n,
        p_wideStreamOut_0_0_1_0_0_020_write,
        p_wideStreamOut_0_0_1_0_0_021_din,
        p_wideStreamOut_0_0_1_0_0_021_full_n,
        p_wideStreamOut_0_0_1_0_0_021_write,
        p_wideStreamOut_0_0_1_0_0_022_din,
        p_wideStreamOut_0_0_1_0_0_022_full_n,
        p_wideStreamOut_0_0_1_0_0_022_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] ssrWideStream4kernelOut_dout;
input   ssrWideStream4kernelOut_empty_n;
output   ssrWideStream4kernelOut_read;
output  [26:0] p_wideStreamOut_0_0_0_0_0_0_din;
input   p_wideStreamOut_0_0_0_0_0_0_full_n;
output   p_wideStreamOut_0_0_0_0_0_0_write;
output  [26:0] p_wideStreamOut_0_0_0_0_0_01_din;
input   p_wideStreamOut_0_0_0_0_0_01_full_n;
output   p_wideStreamOut_0_0_0_0_0_01_write;
output  [26:0] p_wideStreamOut_0_0_0_0_0_02_din;
input   p_wideStreamOut_0_0_0_0_0_02_full_n;
output   p_wideStreamOut_0_0_0_0_0_02_write;
output  [26:0] p_wideStreamOut_0_0_0_0_0_03_din;
input   p_wideStreamOut_0_0_0_0_0_03_full_n;
output   p_wideStreamOut_0_0_0_0_0_03_write;
output  [26:0] p_wideStreamOut_0_0_0_0_0_04_din;
input   p_wideStreamOut_0_0_0_0_0_04_full_n;
output   p_wideStreamOut_0_0_0_0_0_04_write;
output  [26:0] p_wideStreamOut_0_0_0_0_0_05_din;
input   p_wideStreamOut_0_0_0_0_0_05_full_n;
output   p_wideStreamOut_0_0_0_0_0_05_write;
output  [26:0] p_wideStreamOut_0_0_0_0_0_06_din;
input   p_wideStreamOut_0_0_0_0_0_06_full_n;
output   p_wideStreamOut_0_0_0_0_0_06_write;
output  [26:0] p_wideStreamOut_0_0_0_0_0_07_din;
input   p_wideStreamOut_0_0_0_0_0_07_full_n;
output   p_wideStreamOut_0_0_0_0_0_07_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_0_din;
input   p_wideStreamOut_0_0_1_0_0_0_full_n;
output   p_wideStreamOut_0_0_1_0_0_0_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_016_din;
input   p_wideStreamOut_0_0_1_0_0_016_full_n;
output   p_wideStreamOut_0_0_1_0_0_016_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_017_din;
input   p_wideStreamOut_0_0_1_0_0_017_full_n;
output   p_wideStreamOut_0_0_1_0_0_017_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_018_din;
input   p_wideStreamOut_0_0_1_0_0_018_full_n;
output   p_wideStreamOut_0_0_1_0_0_018_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_019_din;
input   p_wideStreamOut_0_0_1_0_0_019_full_n;
output   p_wideStreamOut_0_0_1_0_0_019_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_020_din;
input   p_wideStreamOut_0_0_1_0_0_020_full_n;
output   p_wideStreamOut_0_0_1_0_0_020_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_021_din;
input   p_wideStreamOut_0_0_1_0_0_021_full_n;
output   p_wideStreamOut_0_0_1_0_0_021_write;
output  [26:0] p_wideStreamOut_0_0_1_0_0_022_din;
input   p_wideStreamOut_0_0_1_0_0_022_full_n;
output   p_wideStreamOut_0_0_1_0_0_022_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ssrWideStream4kernelOut_read;
reg p_wideStreamOut_0_0_0_0_0_0_write;
reg p_wideStreamOut_0_0_0_0_0_01_write;
reg p_wideStreamOut_0_0_0_0_0_02_write;
reg p_wideStreamOut_0_0_0_0_0_03_write;
reg p_wideStreamOut_0_0_0_0_0_04_write;
reg p_wideStreamOut_0_0_0_0_0_05_write;
reg p_wideStreamOut_0_0_0_0_0_06_write;
reg p_wideStreamOut_0_0_0_0_0_07_write;
reg p_wideStreamOut_0_0_1_0_0_0_write;
reg p_wideStreamOut_0_0_1_0_0_016_write;
reg p_wideStreamOut_0_0_1_0_0_017_write;
reg p_wideStreamOut_0_0_1_0_0_018_write;
reg p_wideStreamOut_0_0_1_0_0_019_write;
reg p_wideStreamOut_0_0_1_0_0_020_write;
reg p_wideStreamOut_0_0_1_0_0_021_write;
reg p_wideStreamOut_0_0_1_0_0_022_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln113_fu_410_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    io_acc_block_signal_op188;
reg   [0:0] trunc_ln113_reg_1848;
reg   [0:0] trunc_ln113_reg_1848_pp0_iter1_reg;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_11001;
reg    ssrWideStream4kernelOut_blk_n;
wire    ap_block_pp0_stage0;
reg    p_wideStreamOut_0_0_0_0_0_0_blk_n;
reg    p_wideStreamOut_0_0_0_0_0_01_blk_n;
reg    p_wideStreamOut_0_0_0_0_0_02_blk_n;
reg    p_wideStreamOut_0_0_0_0_0_03_blk_n;
reg    p_wideStreamOut_0_0_0_0_0_04_blk_n;
reg    p_wideStreamOut_0_0_0_0_0_05_blk_n;
reg    p_wideStreamOut_0_0_0_0_0_06_blk_n;
reg    p_wideStreamOut_0_0_0_0_0_07_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_0_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_016_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_017_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_018_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_019_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_020_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_021_blk_n;
reg    p_wideStreamOut_0_0_1_0_0_022_blk_n;
reg   [2:0] wideWriteIndex18_reg_267;
reg   [4:0] i17_reg_282;
wire   [0:0] trunc_ln113_fu_296_p1;
wire   [26:0] trunc_ln145_fu_300_p1;
reg   [26:0] trunc_ln145_reg_1852;
reg   [26:0] trunc_ln145_s_reg_1864;
reg   [26:0] trunc_ln145_75_reg_1876;
reg   [26:0] trunc_ln145_76_reg_1888;
reg   [26:0] trunc_ln145_77_reg_1900;
reg   [26:0] trunc_ln145_78_reg_1912;
reg   [26:0] trunc_ln145_79_reg_1924;
reg   [26:0] trunc_ln145_80_reg_1936;
wire   [0:0] icmp_ln117_fu_374_p2;
reg   [0:0] icmp_ln117_reg_1948;
wire   [0:0] icmp_ln117_19_fu_380_p2;
reg   [0:0] icmp_ln117_19_reg_1954;
wire   [0:0] icmp_ln117_20_fu_386_p2;
reg   [0:0] icmp_ln117_20_reg_1961;
wire   [0:0] icmp_ln117_21_fu_392_p2;
reg   [0:0] icmp_ln117_21_reg_1969;
wire   [4:0] i_fu_398_p2;
reg   [4:0] i_reg_1978;
wire   [2:0] wideWriteIndex_fu_404_p2;
reg   [2:0] wideWriteIndex_reg_1983;
reg   [0:0] icmp_ln113_reg_1988;
reg   [0:0] icmp_ln113_reg_1988_pp0_iter1_reg;
wire   [26:0] select_ln117_136_fu_733_p3;
reg   [26:0] select_ln117_136_reg_1992;
wire   [26:0] wideSample_superSample_M_imag_V_0_1_fu_740_p10;
reg   [26:0] wideSample_superSample_M_imag_V_0_1_reg_1997;
wire   [26:0] wideSample_superSample_M_real_V_1_2_fu_914_p10;
reg   [26:0] wideSample_superSample_M_real_V_1_2_reg_2002;
wire   [26:0] wideSample_superSample_M_imag_V_1_2_fu_1060_p10;
reg   [26:0] wideSample_superSample_M_imag_V_1_2_reg_2007;
wire   [26:0] wideSample_superSample_M_real_V_2_3_fu_1212_p10;
reg   [26:0] wideSample_superSample_M_real_V_2_3_reg_2012;
wire   [26:0] wideSample_superSample_M_imag_V_2_3_fu_1336_p10;
reg   [26:0] wideSample_superSample_M_imag_V_2_3_reg_2017;
wire   [26:0] wideSample_superSample_M_real_V_3_4_fu_1466_p10;
reg   [26:0] wideSample_superSample_M_real_V_3_4_reg_2022;
wire   [26:0] wideSample_superSample_M_real_V_4_4_fu_1487_p10;
reg   [26:0] wideSample_superSample_M_real_V_4_4_reg_2027;
wire   [26:0] wideSample_superSample_M_real_V_5_4_fu_1508_p10;
reg   [26:0] wideSample_superSample_M_real_V_5_4_reg_2032;
wire   [26:0] wideSample_superSample_M_real_V_6_4_fu_1529_p10;
reg   [26:0] wideSample_superSample_M_real_V_6_4_reg_2037;
wire   [26:0] wideSample_superSample_M_real_V_7_4_fu_1550_p10;
reg   [26:0] wideSample_superSample_M_real_V_7_4_reg_2042;
wire   [26:0] wideSample_superSample_M_imag_V_3_4_fu_1568_p10;
reg   [26:0] wideSample_superSample_M_imag_V_3_4_reg_2047;
wire   [26:0] wideSample_superSample_M_imag_V_4_4_fu_1589_p10;
reg   [26:0] wideSample_superSample_M_imag_V_4_4_reg_2052;
wire   [26:0] wideSample_superSample_M_imag_V_5_4_fu_1610_p10;
reg   [26:0] wideSample_superSample_M_imag_V_5_4_reg_2057;
wire   [26:0] wideSample_superSample_M_imag_V_6_4_fu_1631_p10;
reg   [26:0] wideSample_superSample_M_imag_V_6_4_reg_2062;
wire   [26:0] wideSample_superSample_M_imag_V_7_4_fu_1652_p10;
reg   [26:0] wideSample_superSample_M_imag_V_7_4_reg_2067;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] ap_phi_mux_wideWriteIndex18_phi_fu_271_p6;
reg   [4:0] ap_phi_mux_i17_phi_fu_286_p6;
reg   [26:0] wideSample_superSample_M_imag_V_7_01_fu_130;
reg   [26:0] wideSample_superSample_M_imag_V_6_02_fu_134;
reg   [26:0] wideSample_superSample_M_imag_V_5_03_fu_138;
reg   [26:0] wideSample_superSample_M_imag_V_4_04_fu_142;
reg   [26:0] wideSample_superSample_M_imag_V_3_05_fu_146;
reg   [26:0] wideSample_superSample_M_imag_V_2_06_fu_150;
reg   [26:0] wideSample_superSample_M_imag_V_1_07_fu_154;
reg   [26:0] wideSample_superSample_M_imag_V_0_04168_fu_158;
reg   [26:0] wideSample_superSample_M_real_V_7_09_fu_162;
reg   [26:0] wideSample_superSample_M_real_V_6_010_fu_166;
reg   [26:0] wideSample_superSample_M_real_V_5_011_fu_170;
reg   [26:0] wideSample_superSample_M_real_V_4_012_fu_174;
reg   [26:0] wideSample_superSample_M_real_V_3_013_fu_178;
reg   [26:0] wideSample_superSample_M_real_V_2_014_fu_182;
reg   [26:0] wideSample_superSample_M_real_V_1_015_fu_186;
reg   [26:0] wideSample_superSample_M_real_V_0_041516_fu_190;
reg    ap_block_pp0_stage0_01001;
wire   [26:0] select_ln117_fu_464_p3;
wire   [26:0] select_ln117_103_fu_470_p3;
wire   [26:0] select_ln117_104_fu_477_p3;
wire   [0:0] icmp_ln117_22_fu_491_p2;
wire   [26:0] select_ln117_105_fu_484_p3;
wire   [0:0] icmp_ln117_23_fu_505_p2;
wire   [26:0] select_ln117_106_fu_497_p3;
wire   [0:0] icmp_ln117_24_fu_519_p2;
wire   [26:0] select_ln117_107_fu_511_p3;
wire   [26:0] select_ln117_109_fu_533_p3;
wire   [26:0] select_ln117_110_fu_539_p3;
wire   [26:0] select_ln117_111_fu_546_p3;
wire   [26:0] select_ln117_112_fu_553_p3;
wire   [26:0] select_ln117_113_fu_560_p3;
wire   [26:0] select_ln117_114_fu_568_p3;
wire   [26:0] select_ln117_116_fu_584_p3;
wire   [26:0] select_ln117_117_fu_590_p3;
wire   [26:0] select_ln117_118_fu_597_p3;
wire   [26:0] select_ln117_119_fu_604_p3;
wire   [26:0] select_ln117_120_fu_612_p3;
wire   [26:0] select_ln117_122_fu_628_p3;
wire   [26:0] select_ln117_123_fu_634_p3;
wire   [26:0] select_ln117_124_fu_641_p3;
wire   [26:0] select_ln117_125_fu_649_p3;
wire   [26:0] select_ln117_127_fu_665_p3;
wire   [26:0] select_ln117_128_fu_671_p3;
wire   [26:0] select_ln117_129_fu_679_p3;
wire   [26:0] select_ln117_131_fu_695_p3;
wire   [26:0] select_ln117_132_fu_702_p3;
wire   [26:0] select_ln117_134_fu_718_p3;
wire   [26:0] select_ln117_135_fu_725_p3;
wire   [2:0] add_ln117_fu_908_p2;
wire   [26:0] select_ln117_133_fu_710_p3;
wire   [26:0] select_ln117_130_fu_687_p3;
wire   [26:0] select_ln117_126_fu_657_p3;
wire   [26:0] select_ln117_121_fu_620_p3;
wire   [26:0] select_ln117_115_fu_576_p3;
wire   [26:0] select_ln117_108_fu_525_p3;
wire   [26:0] wideSample_superSample_M_imag_V_1_1_fu_761_p10;
wire   [26:0] wideSample_superSample_M_imag_V_2_1_fu_782_p10;
wire   [26:0] wideSample_superSample_M_imag_V_3_1_fu_803_p10;
wire   [26:0] wideSample_superSample_M_imag_V_4_1_fu_824_p10;
wire   [26:0] wideSample_superSample_M_imag_V_5_1_fu_845_p10;
wire   [26:0] wideSample_superSample_M_imag_V_6_1_fu_866_p10;
wire   [26:0] wideSample_superSample_M_imag_V_7_1_fu_887_p10;
wire   [26:0] wideSample_superSample_M_real_V_2_2_fu_935_p10;
wire   [2:0] add_ln117_7_fu_1206_p2;
wire   [26:0] wideSample_superSample_M_real_V_3_2_fu_956_p10;
wire   [26:0] wideSample_superSample_M_real_V_4_2_fu_977_p10;
wire   [26:0] wideSample_superSample_M_real_V_5_2_fu_998_p10;
wire   [26:0] wideSample_superSample_M_real_V_6_2_fu_1019_p10;
wire   [26:0] wideSample_superSample_M_real_V_7_2_fu_1040_p10;
wire   [26:0] wideSample_superSample_M_imag_V_2_2_fu_1081_p10;
wire   [26:0] wideSample_superSample_M_imag_V_3_2_fu_1102_p10;
wire   [26:0] wideSample_superSample_M_imag_V_4_2_fu_1123_p10;
wire   [26:0] wideSample_superSample_M_imag_V_5_2_fu_1144_p10;
wire   [26:0] wideSample_superSample_M_imag_V_6_2_fu_1165_p10;
wire   [26:0] wideSample_superSample_M_imag_V_7_2_fu_1186_p10;
wire   [26:0] wideSample_superSample_M_real_V_3_3_fu_1233_p10;
wire   [2:0] add_ln117_8_fu_1460_p2;
wire   [26:0] wideSample_superSample_M_real_V_4_3_fu_1254_p10;
wire   [26:0] wideSample_superSample_M_real_V_5_3_fu_1275_p10;
wire   [26:0] wideSample_superSample_M_real_V_6_3_fu_1296_p10;
wire   [26:0] wideSample_superSample_M_real_V_7_3_fu_1317_p10;
wire   [26:0] wideSample_superSample_M_imag_V_3_3_fu_1357_p10;
wire   [26:0] wideSample_superSample_M_imag_V_4_3_fu_1378_p10;
wire   [26:0] wideSample_superSample_M_imag_V_5_3_fu_1399_p10;
wire   [26:0] wideSample_superSample_M_imag_V_6_3_fu_1420_p10;
wire   [26:0] wideSample_superSample_M_imag_V_7_3_fu_1441_p10;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_int_blocking_cur_n;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_242;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U605(
    .din0(trunc_ln145_s_reg_1864),
    .din1(wideSample_superSample_M_imag_V_0_04168_fu_158),
    .din2(wideSample_superSample_M_imag_V_0_04168_fu_158),
    .din3(wideSample_superSample_M_imag_V_0_04168_fu_158),
    .din4(wideSample_superSample_M_imag_V_0_04168_fu_158),
    .din5(wideSample_superSample_M_imag_V_0_04168_fu_158),
    .din6(wideSample_superSample_M_imag_V_0_04168_fu_158),
    .din7(wideSample_superSample_M_imag_V_0_04168_fu_158),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_0_1_fu_740_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U606(
    .din0(wideSample_superSample_M_imag_V_1_07_fu_154),
    .din1(trunc_ln145_s_reg_1864),
    .din2(wideSample_superSample_M_imag_V_1_07_fu_154),
    .din3(wideSample_superSample_M_imag_V_1_07_fu_154),
    .din4(wideSample_superSample_M_imag_V_1_07_fu_154),
    .din5(wideSample_superSample_M_imag_V_1_07_fu_154),
    .din6(wideSample_superSample_M_imag_V_1_07_fu_154),
    .din7(wideSample_superSample_M_imag_V_1_07_fu_154),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_1_1_fu_761_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U607(
    .din0(wideSample_superSample_M_imag_V_2_06_fu_150),
    .din1(wideSample_superSample_M_imag_V_2_06_fu_150),
    .din2(trunc_ln145_s_reg_1864),
    .din3(wideSample_superSample_M_imag_V_2_06_fu_150),
    .din4(wideSample_superSample_M_imag_V_2_06_fu_150),
    .din5(wideSample_superSample_M_imag_V_2_06_fu_150),
    .din6(wideSample_superSample_M_imag_V_2_06_fu_150),
    .din7(wideSample_superSample_M_imag_V_2_06_fu_150),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_2_1_fu_782_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U608(
    .din0(wideSample_superSample_M_imag_V_3_05_fu_146),
    .din1(wideSample_superSample_M_imag_V_3_05_fu_146),
    .din2(wideSample_superSample_M_imag_V_3_05_fu_146),
    .din3(trunc_ln145_s_reg_1864),
    .din4(wideSample_superSample_M_imag_V_3_05_fu_146),
    .din5(wideSample_superSample_M_imag_V_3_05_fu_146),
    .din6(wideSample_superSample_M_imag_V_3_05_fu_146),
    .din7(wideSample_superSample_M_imag_V_3_05_fu_146),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_3_1_fu_803_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U609(
    .din0(wideSample_superSample_M_imag_V_4_04_fu_142),
    .din1(wideSample_superSample_M_imag_V_4_04_fu_142),
    .din2(wideSample_superSample_M_imag_V_4_04_fu_142),
    .din3(wideSample_superSample_M_imag_V_4_04_fu_142),
    .din4(trunc_ln145_s_reg_1864),
    .din5(wideSample_superSample_M_imag_V_4_04_fu_142),
    .din6(wideSample_superSample_M_imag_V_4_04_fu_142),
    .din7(wideSample_superSample_M_imag_V_4_04_fu_142),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_4_1_fu_824_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U610(
    .din0(wideSample_superSample_M_imag_V_5_03_fu_138),
    .din1(wideSample_superSample_M_imag_V_5_03_fu_138),
    .din2(wideSample_superSample_M_imag_V_5_03_fu_138),
    .din3(wideSample_superSample_M_imag_V_5_03_fu_138),
    .din4(wideSample_superSample_M_imag_V_5_03_fu_138),
    .din5(trunc_ln145_s_reg_1864),
    .din6(wideSample_superSample_M_imag_V_5_03_fu_138),
    .din7(wideSample_superSample_M_imag_V_5_03_fu_138),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_5_1_fu_845_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U611(
    .din0(wideSample_superSample_M_imag_V_6_02_fu_134),
    .din1(wideSample_superSample_M_imag_V_6_02_fu_134),
    .din2(wideSample_superSample_M_imag_V_6_02_fu_134),
    .din3(wideSample_superSample_M_imag_V_6_02_fu_134),
    .din4(wideSample_superSample_M_imag_V_6_02_fu_134),
    .din5(wideSample_superSample_M_imag_V_6_02_fu_134),
    .din6(trunc_ln145_s_reg_1864),
    .din7(wideSample_superSample_M_imag_V_6_02_fu_134),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_6_1_fu_866_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U612(
    .din0(wideSample_superSample_M_imag_V_7_01_fu_130),
    .din1(wideSample_superSample_M_imag_V_7_01_fu_130),
    .din2(wideSample_superSample_M_imag_V_7_01_fu_130),
    .din3(wideSample_superSample_M_imag_V_7_01_fu_130),
    .din4(wideSample_superSample_M_imag_V_7_01_fu_130),
    .din5(wideSample_superSample_M_imag_V_7_01_fu_130),
    .din6(wideSample_superSample_M_imag_V_7_01_fu_130),
    .din7(trunc_ln145_s_reg_1864),
    .din8(wideWriteIndex18_reg_267),
    .dout(wideSample_superSample_M_imag_V_7_1_fu_887_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U613(
    .din0(select_ln117_135_fu_725_p3),
    .din1(trunc_ln145_75_reg_1876),
    .din2(select_ln117_135_fu_725_p3),
    .din3(select_ln117_135_fu_725_p3),
    .din4(select_ln117_135_fu_725_p3),
    .din5(select_ln117_135_fu_725_p3),
    .din6(select_ln117_135_fu_725_p3),
    .din7(select_ln117_135_fu_725_p3),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_real_V_1_2_fu_914_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U614(
    .din0(select_ln117_133_fu_710_p3),
    .din1(select_ln117_133_fu_710_p3),
    .din2(trunc_ln145_75_reg_1876),
    .din3(select_ln117_133_fu_710_p3),
    .din4(select_ln117_133_fu_710_p3),
    .din5(select_ln117_133_fu_710_p3),
    .din6(select_ln117_133_fu_710_p3),
    .din7(select_ln117_133_fu_710_p3),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_real_V_2_2_fu_935_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U615(
    .din0(select_ln117_130_fu_687_p3),
    .din1(select_ln117_130_fu_687_p3),
    .din2(select_ln117_130_fu_687_p3),
    .din3(trunc_ln145_75_reg_1876),
    .din4(select_ln117_130_fu_687_p3),
    .din5(select_ln117_130_fu_687_p3),
    .din6(select_ln117_130_fu_687_p3),
    .din7(select_ln117_130_fu_687_p3),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_real_V_3_2_fu_956_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U616(
    .din0(select_ln117_126_fu_657_p3),
    .din1(select_ln117_126_fu_657_p3),
    .din2(select_ln117_126_fu_657_p3),
    .din3(select_ln117_126_fu_657_p3),
    .din4(trunc_ln145_75_reg_1876),
    .din5(select_ln117_126_fu_657_p3),
    .din6(select_ln117_126_fu_657_p3),
    .din7(select_ln117_126_fu_657_p3),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_real_V_4_2_fu_977_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U617(
    .din0(select_ln117_121_fu_620_p3),
    .din1(select_ln117_121_fu_620_p3),
    .din2(select_ln117_121_fu_620_p3),
    .din3(select_ln117_121_fu_620_p3),
    .din4(select_ln117_121_fu_620_p3),
    .din5(trunc_ln145_75_reg_1876),
    .din6(select_ln117_121_fu_620_p3),
    .din7(select_ln117_121_fu_620_p3),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_real_V_5_2_fu_998_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U618(
    .din0(select_ln117_115_fu_576_p3),
    .din1(select_ln117_115_fu_576_p3),
    .din2(select_ln117_115_fu_576_p3),
    .din3(select_ln117_115_fu_576_p3),
    .din4(select_ln117_115_fu_576_p3),
    .din5(select_ln117_115_fu_576_p3),
    .din6(trunc_ln145_75_reg_1876),
    .din7(select_ln117_115_fu_576_p3),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_real_V_6_2_fu_1019_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U619(
    .din0(trunc_ln145_75_reg_1876),
    .din1(select_ln117_108_fu_525_p3),
    .din2(select_ln117_108_fu_525_p3),
    .din3(select_ln117_108_fu_525_p3),
    .din4(select_ln117_108_fu_525_p3),
    .din5(select_ln117_108_fu_525_p3),
    .din6(select_ln117_108_fu_525_p3),
    .din7(trunc_ln145_75_reg_1876),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_real_V_7_2_fu_1040_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U620(
    .din0(wideSample_superSample_M_imag_V_1_1_fu_761_p10),
    .din1(trunc_ln145_76_reg_1888),
    .din2(wideSample_superSample_M_imag_V_1_1_fu_761_p10),
    .din3(wideSample_superSample_M_imag_V_1_1_fu_761_p10),
    .din4(wideSample_superSample_M_imag_V_1_1_fu_761_p10),
    .din5(wideSample_superSample_M_imag_V_1_1_fu_761_p10),
    .din6(wideSample_superSample_M_imag_V_1_1_fu_761_p10),
    .din7(wideSample_superSample_M_imag_V_1_1_fu_761_p10),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_imag_V_1_2_fu_1060_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U621(
    .din0(wideSample_superSample_M_imag_V_2_1_fu_782_p10),
    .din1(wideSample_superSample_M_imag_V_2_1_fu_782_p10),
    .din2(trunc_ln145_76_reg_1888),
    .din3(wideSample_superSample_M_imag_V_2_1_fu_782_p10),
    .din4(wideSample_superSample_M_imag_V_2_1_fu_782_p10),
    .din5(wideSample_superSample_M_imag_V_2_1_fu_782_p10),
    .din6(wideSample_superSample_M_imag_V_2_1_fu_782_p10),
    .din7(wideSample_superSample_M_imag_V_2_1_fu_782_p10),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_imag_V_2_2_fu_1081_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U622(
    .din0(wideSample_superSample_M_imag_V_3_1_fu_803_p10),
    .din1(wideSample_superSample_M_imag_V_3_1_fu_803_p10),
    .din2(wideSample_superSample_M_imag_V_3_1_fu_803_p10),
    .din3(trunc_ln145_76_reg_1888),
    .din4(wideSample_superSample_M_imag_V_3_1_fu_803_p10),
    .din5(wideSample_superSample_M_imag_V_3_1_fu_803_p10),
    .din6(wideSample_superSample_M_imag_V_3_1_fu_803_p10),
    .din7(wideSample_superSample_M_imag_V_3_1_fu_803_p10),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_imag_V_3_2_fu_1102_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U623(
    .din0(wideSample_superSample_M_imag_V_4_1_fu_824_p10),
    .din1(wideSample_superSample_M_imag_V_4_1_fu_824_p10),
    .din2(wideSample_superSample_M_imag_V_4_1_fu_824_p10),
    .din3(wideSample_superSample_M_imag_V_4_1_fu_824_p10),
    .din4(trunc_ln145_76_reg_1888),
    .din5(wideSample_superSample_M_imag_V_4_1_fu_824_p10),
    .din6(wideSample_superSample_M_imag_V_4_1_fu_824_p10),
    .din7(wideSample_superSample_M_imag_V_4_1_fu_824_p10),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_imag_V_4_2_fu_1123_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U624(
    .din0(wideSample_superSample_M_imag_V_5_1_fu_845_p10),
    .din1(wideSample_superSample_M_imag_V_5_1_fu_845_p10),
    .din2(wideSample_superSample_M_imag_V_5_1_fu_845_p10),
    .din3(wideSample_superSample_M_imag_V_5_1_fu_845_p10),
    .din4(wideSample_superSample_M_imag_V_5_1_fu_845_p10),
    .din5(trunc_ln145_76_reg_1888),
    .din6(wideSample_superSample_M_imag_V_5_1_fu_845_p10),
    .din7(wideSample_superSample_M_imag_V_5_1_fu_845_p10),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_imag_V_5_2_fu_1144_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U625(
    .din0(wideSample_superSample_M_imag_V_6_1_fu_866_p10),
    .din1(wideSample_superSample_M_imag_V_6_1_fu_866_p10),
    .din2(wideSample_superSample_M_imag_V_6_1_fu_866_p10),
    .din3(wideSample_superSample_M_imag_V_6_1_fu_866_p10),
    .din4(wideSample_superSample_M_imag_V_6_1_fu_866_p10),
    .din5(wideSample_superSample_M_imag_V_6_1_fu_866_p10),
    .din6(trunc_ln145_76_reg_1888),
    .din7(wideSample_superSample_M_imag_V_6_1_fu_866_p10),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_imag_V_6_2_fu_1165_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U626(
    .din0(trunc_ln145_76_reg_1888),
    .din1(wideSample_superSample_M_imag_V_7_1_fu_887_p10),
    .din2(wideSample_superSample_M_imag_V_7_1_fu_887_p10),
    .din3(wideSample_superSample_M_imag_V_7_1_fu_887_p10),
    .din4(wideSample_superSample_M_imag_V_7_1_fu_887_p10),
    .din5(wideSample_superSample_M_imag_V_7_1_fu_887_p10),
    .din6(wideSample_superSample_M_imag_V_7_1_fu_887_p10),
    .din7(trunc_ln145_76_reg_1888),
    .din8(add_ln117_fu_908_p2),
    .dout(wideSample_superSample_M_imag_V_7_2_fu_1186_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U627(
    .din0(wideSample_superSample_M_real_V_2_2_fu_935_p10),
    .din1(wideSample_superSample_M_real_V_2_2_fu_935_p10),
    .din2(trunc_ln145_77_reg_1900),
    .din3(wideSample_superSample_M_real_V_2_2_fu_935_p10),
    .din4(wideSample_superSample_M_real_V_2_2_fu_935_p10),
    .din5(wideSample_superSample_M_real_V_2_2_fu_935_p10),
    .din6(wideSample_superSample_M_real_V_2_2_fu_935_p10),
    .din7(wideSample_superSample_M_real_V_2_2_fu_935_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_real_V_2_3_fu_1212_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U628(
    .din0(wideSample_superSample_M_real_V_3_2_fu_956_p10),
    .din1(wideSample_superSample_M_real_V_3_2_fu_956_p10),
    .din2(wideSample_superSample_M_real_V_3_2_fu_956_p10),
    .din3(trunc_ln145_77_reg_1900),
    .din4(wideSample_superSample_M_real_V_3_2_fu_956_p10),
    .din5(wideSample_superSample_M_real_V_3_2_fu_956_p10),
    .din6(wideSample_superSample_M_real_V_3_2_fu_956_p10),
    .din7(wideSample_superSample_M_real_V_3_2_fu_956_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_real_V_3_3_fu_1233_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U629(
    .din0(wideSample_superSample_M_real_V_4_2_fu_977_p10),
    .din1(wideSample_superSample_M_real_V_4_2_fu_977_p10),
    .din2(wideSample_superSample_M_real_V_4_2_fu_977_p10),
    .din3(wideSample_superSample_M_real_V_4_2_fu_977_p10),
    .din4(trunc_ln145_77_reg_1900),
    .din5(wideSample_superSample_M_real_V_4_2_fu_977_p10),
    .din6(wideSample_superSample_M_real_V_4_2_fu_977_p10),
    .din7(wideSample_superSample_M_real_V_4_2_fu_977_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_real_V_4_3_fu_1254_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U630(
    .din0(wideSample_superSample_M_real_V_5_2_fu_998_p10),
    .din1(wideSample_superSample_M_real_V_5_2_fu_998_p10),
    .din2(wideSample_superSample_M_real_V_5_2_fu_998_p10),
    .din3(wideSample_superSample_M_real_V_5_2_fu_998_p10),
    .din4(wideSample_superSample_M_real_V_5_2_fu_998_p10),
    .din5(trunc_ln145_77_reg_1900),
    .din6(wideSample_superSample_M_real_V_5_2_fu_998_p10),
    .din7(wideSample_superSample_M_real_V_5_2_fu_998_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_real_V_5_3_fu_1275_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U631(
    .din0(wideSample_superSample_M_real_V_6_2_fu_1019_p10),
    .din1(wideSample_superSample_M_real_V_6_2_fu_1019_p10),
    .din2(wideSample_superSample_M_real_V_6_2_fu_1019_p10),
    .din3(wideSample_superSample_M_real_V_6_2_fu_1019_p10),
    .din4(wideSample_superSample_M_real_V_6_2_fu_1019_p10),
    .din5(wideSample_superSample_M_real_V_6_2_fu_1019_p10),
    .din6(trunc_ln145_77_reg_1900),
    .din7(wideSample_superSample_M_real_V_6_2_fu_1019_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_real_V_6_3_fu_1296_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U632(
    .din0(trunc_ln145_77_reg_1900),
    .din1(trunc_ln145_77_reg_1900),
    .din2(wideSample_superSample_M_real_V_7_2_fu_1040_p10),
    .din3(wideSample_superSample_M_real_V_7_2_fu_1040_p10),
    .din4(wideSample_superSample_M_real_V_7_2_fu_1040_p10),
    .din5(wideSample_superSample_M_real_V_7_2_fu_1040_p10),
    .din6(wideSample_superSample_M_real_V_7_2_fu_1040_p10),
    .din7(trunc_ln145_77_reg_1900),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_real_V_7_3_fu_1317_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U633(
    .din0(wideSample_superSample_M_imag_V_2_2_fu_1081_p10),
    .din1(wideSample_superSample_M_imag_V_2_2_fu_1081_p10),
    .din2(trunc_ln145_78_reg_1912),
    .din3(wideSample_superSample_M_imag_V_2_2_fu_1081_p10),
    .din4(wideSample_superSample_M_imag_V_2_2_fu_1081_p10),
    .din5(wideSample_superSample_M_imag_V_2_2_fu_1081_p10),
    .din6(wideSample_superSample_M_imag_V_2_2_fu_1081_p10),
    .din7(wideSample_superSample_M_imag_V_2_2_fu_1081_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_imag_V_2_3_fu_1336_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U634(
    .din0(wideSample_superSample_M_imag_V_3_2_fu_1102_p10),
    .din1(wideSample_superSample_M_imag_V_3_2_fu_1102_p10),
    .din2(wideSample_superSample_M_imag_V_3_2_fu_1102_p10),
    .din3(trunc_ln145_78_reg_1912),
    .din4(wideSample_superSample_M_imag_V_3_2_fu_1102_p10),
    .din5(wideSample_superSample_M_imag_V_3_2_fu_1102_p10),
    .din6(wideSample_superSample_M_imag_V_3_2_fu_1102_p10),
    .din7(wideSample_superSample_M_imag_V_3_2_fu_1102_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_imag_V_3_3_fu_1357_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U635(
    .din0(wideSample_superSample_M_imag_V_4_2_fu_1123_p10),
    .din1(wideSample_superSample_M_imag_V_4_2_fu_1123_p10),
    .din2(wideSample_superSample_M_imag_V_4_2_fu_1123_p10),
    .din3(wideSample_superSample_M_imag_V_4_2_fu_1123_p10),
    .din4(trunc_ln145_78_reg_1912),
    .din5(wideSample_superSample_M_imag_V_4_2_fu_1123_p10),
    .din6(wideSample_superSample_M_imag_V_4_2_fu_1123_p10),
    .din7(wideSample_superSample_M_imag_V_4_2_fu_1123_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_imag_V_4_3_fu_1378_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U636(
    .din0(wideSample_superSample_M_imag_V_5_2_fu_1144_p10),
    .din1(wideSample_superSample_M_imag_V_5_2_fu_1144_p10),
    .din2(wideSample_superSample_M_imag_V_5_2_fu_1144_p10),
    .din3(wideSample_superSample_M_imag_V_5_2_fu_1144_p10),
    .din4(wideSample_superSample_M_imag_V_5_2_fu_1144_p10),
    .din5(trunc_ln145_78_reg_1912),
    .din6(wideSample_superSample_M_imag_V_5_2_fu_1144_p10),
    .din7(wideSample_superSample_M_imag_V_5_2_fu_1144_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_imag_V_5_3_fu_1399_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U637(
    .din0(wideSample_superSample_M_imag_V_6_2_fu_1165_p10),
    .din1(wideSample_superSample_M_imag_V_6_2_fu_1165_p10),
    .din2(wideSample_superSample_M_imag_V_6_2_fu_1165_p10),
    .din3(wideSample_superSample_M_imag_V_6_2_fu_1165_p10),
    .din4(wideSample_superSample_M_imag_V_6_2_fu_1165_p10),
    .din5(wideSample_superSample_M_imag_V_6_2_fu_1165_p10),
    .din6(trunc_ln145_78_reg_1912),
    .din7(wideSample_superSample_M_imag_V_6_2_fu_1165_p10),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_imag_V_6_3_fu_1420_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U638(
    .din0(trunc_ln145_78_reg_1912),
    .din1(trunc_ln145_78_reg_1912),
    .din2(wideSample_superSample_M_imag_V_7_2_fu_1186_p10),
    .din3(wideSample_superSample_M_imag_V_7_2_fu_1186_p10),
    .din4(wideSample_superSample_M_imag_V_7_2_fu_1186_p10),
    .din5(wideSample_superSample_M_imag_V_7_2_fu_1186_p10),
    .din6(wideSample_superSample_M_imag_V_7_2_fu_1186_p10),
    .din7(trunc_ln145_78_reg_1912),
    .din8(add_ln117_7_fu_1206_p2),
    .dout(wideSample_superSample_M_imag_V_7_3_fu_1441_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U639(
    .din0(wideSample_superSample_M_real_V_3_3_fu_1233_p10),
    .din1(wideSample_superSample_M_real_V_3_3_fu_1233_p10),
    .din2(wideSample_superSample_M_real_V_3_3_fu_1233_p10),
    .din3(trunc_ln145_79_reg_1924),
    .din4(wideSample_superSample_M_real_V_3_3_fu_1233_p10),
    .din5(wideSample_superSample_M_real_V_3_3_fu_1233_p10),
    .din6(wideSample_superSample_M_real_V_3_3_fu_1233_p10),
    .din7(wideSample_superSample_M_real_V_3_3_fu_1233_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_real_V_3_4_fu_1466_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U640(
    .din0(wideSample_superSample_M_real_V_4_3_fu_1254_p10),
    .din1(wideSample_superSample_M_real_V_4_3_fu_1254_p10),
    .din2(wideSample_superSample_M_real_V_4_3_fu_1254_p10),
    .din3(wideSample_superSample_M_real_V_4_3_fu_1254_p10),
    .din4(trunc_ln145_79_reg_1924),
    .din5(wideSample_superSample_M_real_V_4_3_fu_1254_p10),
    .din6(wideSample_superSample_M_real_V_4_3_fu_1254_p10),
    .din7(wideSample_superSample_M_real_V_4_3_fu_1254_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_real_V_4_4_fu_1487_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U641(
    .din0(wideSample_superSample_M_real_V_5_3_fu_1275_p10),
    .din1(wideSample_superSample_M_real_V_5_3_fu_1275_p10),
    .din2(wideSample_superSample_M_real_V_5_3_fu_1275_p10),
    .din3(wideSample_superSample_M_real_V_5_3_fu_1275_p10),
    .din4(wideSample_superSample_M_real_V_5_3_fu_1275_p10),
    .din5(trunc_ln145_79_reg_1924),
    .din6(wideSample_superSample_M_real_V_5_3_fu_1275_p10),
    .din7(wideSample_superSample_M_real_V_5_3_fu_1275_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_real_V_5_4_fu_1508_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U642(
    .din0(wideSample_superSample_M_real_V_6_3_fu_1296_p10),
    .din1(wideSample_superSample_M_real_V_6_3_fu_1296_p10),
    .din2(wideSample_superSample_M_real_V_6_3_fu_1296_p10),
    .din3(wideSample_superSample_M_real_V_6_3_fu_1296_p10),
    .din4(wideSample_superSample_M_real_V_6_3_fu_1296_p10),
    .din5(wideSample_superSample_M_real_V_6_3_fu_1296_p10),
    .din6(trunc_ln145_79_reg_1924),
    .din7(wideSample_superSample_M_real_V_6_3_fu_1296_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_real_V_6_4_fu_1529_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U643(
    .din0(trunc_ln145_79_reg_1924),
    .din1(trunc_ln145_79_reg_1924),
    .din2(trunc_ln145_79_reg_1924),
    .din3(wideSample_superSample_M_real_V_7_3_fu_1317_p10),
    .din4(wideSample_superSample_M_real_V_7_3_fu_1317_p10),
    .din5(wideSample_superSample_M_real_V_7_3_fu_1317_p10),
    .din6(wideSample_superSample_M_real_V_7_3_fu_1317_p10),
    .din7(trunc_ln145_79_reg_1924),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_real_V_7_4_fu_1550_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U644(
    .din0(wideSample_superSample_M_imag_V_3_3_fu_1357_p10),
    .din1(wideSample_superSample_M_imag_V_3_3_fu_1357_p10),
    .din2(wideSample_superSample_M_imag_V_3_3_fu_1357_p10),
    .din3(trunc_ln145_80_reg_1936),
    .din4(wideSample_superSample_M_imag_V_3_3_fu_1357_p10),
    .din5(wideSample_superSample_M_imag_V_3_3_fu_1357_p10),
    .din6(wideSample_superSample_M_imag_V_3_3_fu_1357_p10),
    .din7(wideSample_superSample_M_imag_V_3_3_fu_1357_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_imag_V_3_4_fu_1568_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U645(
    .din0(wideSample_superSample_M_imag_V_4_3_fu_1378_p10),
    .din1(wideSample_superSample_M_imag_V_4_3_fu_1378_p10),
    .din2(wideSample_superSample_M_imag_V_4_3_fu_1378_p10),
    .din3(wideSample_superSample_M_imag_V_4_3_fu_1378_p10),
    .din4(trunc_ln145_80_reg_1936),
    .din5(wideSample_superSample_M_imag_V_4_3_fu_1378_p10),
    .din6(wideSample_superSample_M_imag_V_4_3_fu_1378_p10),
    .din7(wideSample_superSample_M_imag_V_4_3_fu_1378_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_imag_V_4_4_fu_1589_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U646(
    .din0(wideSample_superSample_M_imag_V_5_3_fu_1399_p10),
    .din1(wideSample_superSample_M_imag_V_5_3_fu_1399_p10),
    .din2(wideSample_superSample_M_imag_V_5_3_fu_1399_p10),
    .din3(wideSample_superSample_M_imag_V_5_3_fu_1399_p10),
    .din4(wideSample_superSample_M_imag_V_5_3_fu_1399_p10),
    .din5(trunc_ln145_80_reg_1936),
    .din6(wideSample_superSample_M_imag_V_5_3_fu_1399_p10),
    .din7(wideSample_superSample_M_imag_V_5_3_fu_1399_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_imag_V_5_4_fu_1610_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U647(
    .din0(wideSample_superSample_M_imag_V_6_3_fu_1420_p10),
    .din1(wideSample_superSample_M_imag_V_6_3_fu_1420_p10),
    .din2(wideSample_superSample_M_imag_V_6_3_fu_1420_p10),
    .din3(wideSample_superSample_M_imag_V_6_3_fu_1420_p10),
    .din4(wideSample_superSample_M_imag_V_6_3_fu_1420_p10),
    .din5(wideSample_superSample_M_imag_V_6_3_fu_1420_p10),
    .din6(trunc_ln145_80_reg_1936),
    .din7(wideSample_superSample_M_imag_V_6_3_fu_1420_p10),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_imag_V_6_4_fu_1631_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U648(
    .din0(trunc_ln145_80_reg_1936),
    .din1(trunc_ln145_80_reg_1936),
    .din2(trunc_ln145_80_reg_1936),
    .din3(wideSample_superSample_M_imag_V_7_3_fu_1441_p10),
    .din4(wideSample_superSample_M_imag_V_7_3_fu_1441_p10),
    .din5(wideSample_superSample_M_imag_V_7_3_fu_1441_p10),
    .din6(wideSample_superSample_M_imag_V_7_3_fu_1441_p10),
    .din7(trunc_ln145_80_reg_1936),
    .din8(add_ln117_8_fu_1460_p2),
    .dout(wideSample_superSample_M_imag_V_7_4_fu_1652_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln113_reg_1988_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln113_reg_1988 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i17_reg_282 <= i_reg_1978;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln113_reg_1988 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        i17_reg_282 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln113_reg_1988 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wideWriteIndex18_reg_267 <= wideWriteIndex_reg_1983;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln113_reg_1988 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        wideWriteIndex18_reg_267 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_1978 <= i_fu_398_p2;
        wideWriteIndex_reg_1983 <= wideWriteIndex_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln113_reg_1988 <= icmp_ln113_fu_410_p2;
        icmp_ln113_reg_1988_pp0_iter1_reg <= icmp_ln113_reg_1988;
        icmp_ln117_19_reg_1954 <= icmp_ln117_19_fu_380_p2;
        icmp_ln117_20_reg_1961 <= icmp_ln117_20_fu_386_p2;
        icmp_ln117_21_reg_1969 <= icmp_ln117_21_fu_392_p2;
        icmp_ln117_reg_1948 <= icmp_ln117_fu_374_p2;
        select_ln117_136_reg_1992 <= select_ln117_136_fu_733_p3;
        trunc_ln113_reg_1848 <= trunc_ln113_fu_296_p1;
        trunc_ln113_reg_1848_pp0_iter1_reg <= trunc_ln113_reg_1848;
        trunc_ln145_75_reg_1876 <= {{ssrWideStream4kernelOut_dout[90:64]}};
        trunc_ln145_76_reg_1888 <= {{ssrWideStream4kernelOut_dout[122:96]}};
        trunc_ln145_77_reg_1900 <= {{ssrWideStream4kernelOut_dout[154:128]}};
        trunc_ln145_78_reg_1912 <= {{ssrWideStream4kernelOut_dout[186:160]}};
        trunc_ln145_79_reg_1924 <= {{ssrWideStream4kernelOut_dout[218:192]}};
        trunc_ln145_80_reg_1936 <= {{ssrWideStream4kernelOut_dout[250:224]}};
        trunc_ln145_reg_1852 <= trunc_ln145_fu_300_p1;
        trunc_ln145_s_reg_1864 <= {{ssrWideStream4kernelOut_dout[58:32]}};
        wideSample_superSample_M_imag_V_0_1_reg_1997 <= wideSample_superSample_M_imag_V_0_1_fu_740_p10;
        wideSample_superSample_M_imag_V_1_2_reg_2007 <= wideSample_superSample_M_imag_V_1_2_fu_1060_p10;
        wideSample_superSample_M_imag_V_2_3_reg_2017 <= wideSample_superSample_M_imag_V_2_3_fu_1336_p10;
        wideSample_superSample_M_imag_V_3_4_reg_2047 <= wideSample_superSample_M_imag_V_3_4_fu_1568_p10;
        wideSample_superSample_M_imag_V_4_4_reg_2052 <= wideSample_superSample_M_imag_V_4_4_fu_1589_p10;
        wideSample_superSample_M_imag_V_5_4_reg_2057 <= wideSample_superSample_M_imag_V_5_4_fu_1610_p10;
        wideSample_superSample_M_imag_V_6_4_reg_2062 <= wideSample_superSample_M_imag_V_6_4_fu_1631_p10;
        wideSample_superSample_M_imag_V_7_4_reg_2067 <= wideSample_superSample_M_imag_V_7_4_fu_1652_p10;
        wideSample_superSample_M_real_V_1_2_reg_2002 <= wideSample_superSample_M_real_V_1_2_fu_914_p10;
        wideSample_superSample_M_real_V_2_3_reg_2012 <= wideSample_superSample_M_real_V_2_3_fu_1212_p10;
        wideSample_superSample_M_real_V_3_4_reg_2022 <= wideSample_superSample_M_real_V_3_4_fu_1466_p10;
        wideSample_superSample_M_real_V_4_4_reg_2027 <= wideSample_superSample_M_real_V_4_4_fu_1487_p10;
        wideSample_superSample_M_real_V_5_4_reg_2032 <= wideSample_superSample_M_real_V_5_4_fu_1508_p10;
        wideSample_superSample_M_real_V_6_4_reg_2037 <= wideSample_superSample_M_real_V_6_4_fu_1529_p10;
        wideSample_superSample_M_real_V_7_4_reg_2042 <= wideSample_superSample_M_real_V_7_4_fu_1550_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln113_reg_1988 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wideSample_superSample_M_imag_V_0_04168_fu_158 <= wideSample_superSample_M_imag_V_0_1_fu_740_p10;
        wideSample_superSample_M_imag_V_1_07_fu_154 <= wideSample_superSample_M_imag_V_1_2_fu_1060_p10;
        wideSample_superSample_M_imag_V_2_06_fu_150 <= wideSample_superSample_M_imag_V_2_3_fu_1336_p10;
        wideSample_superSample_M_imag_V_3_05_fu_146 <= wideSample_superSample_M_imag_V_3_4_fu_1568_p10;
        wideSample_superSample_M_imag_V_4_04_fu_142 <= wideSample_superSample_M_imag_V_4_4_fu_1589_p10;
        wideSample_superSample_M_imag_V_5_03_fu_138 <= wideSample_superSample_M_imag_V_5_4_fu_1610_p10;
        wideSample_superSample_M_imag_V_6_02_fu_134 <= wideSample_superSample_M_imag_V_6_4_fu_1631_p10;
        wideSample_superSample_M_imag_V_7_01_fu_130 <= wideSample_superSample_M_imag_V_7_4_fu_1652_p10;
        wideSample_superSample_M_real_V_0_041516_fu_190 <= select_ln117_136_fu_733_p3;
        wideSample_superSample_M_real_V_1_015_fu_186 <= wideSample_superSample_M_real_V_1_2_fu_914_p10;
        wideSample_superSample_M_real_V_2_014_fu_182 <= wideSample_superSample_M_real_V_2_3_fu_1212_p10;
        wideSample_superSample_M_real_V_3_013_fu_178 <= wideSample_superSample_M_real_V_3_4_fu_1466_p10;
        wideSample_superSample_M_real_V_4_012_fu_174 <= wideSample_superSample_M_real_V_4_4_fu_1487_p10;
        wideSample_superSample_M_real_V_5_011_fu_170 <= wideSample_superSample_M_real_V_5_4_fu_1508_p10;
        wideSample_superSample_M_real_V_6_010_fu_166 <= wideSample_superSample_M_real_V_6_4_fu_1529_p10;
        wideSample_superSample_M_real_V_7_09_fu_162 <= wideSample_superSample_M_real_V_7_4_fu_1550_p10;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1988_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((icmp_ln113_reg_1988 == 1'd1)) begin
            ap_phi_mux_i17_phi_fu_286_p6 = 5'd0;
        end else if ((icmp_ln113_reg_1988 == 1'd0)) begin
            ap_phi_mux_i17_phi_fu_286_p6 = i_reg_1978;
        end else begin
            ap_phi_mux_i17_phi_fu_286_p6 = i17_reg_282;
        end
    end else begin
        ap_phi_mux_i17_phi_fu_286_p6 = i17_reg_282;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((icmp_ln113_reg_1988 == 1'd1)) begin
            ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = 3'd0;
        end else if ((icmp_ln113_reg_1988 == 1'd0)) begin
            ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = wideWriteIndex_reg_1983;
        end else begin
            ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = wideWriteIndex18_reg_267;
        end
    end else begin
        ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 = wideWriteIndex18_reg_267;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (icmp_ln113_fu_410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_01_blk_n = p_wideStreamOut_0_0_0_0_0_01_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_01_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_01_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_02_blk_n = p_wideStreamOut_0_0_0_0_0_02_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_02_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_02_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_02_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_03_blk_n = p_wideStreamOut_0_0_0_0_0_03_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_03_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_03_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_03_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_04_blk_n = p_wideStreamOut_0_0_0_0_0_04_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_04_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_04_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_04_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_05_blk_n = p_wideStreamOut_0_0_0_0_0_05_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_05_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_05_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_05_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_06_blk_n = p_wideStreamOut_0_0_0_0_0_06_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_06_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_06_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_06_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_07_blk_n = p_wideStreamOut_0_0_0_0_0_07_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_07_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_07_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_07_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_0_blk_n = p_wideStreamOut_0_0_0_0_0_0_full_n;
    end else begin
        p_wideStreamOut_0_0_0_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_0_0_0_0_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_0_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_016_blk_n = p_wideStreamOut_0_0_1_0_0_016_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_016_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_016_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_016_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_017_blk_n = p_wideStreamOut_0_0_1_0_0_017_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_017_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_017_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_017_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_018_blk_n = p_wideStreamOut_0_0_1_0_0_018_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_018_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_018_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_018_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_019_blk_n = p_wideStreamOut_0_0_1_0_0_019_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_019_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_019_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_019_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_020_blk_n = p_wideStreamOut_0_0_1_0_0_020_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_020_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_020_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_020_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_021_blk_n = p_wideStreamOut_0_0_1_0_0_021_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_021_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_021_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_021_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_022_blk_n = p_wideStreamOut_0_0_1_0_0_022_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_022_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_022_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_022_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_0_blk_n = p_wideStreamOut_0_0_1_0_0_0_full_n;
    end else begin
        p_wideStreamOut_0_0_1_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1))) begin
        p_wideStreamOut_0_0_1_0_0_0_write = 1'b1;
    end else begin
        p_wideStreamOut_0_0_1_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ssrWideStream4kernelOut_blk_n = ssrWideStream4kernelOut_empty_n;
    end else begin
        ssrWideStream4kernelOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ssrWideStream4kernelOut_read = 1'b1;
    end else begin
        ssrWideStream4kernelOut_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_7_fu_1206_p2 = (wideWriteIndex18_reg_267 + 3'd2);

assign add_ln117_8_fu_1460_p2 = (wideWriteIndex18_reg_267 + 3'd3);

assign add_ln117_fu_908_p2 = (wideWriteIndex18_reg_267 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ssrWideStream4kernelOut_empty_n == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1) & (io_acc_block_signal_op188 == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ssrWideStream4kernelOut_empty_n == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1) & (io_acc_block_signal_op188 == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ssrWideStream4kernelOut_empty_n == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1) & (io_acc_block_signal_op188 == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (ssrWideStream4kernelOut_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((trunc_ln113_reg_1848_pp0_iter1_reg == 1'd1) & (io_acc_block_signal_op188 == 1'b0));
end

always @ (*) begin
    ap_condition_242 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (ssrWideStream4kernelOut_blk_n & p_wideStreamOut_0_0_1_0_0_0_blk_n & p_wideStreamOut_0_0_1_0_0_022_blk_n & p_wideStreamOut_0_0_1_0_0_021_blk_n & p_wideStreamOut_0_0_1_0_0_020_blk_n & p_wideStreamOut_0_0_1_0_0_019_blk_n & p_wideStreamOut_0_0_1_0_0_018_blk_n & p_wideStreamOut_0_0_1_0_0_017_blk_n & p_wideStreamOut_0_0_1_0_0_016_blk_n & p_wideStreamOut_0_0_0_0_0_0_blk_n & p_wideStreamOut_0_0_0_0_0_07_blk_n & p_wideStreamOut_0_0_0_0_0_06_blk_n & p_wideStreamOut_0_0_0_0_0_05_blk_n & p_wideStreamOut_0_0_0_0_0_04_blk_n & p_wideStreamOut_0_0_0_0_0_03_blk_n & p_wideStreamOut_0_0_0_0_0_02_blk_n & p_wideStreamOut_0_0_0_0_0_01_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign i_fu_398_p2 = (ap_phi_mux_i17_phi_fu_286_p6 + 5'd1);

assign icmp_ln113_fu_410_p2 = ((ap_phi_mux_i17_phi_fu_286_p6 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln117_19_fu_380_p2 = ((ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln117_20_fu_386_p2 = ((ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln117_21_fu_392_p2 = ((ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln117_22_fu_491_p2 = ((wideWriteIndex18_reg_267 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln117_23_fu_505_p2 = ((wideWriteIndex18_reg_267 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln117_24_fu_519_p2 = ((wideWriteIndex18_reg_267 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_374_p2 = ((ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 == 3'd6) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op188 = (p_wideStreamOut_0_0_1_0_0_0_full_n & p_wideStreamOut_0_0_1_0_0_022_full_n & p_wideStreamOut_0_0_1_0_0_021_full_n & p_wideStreamOut_0_0_1_0_0_020_full_n & p_wideStreamOut_0_0_1_0_0_019_full_n & p_wideStreamOut_0_0_1_0_0_018_full_n & p_wideStreamOut_0_0_1_0_0_017_full_n & p_wideStreamOut_0_0_1_0_0_016_full_n & p_wideStreamOut_0_0_0_0_0_0_full_n & p_wideStreamOut_0_0_0_0_0_07_full_n & p_wideStreamOut_0_0_0_0_0_06_full_n & p_wideStreamOut_0_0_0_0_0_05_full_n & p_wideStreamOut_0_0_0_0_0_04_full_n & p_wideStreamOut_0_0_0_0_0_03_full_n & p_wideStreamOut_0_0_0_0_0_02_full_n & p_wideStreamOut_0_0_0_0_0_01_full_n);

assign p_wideStreamOut_0_0_0_0_0_01_din = wideSample_superSample_M_real_V_1_2_reg_2002;

assign p_wideStreamOut_0_0_0_0_0_02_din = wideSample_superSample_M_real_V_2_3_reg_2012;

assign p_wideStreamOut_0_0_0_0_0_03_din = wideSample_superSample_M_real_V_3_4_reg_2022;

assign p_wideStreamOut_0_0_0_0_0_04_din = wideSample_superSample_M_real_V_4_4_reg_2027;

assign p_wideStreamOut_0_0_0_0_0_05_din = wideSample_superSample_M_real_V_5_4_reg_2032;

assign p_wideStreamOut_0_0_0_0_0_06_din = wideSample_superSample_M_real_V_6_4_reg_2037;

assign p_wideStreamOut_0_0_0_0_0_07_din = wideSample_superSample_M_real_V_7_4_reg_2042;

assign p_wideStreamOut_0_0_0_0_0_0_din = select_ln117_136_reg_1992;

assign p_wideStreamOut_0_0_1_0_0_016_din = wideSample_superSample_M_imag_V_1_2_reg_2007;

assign p_wideStreamOut_0_0_1_0_0_017_din = wideSample_superSample_M_imag_V_2_3_reg_2017;

assign p_wideStreamOut_0_0_1_0_0_018_din = wideSample_superSample_M_imag_V_3_4_reg_2047;

assign p_wideStreamOut_0_0_1_0_0_019_din = wideSample_superSample_M_imag_V_4_4_reg_2052;

assign p_wideStreamOut_0_0_1_0_0_020_din = wideSample_superSample_M_imag_V_5_4_reg_2057;

assign p_wideStreamOut_0_0_1_0_0_021_din = wideSample_superSample_M_imag_V_6_4_reg_2062;

assign p_wideStreamOut_0_0_1_0_0_022_din = wideSample_superSample_M_imag_V_7_4_reg_2067;

assign p_wideStreamOut_0_0_1_0_0_0_din = wideSample_superSample_M_imag_V_0_1_reg_1997;

assign select_ln117_103_fu_470_p3 = ((icmp_ln117_19_reg_1954[0:0] == 1'b1) ? wideSample_superSample_M_real_V_7_09_fu_162 : select_ln117_fu_464_p3);

assign select_ln117_104_fu_477_p3 = ((icmp_ln117_20_reg_1961[0:0] == 1'b1) ? wideSample_superSample_M_real_V_7_09_fu_162 : select_ln117_103_fu_470_p3);

assign select_ln117_105_fu_484_p3 = ((icmp_ln117_21_reg_1969[0:0] == 1'b1) ? wideSample_superSample_M_real_V_7_09_fu_162 : select_ln117_104_fu_477_p3);

assign select_ln117_106_fu_497_p3 = ((icmp_ln117_22_fu_491_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_7_09_fu_162 : select_ln117_105_fu_484_p3);

assign select_ln117_107_fu_511_p3 = ((icmp_ln117_23_fu_505_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_7_09_fu_162 : select_ln117_106_fu_497_p3);

assign select_ln117_108_fu_525_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_7_09_fu_162 : select_ln117_107_fu_511_p3);

assign select_ln117_109_fu_533_p3 = ((icmp_ln117_reg_1948[0:0] == 1'b1) ? trunc_ln145_reg_1852 : wideSample_superSample_M_real_V_6_010_fu_166);

assign select_ln117_110_fu_539_p3 = ((icmp_ln117_19_reg_1954[0:0] == 1'b1) ? wideSample_superSample_M_real_V_6_010_fu_166 : select_ln117_109_fu_533_p3);

assign select_ln117_111_fu_546_p3 = ((icmp_ln117_20_reg_1961[0:0] == 1'b1) ? wideSample_superSample_M_real_V_6_010_fu_166 : select_ln117_110_fu_539_p3);

assign select_ln117_112_fu_553_p3 = ((icmp_ln117_21_reg_1969[0:0] == 1'b1) ? wideSample_superSample_M_real_V_6_010_fu_166 : select_ln117_111_fu_546_p3);

assign select_ln117_113_fu_560_p3 = ((icmp_ln117_22_fu_491_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_6_010_fu_166 : select_ln117_112_fu_553_p3);

assign select_ln117_114_fu_568_p3 = ((icmp_ln117_23_fu_505_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_6_010_fu_166 : select_ln117_113_fu_560_p3);

assign select_ln117_115_fu_576_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_6_010_fu_166 : select_ln117_114_fu_568_p3);

assign select_ln117_116_fu_584_p3 = ((icmp_ln117_19_reg_1954[0:0] == 1'b1) ? trunc_ln145_reg_1852 : wideSample_superSample_M_real_V_5_011_fu_170);

assign select_ln117_117_fu_590_p3 = ((icmp_ln117_20_reg_1961[0:0] == 1'b1) ? wideSample_superSample_M_real_V_5_011_fu_170 : select_ln117_116_fu_584_p3);

assign select_ln117_118_fu_597_p3 = ((icmp_ln117_21_reg_1969[0:0] == 1'b1) ? wideSample_superSample_M_real_V_5_011_fu_170 : select_ln117_117_fu_590_p3);

assign select_ln117_119_fu_604_p3 = ((icmp_ln117_22_fu_491_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_5_011_fu_170 : select_ln117_118_fu_597_p3);

assign select_ln117_120_fu_612_p3 = ((icmp_ln117_23_fu_505_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_5_011_fu_170 : select_ln117_119_fu_604_p3);

assign select_ln117_121_fu_620_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_5_011_fu_170 : select_ln117_120_fu_612_p3);

assign select_ln117_122_fu_628_p3 = ((icmp_ln117_20_reg_1961[0:0] == 1'b1) ? trunc_ln145_reg_1852 : wideSample_superSample_M_real_V_4_012_fu_174);

assign select_ln117_123_fu_634_p3 = ((icmp_ln117_21_reg_1969[0:0] == 1'b1) ? wideSample_superSample_M_real_V_4_012_fu_174 : select_ln117_122_fu_628_p3);

assign select_ln117_124_fu_641_p3 = ((icmp_ln117_22_fu_491_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_4_012_fu_174 : select_ln117_123_fu_634_p3);

assign select_ln117_125_fu_649_p3 = ((icmp_ln117_23_fu_505_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_4_012_fu_174 : select_ln117_124_fu_641_p3);

assign select_ln117_126_fu_657_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_4_012_fu_174 : select_ln117_125_fu_649_p3);

assign select_ln117_127_fu_665_p3 = ((icmp_ln117_21_reg_1969[0:0] == 1'b1) ? trunc_ln145_reg_1852 : wideSample_superSample_M_real_V_3_013_fu_178);

assign select_ln117_128_fu_671_p3 = ((icmp_ln117_22_fu_491_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_3_013_fu_178 : select_ln117_127_fu_665_p3);

assign select_ln117_129_fu_679_p3 = ((icmp_ln117_23_fu_505_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_3_013_fu_178 : select_ln117_128_fu_671_p3);

assign select_ln117_130_fu_687_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_3_013_fu_178 : select_ln117_129_fu_679_p3);

assign select_ln117_131_fu_695_p3 = ((icmp_ln117_22_fu_491_p2[0:0] == 1'b1) ? trunc_ln145_reg_1852 : wideSample_superSample_M_real_V_2_014_fu_182);

assign select_ln117_132_fu_702_p3 = ((icmp_ln117_23_fu_505_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_2_014_fu_182 : select_ln117_131_fu_695_p3);

assign select_ln117_133_fu_710_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_2_014_fu_182 : select_ln117_132_fu_702_p3);

assign select_ln117_134_fu_718_p3 = ((icmp_ln117_23_fu_505_p2[0:0] == 1'b1) ? trunc_ln145_reg_1852 : wideSample_superSample_M_real_V_1_015_fu_186);

assign select_ln117_135_fu_725_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? wideSample_superSample_M_real_V_1_015_fu_186 : select_ln117_134_fu_718_p3);

assign select_ln117_136_fu_733_p3 = ((icmp_ln117_24_fu_519_p2[0:0] == 1'b1) ? trunc_ln145_reg_1852 : wideSample_superSample_M_real_V_0_041516_fu_190);

assign select_ln117_fu_464_p3 = ((icmp_ln117_reg_1948[0:0] == 1'b1) ? wideSample_superSample_M_real_V_7_09_fu_162 : trunc_ln145_reg_1852);

assign trunc_ln113_fu_296_p1 = ap_phi_mux_i17_phi_fu_286_p6[0:0];

assign trunc_ln145_fu_300_p1 = ssrWideStream4kernelOut_dout[26:0];

assign wideWriteIndex_fu_404_p2 = (ap_phi_mux_wideWriteIndex18_phi_fu_271_p6 ^ 3'd4);

endmodule //fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s
