Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Tue Jan  3 02:29:06 2017
| Host             : ubuntu running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku035-fbva676-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 10.610 |
| Dynamic (W)              | 9.945  |
| Device Static (W)        | 0.666  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 80.3   |
| Junction Temperature (C) | 44.7   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |     1.898 |      523 |       --- |             --- |
|   LUT as Logic          |     1.445 |      198 |    203128 |            0.10 |
|   LUT as Shift Register |     0.226 |       14 |    112800 |            0.01 |
|   Register              |     0.200 |      228 |    406256 |            0.06 |
|   CARRY8                |     0.026 |       15 |     30300 |            0.05 |
|   BUFG                  |    <0.001 |        1 |        80 |            1.25 |
|   Others                |     0.000 |       23 |       --- |             --- |
| Signals                 |     1.828 |      413 |       --- |             --- |
| I/O                     |     6.218 |       52 |       312 |           16.67 |
| Static Power            |     0.666 |          |           |                 |
| Total                   |    10.610 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       1.000 |     4.017 |       3.727 |      0.291 |
| Vccaux     |       1.800 |     0.103 |       0.000 |      0.103 |
| Vccaux_io  |       1.800 |     1.003 |       0.938 |      0.065 |
| Vccint_io  |       1.000 |     0.203 |       0.172 |      0.031 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     2.421 |       2.421 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       1.000 |     0.017 |       0.000 |      0.017 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| top               |     9.945 |
|   clock_IBUF_inst |     0.005 |
|   u1              |     3.552 |
|     itp_c0_rom    |     0.512 |
|       LC_000_00   |     0.010 |
|       LC_000_01   |     0.009 |
|       LC_000_02   |     0.014 |
|       LC_000_03   |     0.009 |
|       LC_000_04   |     0.009 |
|       LC_000_05   |     0.007 |
|       LC_000_06   |     0.009 |
|       LC_000_07   |     0.009 |
|       LC_000_08   |     0.007 |
|       LC_000_09   |     0.005 |
|       LC_001_00   |     0.017 |
|       LC_001_01   |     0.015 |
|       LC_001_02   |     0.019 |
|       LC_001_03   |     0.017 |
|       LC_001_04   |     0.016 |
|       LC_001_05   |     0.015 |
|       LC_001_06   |     0.016 |
|       LC_002_00   |     0.008 |
|       LC_002_01   |     0.007 |
|       LC_002_02   |     0.008 |
|     itp_c1_rom    |     1.071 |
|       LC_000_00   |     0.011 |
|       LC_000_01   |     0.009 |
|       LC_000_02   |     0.009 |
|       LC_000_03   |     0.008 |
|       LC_000_04   |     0.009 |
|       LC_000_05   |     0.008 |
|       LC_000_06   |     0.007 |
|       LC_000_07   |     0.008 |
|       LC_000_08   |     0.006 |
|       LC_001_00   |     0.017 |
|       LC_001_01   |     0.018 |
|       LC_001_02   |     0.018 |
|       LC_001_03   |     0.014 |
|       LC_001_04   |     0.017 |
|       LC_001_05   |     0.012 |
|       LC_002_00   |     0.006 |
|       LC_002_01   |     0.007 |
|       LC_002_02   |     0.005 |
|     itp_mult      |     0.141 |
|     itp_sub       |     0.065 |
|     u1            |     0.351 |
|     u2            |     0.101 |
|     u4            |     0.121 |
|   x_IBUF[0]_inst  |     0.009 |
|   x_IBUF[10]_inst |     0.009 |
|   x_IBUF[11]_inst |     0.010 |
|   x_IBUF[12]_inst |     0.010 |
|   x_IBUF[13]_inst |     0.010 |
|   x_IBUF[14]_inst |     0.009 |
|   x_IBUF[15]_inst |     0.009 |
|   x_IBUF[16]_inst |     0.011 |
|   x_IBUF[1]_inst  |     0.009 |
|   x_IBUF[2]_inst  |     0.015 |
|   x_IBUF[3]_inst  |     0.010 |
|   x_IBUF[4]_inst  |     0.009 |
|   x_IBUF[5]_inst  |     0.011 |
|   x_IBUF[6]_inst  |     0.009 |
|   x_IBUF[7]_inst  |     0.009 |
|   x_IBUF[8]_inst  |     0.009 |
|   x_IBUF[9]_inst  |     0.016 |
|   y_IBUF[0]_inst  |     0.009 |
|   y_IBUF[10]_inst |     0.009 |
|   y_IBUF[11]_inst |     0.008 |
|   y_IBUF[12]_inst |     0.008 |
|   y_IBUF[13]_inst |     0.007 |
|   y_IBUF[14]_inst |     0.009 |
|   y_IBUF[15]_inst |     0.008 |
|   y_IBUF[16]_inst |     0.010 |
|   y_IBUF[1]_inst  |     0.009 |
|   y_IBUF[2]_inst  |     0.009 |
|   y_IBUF[3]_inst  |     0.007 |
|   y_IBUF[4]_inst  |     0.008 |
|   y_IBUF[5]_inst  |     0.008 |
|   y_IBUF[6]_inst  |     0.008 |
|   y_IBUF[7]_inst  |     0.007 |
|   y_IBUF[8]_inst  |     0.008 |
|   y_IBUF[9]_inst  |     0.007 |
+-------------------+-----------+


