Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jun 17 13:12:54 2025
| Host         : LAPTOP-H6475K6F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |              69 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|           Clock Signal          |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  inst_detct/EDGE_reg[1]_i_2_n_0 |                                      |                                   |                1 |              1 |         1.00 |
|  inst_detct/EDGE_reg[2]_i_2_n_0 |                                      |                                   |                1 |              1 |         1.00 |
|  inst_detct/EDGE_reg[0]_i_2_n_0 |                                      |                                   |                1 |              1 |         1.00 |
|  clk_sig_m_BUFG                 |                                      | inst_frec_div/RESET               |                1 |              3 |         3.00 |
|  clk_sig_m_BUFG                 | RESET_IBUF                           | inst_controler/EVENT_DONE_i_2_n_0 |                3 |              4 |         1.33 |
|  clk_sig_m_BUFG                 | P_ON_T_IBUF                          | inst_frec_div/RESET               |                2 |              5 |         2.50 |
|  clk_sig_m_BUFG                 | inst_detct/enable_latched_var_reg[0] | inst_frec_div/RESET               |                3 |              9 |         3.00 |
|  clk_sig_m_BUFG                 | inst_detct/E[0]                      | inst_frec_div/RESET               |                5 |             10 |         2.00 |
|  clk_sig_m_BUFG                 |                                      |                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                  |                                      | inst_frec_div/RESET               |               18 |             66 |         3.67 |
+---------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+


