// Seed: 1752260098
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = {id_1 !== 1, id_1};
  assign id_1 = id_1 * id_1;
  uwire id_3 = id_1;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    input  wand id_2,
    input  tri0 id_3
);
  wire id_5;
  module_0(
      id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_5;
  module_0(
      id_1, id_4
  );
  wor id_6;
  id_7(
      1 ? id_5 : id_6, 1, id_4
  );
endmodule
