
FREERTOS_SAM_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000099c8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004099c8  004099c8  000199c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008ac  20400000  004099d0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000358  204008ac  0040a27c  000208ac  2**2
                  ALLOC
  4 .stack        00002004  20400c04  0040a5d4  000208ac  2**0
                  ALLOC
  5 .heap         00000200  20402c08  0040c5d8  000208ac  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208da  2**0
                  CONTENTS, READONLY
  8 .debug_info   00011d86  00000000  00000000  00020933  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002ba7  00000000  00000000  000326b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000089a1  00000000  00000000  00035260  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e10  00000000  00000000  0003dc01  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ea8  00000000  00000000  0003ea11  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020909  00000000  00000000  0003f8b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f7a7  00000000  00000000  000601c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000926f4  00000000  00000000  0006f969  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000031d0  00000000  00000000  00102060  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402c08 	.word	0x20402c08
  400004:	004007d9 	.word	0x004007d9
  400008:	004007d5 	.word	0x004007d5
  40000c:	004007d5 	.word	0x004007d5
  400010:	004007d5 	.word	0x004007d5
  400014:	004007d5 	.word	0x004007d5
  400018:	004007d5 	.word	0x004007d5
	...
  40002c:	00400bb1 	.word	0x00400bb1
  400030:	004007d5 	.word	0x004007d5
  400034:	00000000 	.word	0x00000000
  400038:	00400c51 	.word	0x00400c51
  40003c:	00400cb9 	.word	0x00400cb9
  400040:	004007d5 	.word	0x004007d5
  400044:	004007d5 	.word	0x004007d5
  400048:	004007d5 	.word	0x004007d5
  40004c:	004007d5 	.word	0x004007d5
  400050:	004007d5 	.word	0x004007d5
  400054:	004007d5 	.word	0x004007d5
  400058:	004007d5 	.word	0x004007d5
  40005c:	004007d5 	.word	0x004007d5
  400060:	004007d5 	.word	0x004007d5
  400064:	00000000 	.word	0x00000000
  400068:	004004b1 	.word	0x004004b1
  40006c:	004004c5 	.word	0x004004c5
  400070:	004004d9 	.word	0x004004d9
  400074:	004007d5 	.word	0x004007d5
  400078:	004007d5 	.word	0x004007d5
  40007c:	004007d5 	.word	0x004007d5
  400080:	004004ed 	.word	0x004004ed
  400084:	00400501 	.word	0x00400501
  400088:	004007d5 	.word	0x004007d5
  40008c:	004007d5 	.word	0x004007d5
  400090:	004007d5 	.word	0x004007d5
  400094:	004007d5 	.word	0x004007d5
  400098:	004007d5 	.word	0x004007d5
  40009c:	004007d5 	.word	0x004007d5
  4000a0:	004007d5 	.word	0x004007d5
  4000a4:	004007d5 	.word	0x004007d5
  4000a8:	004007d5 	.word	0x004007d5
  4000ac:	004007d5 	.word	0x004007d5
  4000b0:	004007d5 	.word	0x004007d5
  4000b4:	004007d5 	.word	0x004007d5
  4000b8:	004007d5 	.word	0x004007d5
  4000bc:	004007d5 	.word	0x004007d5
  4000c0:	004007d5 	.word	0x004007d5
  4000c4:	004007d5 	.word	0x004007d5
  4000c8:	004007d5 	.word	0x004007d5
  4000cc:	004007d5 	.word	0x004007d5
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004007d5 	.word	0x004007d5
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004007d5 	.word	0x004007d5
  4000e0:	004007d5 	.word	0x004007d5
  4000e4:	004007d5 	.word	0x004007d5
  4000e8:	004007d5 	.word	0x004007d5
  4000ec:	004007d5 	.word	0x004007d5
  4000f0:	004007d5 	.word	0x004007d5
  4000f4:	004007d5 	.word	0x004007d5
  4000f8:	004007d5 	.word	0x004007d5
  4000fc:	004007d5 	.word	0x004007d5
  400100:	004007d5 	.word	0x004007d5
  400104:	004007d5 	.word	0x004007d5
  400108:	004007d5 	.word	0x004007d5
  40010c:	004007d5 	.word	0x004007d5
  400110:	004007d5 	.word	0x004007d5
	...
  400120:	004007d5 	.word	0x004007d5
  400124:	004007d5 	.word	0x004007d5
  400128:	004007d5 	.word	0x004007d5
  40012c:	004007d5 	.word	0x004007d5
  400130:	004007d5 	.word	0x004007d5
  400134:	00000000 	.word	0x00000000
  400138:	004007d5 	.word	0x004007d5
  40013c:	004007d5 	.word	0x004007d5

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008ac 	.word	0x204008ac
  40015c:	00000000 	.word	0x00000000
  400160:	004099d0 	.word	0x004099d0

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008b0 	.word	0x204008b0
  400190:	004099d0 	.word	0x004099d0
  400194:	004099d0 	.word	0x004099d0
  400198:	00000000 	.word	0x00000000

0040019c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40019c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40019e:	4810      	ldr	r0, [pc, #64]	; (4001e0 <sysclk_init+0x44>)
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <sysclk_init+0x48>)
  4001a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001a4:	213e      	movs	r1, #62	; 0x3e
  4001a6:	2000      	movs	r0, #0
  4001a8:	4b0f      	ldr	r3, [pc, #60]	; (4001e8 <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001ac:	4c0f      	ldr	r4, [pc, #60]	; (4001ec <sysclk_init+0x50>)
  4001ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b0:	2800      	cmp	r0, #0
  4001b2:	d0fc      	beq.n	4001ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001b4:	4b0e      	ldr	r3, [pc, #56]	; (4001f0 <sysclk_init+0x54>)
  4001b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001b8:	4a0e      	ldr	r2, [pc, #56]	; (4001f4 <sysclk_init+0x58>)
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x5c>)
  4001bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x60>)
  4001c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c2:	2800      	cmp	r0, #0
  4001c4:	d0fc      	beq.n	4001c0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001c6:	2002      	movs	r0, #2
  4001c8:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x64>)
  4001ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0d      	ldr	r3, [pc, #52]	; (400204 <sysclk_init+0x68>)
  4001d0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x6c>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	4802      	ldr	r0, [pc, #8]	; (4001e0 <sysclk_init+0x44>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	11e1a300 	.word	0x11e1a300
  4001e4:	004009c5 	.word	0x004009c5
  4001e8:	004005b9 	.word	0x004005b9
  4001ec:	0040060d 	.word	0x0040060d
  4001f0:	0040061d 	.word	0x0040061d
  4001f4:	20183f01 	.word	0x20183f01
  4001f8:	400e0600 	.word	0x400e0600
  4001fc:	0040062d 	.word	0x0040062d
  400200:	00400515 	.word	0x00400515
  400204:	00400551 	.word	0x00400551
  400208:	004008b5 	.word	0x004008b5

0040020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40020c:	b990      	cbnz	r0, 400234 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40020e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400212:	460c      	mov	r4, r1
  400214:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400216:	2a00      	cmp	r2, #0
  400218:	dd0f      	ble.n	40023a <_read+0x2e>
  40021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40021c:	4e08      	ldr	r6, [pc, #32]	; (400240 <_read+0x34>)
  40021e:	4d09      	ldr	r5, [pc, #36]	; (400244 <_read+0x38>)
  400220:	6830      	ldr	r0, [r6, #0]
  400222:	4621      	mov	r1, r4
  400224:	682b      	ldr	r3, [r5, #0]
  400226:	4798      	blx	r3
		ptr++;
  400228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40022a:	42a7      	cmp	r7, r4
  40022c:	d1f8      	bne.n	400220 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40022e:	4640      	mov	r0, r8
  400230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400234:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400238:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40023a:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40023c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400240:	20400bbc 	.word	0x20400bbc
  400244:	20400bb4 	.word	0x20400bb4

00400248 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400248:	3801      	subs	r0, #1
  40024a:	2802      	cmp	r0, #2
  40024c:	d815      	bhi.n	40027a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40024e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400252:	460e      	mov	r6, r1
  400254:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400256:	b19a      	cbz	r2, 400280 <_write+0x38>
  400258:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40025a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400294 <_write+0x4c>
  40025e:	4f0c      	ldr	r7, [pc, #48]	; (400290 <_write+0x48>)
  400260:	f8d8 0000 	ldr.w	r0, [r8]
  400264:	f815 1b01 	ldrb.w	r1, [r5], #1
  400268:	683b      	ldr	r3, [r7, #0]
  40026a:	4798      	blx	r3
  40026c:	2800      	cmp	r0, #0
  40026e:	db0a      	blt.n	400286 <_write+0x3e>
  400270:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400272:	3c01      	subs	r4, #1
  400274:	d1f4      	bne.n	400260 <_write+0x18>
  400276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40027a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40027e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400280:	2000      	movs	r0, #0
  400282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400286:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40028a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40028e:	bf00      	nop
  400290:	20400bb8 	.word	0x20400bb8
  400294:	20400bbc 	.word	0x20400bbc

00400298 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40029a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40029e:	4b57      	ldr	r3, [pc, #348]	; (4003fc <board_init+0x164>)
  4002a0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002a2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002a6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4002aa:	4b55      	ldr	r3, [pc, #340]	; (400400 <board_init+0x168>)
  4002ac:	2200      	movs	r2, #0
  4002ae:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4002b2:	695a      	ldr	r2, [r3, #20]
  4002b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002b8:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002ba:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002be:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4002c2:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4002c6:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002ca:	f006 0707 	and.w	r7, r6, #7
  4002ce:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4002d0:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4002d4:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  4002d8:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002dc:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4002e0:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4002e2:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4002e4:	fa05 f107 	lsl.w	r1, r5, r7
  4002e8:	fa03 f200 	lsl.w	r2, r3, r0
  4002ec:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  4002ee:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  4002f2:	3b01      	subs	r3, #1
  4002f4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4002f8:	d1f6      	bne.n	4002e8 <board_init+0x50>
        } while(sets--);
  4002fa:	3d01      	subs	r5, #1
  4002fc:	f1b5 3fff 	cmp.w	r5, #4294967295
  400300:	d1ef      	bne.n	4002e2 <board_init+0x4a>
  400302:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400306:	4b3e      	ldr	r3, [pc, #248]	; (400400 <board_init+0x168>)
  400308:	695a      	ldr	r2, [r3, #20]
  40030a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40030e:	615a      	str	r2, [r3, #20]
  400310:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400314:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400318:	4a3a      	ldr	r2, [pc, #232]	; (400404 <board_init+0x16c>)
  40031a:	493b      	ldr	r1, [pc, #236]	; (400408 <board_init+0x170>)
  40031c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40031e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400322:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400324:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400328:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40032c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400330:	f022 0201 	bic.w	r2, r2, #1
  400334:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400338:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40033c:	f022 0201 	bic.w	r2, r2, #1
  400340:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400344:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400348:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40034c:	200a      	movs	r0, #10
  40034e:	4c2f      	ldr	r4, [pc, #188]	; (40040c <board_init+0x174>)
  400350:	47a0      	blx	r4
  400352:	200b      	movs	r0, #11
  400354:	47a0      	blx	r4
  400356:	200c      	movs	r0, #12
  400358:	47a0      	blx	r4
  40035a:	2010      	movs	r0, #16
  40035c:	47a0      	blx	r4
  40035e:	2011      	movs	r0, #17
  400360:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400362:	4b2b      	ldr	r3, [pc, #172]	; (400410 <board_init+0x178>)
  400364:	f44f 7280 	mov.w	r2, #256	; 0x100
  400368:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40036a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40036e:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400370:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400374:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400378:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40037a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40037e:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400380:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400384:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400386:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400388:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40038c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40038e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400392:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400394:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400396:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40039a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40039c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003a0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003a4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003ac:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003b2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003b4:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4003ba:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003bc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c0:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003c2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003c4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c8:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ca:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4003cc:	4a11      	ldr	r2, [pc, #68]	; (400414 <board_init+0x17c>)
  4003ce:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4003d2:	f043 0310 	orr.w	r3, r3, #16
  4003d6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003da:	4b0f      	ldr	r3, [pc, #60]	; (400418 <board_init+0x180>)
  4003dc:	2210      	movs	r2, #16
  4003de:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003e4:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003e6:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  4003ec:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003ee:	4311      	orrs	r1, r2
  4003f0:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  4003f2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003f4:	4311      	orrs	r1, r2
  4003f6:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003f8:	605a      	str	r2, [r3, #4]
  4003fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003fc:	400e1850 	.word	0x400e1850
  400400:	e000ed00 	.word	0xe000ed00
  400404:	400e0c00 	.word	0x400e0c00
  400408:	5a00080c 	.word	0x5a00080c
  40040c:	0040063d 	.word	0x0040063d
  400410:	400e1200 	.word	0x400e1200
  400414:	40088000 	.word	0x40088000
  400418:	400e1000 	.word	0x400e1000

0040041c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40041c:	6301      	str	r1, [r0, #48]	; 0x30
  40041e:	4770      	bx	lr

00400420 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400420:	6341      	str	r1, [r0, #52]	; 0x34
  400422:	4770      	bx	lr

00400424 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400424:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400426:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400428:	9c01      	ldr	r4, [sp, #4]
  40042a:	b10c      	cbz	r4, 400430 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  40042c:	6641      	str	r1, [r0, #100]	; 0x64
  40042e:	e000      	b.n	400432 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400430:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400432:	b10b      	cbz	r3, 400438 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400434:	6501      	str	r1, [r0, #80]	; 0x50
  400436:	e000      	b.n	40043a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400438:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40043a:	b10a      	cbz	r2, 400440 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  40043c:	6301      	str	r1, [r0, #48]	; 0x30
  40043e:	e000      	b.n	400442 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400440:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400442:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400444:	6001      	str	r1, [r0, #0]
}
  400446:	f85d 4b04 	ldr.w	r4, [sp], #4
  40044a:	4770      	bx	lr

0040044c <pio_get_output_data_status>:
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40044c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40044e:	420b      	tst	r3, r1
		return 0;
	} else {
		return 1;
	}
}
  400450:	bf14      	ite	ne
  400452:	2001      	movne	r0, #1
  400454:	2000      	moveq	r0, #0
  400456:	4770      	bx	lr

00400458 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400458:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40045a:	4770      	bx	lr

0040045c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40045c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40045e:	4770      	bx	lr

00400460 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400464:	4604      	mov	r4, r0
  400466:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400468:	4b0e      	ldr	r3, [pc, #56]	; (4004a4 <pio_handler_process+0x44>)
  40046a:	4798      	blx	r3
  40046c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40046e:	4620      	mov	r0, r4
  400470:	4b0d      	ldr	r3, [pc, #52]	; (4004a8 <pio_handler_process+0x48>)
  400472:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400474:	4005      	ands	r5, r0
  400476:	d013      	beq.n	4004a0 <pio_handler_process+0x40>
  400478:	4c0c      	ldr	r4, [pc, #48]	; (4004ac <pio_handler_process+0x4c>)
  40047a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40047e:	6823      	ldr	r3, [r4, #0]
  400480:	4543      	cmp	r3, r8
  400482:	d108      	bne.n	400496 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400484:	6861      	ldr	r1, [r4, #4]
  400486:	4229      	tst	r1, r5
  400488:	d005      	beq.n	400496 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40048a:	68e3      	ldr	r3, [r4, #12]
  40048c:	4640      	mov	r0, r8
  40048e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400490:	6863      	ldr	r3, [r4, #4]
  400492:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400496:	42b4      	cmp	r4, r6
  400498:	d002      	beq.n	4004a0 <pio_handler_process+0x40>
  40049a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40049c:	2d00      	cmp	r5, #0
  40049e:	d1ee      	bne.n	40047e <pio_handler_process+0x1e>
  4004a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004a4:	00400459 	.word	0x00400459
  4004a8:	0040045d 	.word	0x0040045d
  4004ac:	204008c8 	.word	0x204008c8

004004b0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004b2:	210a      	movs	r1, #10
  4004b4:	4801      	ldr	r0, [pc, #4]	; (4004bc <PIOA_Handler+0xc>)
  4004b6:	4b02      	ldr	r3, [pc, #8]	; (4004c0 <PIOA_Handler+0x10>)
  4004b8:	4798      	blx	r3
  4004ba:	bd08      	pop	{r3, pc}
  4004bc:	400e0e00 	.word	0x400e0e00
  4004c0:	00400461 	.word	0x00400461

004004c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004c4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004c6:	210b      	movs	r1, #11
  4004c8:	4801      	ldr	r0, [pc, #4]	; (4004d0 <PIOB_Handler+0xc>)
  4004ca:	4b02      	ldr	r3, [pc, #8]	; (4004d4 <PIOB_Handler+0x10>)
  4004cc:	4798      	blx	r3
  4004ce:	bd08      	pop	{r3, pc}
  4004d0:	400e1000 	.word	0x400e1000
  4004d4:	00400461 	.word	0x00400461

004004d8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4004d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4004da:	210c      	movs	r1, #12
  4004dc:	4801      	ldr	r0, [pc, #4]	; (4004e4 <PIOC_Handler+0xc>)
  4004de:	4b02      	ldr	r3, [pc, #8]	; (4004e8 <PIOC_Handler+0x10>)
  4004e0:	4798      	blx	r3
  4004e2:	bd08      	pop	{r3, pc}
  4004e4:	400e1200 	.word	0x400e1200
  4004e8:	00400461 	.word	0x00400461

004004ec <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4004ec:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4004ee:	2110      	movs	r1, #16
  4004f0:	4801      	ldr	r0, [pc, #4]	; (4004f8 <PIOD_Handler+0xc>)
  4004f2:	4b02      	ldr	r3, [pc, #8]	; (4004fc <PIOD_Handler+0x10>)
  4004f4:	4798      	blx	r3
  4004f6:	bd08      	pop	{r3, pc}
  4004f8:	400e1400 	.word	0x400e1400
  4004fc:	00400461 	.word	0x00400461

00400500 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400500:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400502:	2111      	movs	r1, #17
  400504:	4801      	ldr	r0, [pc, #4]	; (40050c <PIOE_Handler+0xc>)
  400506:	4b02      	ldr	r3, [pc, #8]	; (400510 <PIOE_Handler+0x10>)
  400508:	4798      	blx	r3
  40050a:	bd08      	pop	{r3, pc}
  40050c:	400e1600 	.word	0x400e1600
  400510:	00400461 	.word	0x00400461

00400514 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400514:	2803      	cmp	r0, #3
  400516:	d007      	beq.n	400528 <pmc_mck_set_division+0x14>
  400518:	2804      	cmp	r0, #4
  40051a:	d008      	beq.n	40052e <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40051c:	2802      	cmp	r0, #2
  40051e:	bf0c      	ite	eq
  400520:	f44f 7280 	moveq.w	r2, #256	; 0x100
  400524:	2200      	movne	r2, #0
  400526:	e004      	b.n	400532 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400528:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  40052c:	e001      	b.n	400532 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40052e:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400532:	4906      	ldr	r1, [pc, #24]	; (40054c <pmc_mck_set_division+0x38>)
  400534:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400536:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40053a:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40053c:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40053e:	460a      	mov	r2, r1
  400540:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400542:	f013 0f08 	tst.w	r3, #8
  400546:	d0fb      	beq.n	400540 <pmc_mck_set_division+0x2c>
}
  400548:	4770      	bx	lr
  40054a:	bf00      	nop
  40054c:	400e0600 	.word	0x400e0600

00400550 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400550:	4a18      	ldr	r2, [pc, #96]	; (4005b4 <pmc_switch_mck_to_pllack+0x64>)
  400552:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400558:	4318      	orrs	r0, r3
  40055a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40055c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40055e:	f013 0f08 	tst.w	r3, #8
  400562:	d003      	beq.n	40056c <pmc_switch_mck_to_pllack+0x1c>
  400564:	e009      	b.n	40057a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400566:	3b01      	subs	r3, #1
  400568:	d103      	bne.n	400572 <pmc_switch_mck_to_pllack+0x22>
  40056a:	e01e      	b.n	4005aa <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40056c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400570:	4910      	ldr	r1, [pc, #64]	; (4005b4 <pmc_switch_mck_to_pllack+0x64>)
  400572:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400574:	f012 0f08 	tst.w	r2, #8
  400578:	d0f5      	beq.n	400566 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40057a:	4a0e      	ldr	r2, [pc, #56]	; (4005b4 <pmc_switch_mck_to_pllack+0x64>)
  40057c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40057e:	f023 0303 	bic.w	r3, r3, #3
  400582:	f043 0302 	orr.w	r3, r3, #2
  400586:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400588:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40058a:	f010 0008 	ands.w	r0, r0, #8
  40058e:	d004      	beq.n	40059a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400590:	2000      	movs	r0, #0
  400592:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400594:	3b01      	subs	r3, #1
  400596:	d103      	bne.n	4005a0 <pmc_switch_mck_to_pllack+0x50>
  400598:	e009      	b.n	4005ae <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40059a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40059e:	4905      	ldr	r1, [pc, #20]	; (4005b4 <pmc_switch_mck_to_pllack+0x64>)
  4005a0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4005a2:	f012 0f08 	tst.w	r2, #8
  4005a6:	d0f5      	beq.n	400594 <pmc_switch_mck_to_pllack+0x44>
  4005a8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4005aa:	2001      	movs	r0, #1
  4005ac:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4005ae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4005b0:	4770      	bx	lr
  4005b2:	bf00      	nop
  4005b4:	400e0600 	.word	0x400e0600

004005b8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4005b8:	b138      	cbz	r0, 4005ca <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005ba:	490e      	ldr	r1, [pc, #56]	; (4005f4 <pmc_switch_mainck_to_xtal+0x3c>)
  4005bc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4005be:	4a0e      	ldr	r2, [pc, #56]	; (4005f8 <pmc_switch_mainck_to_xtal+0x40>)
  4005c0:	401a      	ands	r2, r3
  4005c2:	4b0e      	ldr	r3, [pc, #56]	; (4005fc <pmc_switch_mainck_to_xtal+0x44>)
  4005c4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005c6:	620b      	str	r3, [r1, #32]
  4005c8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005ca:	480a      	ldr	r0, [pc, #40]	; (4005f4 <pmc_switch_mainck_to_xtal+0x3c>)
  4005cc:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4005ce:	0209      	lsls	r1, r1, #8
  4005d0:	b289      	uxth	r1, r1
  4005d2:	4a0b      	ldr	r2, [pc, #44]	; (400600 <pmc_switch_mainck_to_xtal+0x48>)
  4005d4:	401a      	ands	r2, r3
  4005d6:	4b0b      	ldr	r3, [pc, #44]	; (400604 <pmc_switch_mainck_to_xtal+0x4c>)
  4005d8:	4313      	orrs	r3, r2
  4005da:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005dc:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4005de:	4602      	mov	r2, r0
  4005e0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005e2:	f013 0f01 	tst.w	r3, #1
  4005e6:	d0fb      	beq.n	4005e0 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4005e8:	4a02      	ldr	r2, [pc, #8]	; (4005f4 <pmc_switch_mainck_to_xtal+0x3c>)
  4005ea:	6a11      	ldr	r1, [r2, #32]
  4005ec:	4b06      	ldr	r3, [pc, #24]	; (400608 <pmc_switch_mainck_to_xtal+0x50>)
  4005ee:	430b      	orrs	r3, r1
  4005f0:	6213      	str	r3, [r2, #32]
  4005f2:	4770      	bx	lr
  4005f4:	400e0600 	.word	0x400e0600
  4005f8:	fec8fffc 	.word	0xfec8fffc
  4005fc:	01370002 	.word	0x01370002
  400600:	ffc8fffc 	.word	0xffc8fffc
  400604:	00370001 	.word	0x00370001
  400608:	01370000 	.word	0x01370000

0040060c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40060c:	4b02      	ldr	r3, [pc, #8]	; (400618 <pmc_osc_is_ready_mainck+0xc>)
  40060e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400610:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400614:	4770      	bx	lr
  400616:	bf00      	nop
  400618:	400e0600 	.word	0x400e0600

0040061c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40061c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400620:	4b01      	ldr	r3, [pc, #4]	; (400628 <pmc_disable_pllack+0xc>)
  400622:	629a      	str	r2, [r3, #40]	; 0x28
  400624:	4770      	bx	lr
  400626:	bf00      	nop
  400628:	400e0600 	.word	0x400e0600

0040062c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40062c:	4b02      	ldr	r3, [pc, #8]	; (400638 <pmc_is_locked_pllack+0xc>)
  40062e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400630:	f000 0002 	and.w	r0, r0, #2
  400634:	4770      	bx	lr
  400636:	bf00      	nop
  400638:	400e0600 	.word	0x400e0600

0040063c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40063c:	283f      	cmp	r0, #63	; 0x3f
  40063e:	d81e      	bhi.n	40067e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400640:	281f      	cmp	r0, #31
  400642:	d80c      	bhi.n	40065e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400644:	4b11      	ldr	r3, [pc, #68]	; (40068c <pmc_enable_periph_clk+0x50>)
  400646:	699a      	ldr	r2, [r3, #24]
  400648:	2301      	movs	r3, #1
  40064a:	4083      	lsls	r3, r0
  40064c:	4393      	bics	r3, r2
  40064e:	d018      	beq.n	400682 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400650:	2301      	movs	r3, #1
  400652:	fa03 f000 	lsl.w	r0, r3, r0
  400656:	4b0d      	ldr	r3, [pc, #52]	; (40068c <pmc_enable_periph_clk+0x50>)
  400658:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40065a:	2000      	movs	r0, #0
  40065c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40065e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400660:	4b0a      	ldr	r3, [pc, #40]	; (40068c <pmc_enable_periph_clk+0x50>)
  400662:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400666:	2301      	movs	r3, #1
  400668:	4083      	lsls	r3, r0
  40066a:	4393      	bics	r3, r2
  40066c:	d00b      	beq.n	400686 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40066e:	2301      	movs	r3, #1
  400670:	fa03 f000 	lsl.w	r0, r3, r0
  400674:	4b05      	ldr	r3, [pc, #20]	; (40068c <pmc_enable_periph_clk+0x50>)
  400676:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40067a:	2000      	movs	r0, #0
  40067c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40067e:	2001      	movs	r0, #1
  400680:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400682:	2000      	movs	r0, #0
  400684:	4770      	bx	lr
  400686:	2000      	movs	r0, #0
}
  400688:	4770      	bx	lr
  40068a:	bf00      	nop
  40068c:	400e0600 	.word	0x400e0600

00400690 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400690:	6943      	ldr	r3, [r0, #20]
  400692:	f013 0f02 	tst.w	r3, #2
  400696:	d002      	beq.n	40069e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400698:	61c1      	str	r1, [r0, #28]
	return 0;
  40069a:	2000      	movs	r0, #0
  40069c:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40069e:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4006a0:	4770      	bx	lr
  4006a2:	bf00      	nop

004006a4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4006a4:	6943      	ldr	r3, [r0, #20]
  4006a6:	f013 0f01 	tst.w	r3, #1
  4006aa:	d003      	beq.n	4006b4 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4006ac:	6983      	ldr	r3, [r0, #24]
  4006ae:	700b      	strb	r3, [r1, #0]
	return 0;
  4006b0:	2000      	movs	r0, #0
  4006b2:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4006b4:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4006b6:	4770      	bx	lr

004006b8 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4006b8:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4006ba:	010c      	lsls	r4, r1, #4
  4006bc:	4294      	cmp	r4, r2
  4006be:	d90f      	bls.n	4006e0 <usart_set_async_baudrate+0x28>
  4006c0:	e01a      	b.n	4006f8 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4006c2:	6841      	ldr	r1, [r0, #4]
  4006c4:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4006c8:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4006ca:	0412      	lsls	r2, r2, #16
  4006cc:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4006d0:	431a      	orrs	r2, r3
  4006d2:	6202      	str	r2, [r0, #32]

	return 0;
  4006d4:	2000      	movs	r0, #0
  4006d6:	e01c      	b.n	400712 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  4006d8:	2001      	movs	r0, #1
  4006da:	e01a      	b.n	400712 <usart_set_async_baudrate+0x5a>
  4006dc:	2001      	movs	r0, #1
  4006de:	e018      	b.n	400712 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006e0:	0863      	lsrs	r3, r4, #1
  4006e2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4006e6:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  4006ea:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006ec:	1e5c      	subs	r4, r3, #1
  4006ee:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006f2:	428c      	cmp	r4, r1
  4006f4:	d9e9      	bls.n	4006ca <usart_set_async_baudrate+0x12>
  4006f6:	e7ef      	b.n	4006d8 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006f8:	00c9      	lsls	r1, r1, #3
  4006fa:	084b      	lsrs	r3, r1, #1
  4006fc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400700:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400704:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400706:	1e5c      	subs	r4, r3, #1
  400708:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40070c:	428c      	cmp	r4, r1
  40070e:	d8e5      	bhi.n	4006dc <usart_set_async_baudrate+0x24>
  400710:	e7d7      	b.n	4006c2 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  400712:	f85d 4b04 	ldr.w	r4, [sp], #4
  400716:	4770      	bx	lr

00400718 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400718:	4b08      	ldr	r3, [pc, #32]	; (40073c <usart_reset+0x24>)
  40071a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40071e:	2300      	movs	r3, #0
  400720:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400722:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400724:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400726:	2388      	movs	r3, #136	; 0x88
  400728:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40072a:	2324      	movs	r3, #36	; 0x24
  40072c:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  40072e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400732:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  400734:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400738:	6003      	str	r3, [r0, #0]
  40073a:	4770      	bx	lr
  40073c:	55534100 	.word	0x55534100

00400740 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400740:	b570      	push	{r4, r5, r6, lr}
  400742:	4605      	mov	r5, r0
  400744:	460c      	mov	r4, r1
  400746:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400748:	4b0f      	ldr	r3, [pc, #60]	; (400788 <usart_init_rs232+0x48>)
  40074a:	4798      	blx	r3

	ul_reg_val = 0;
  40074c:	2200      	movs	r2, #0
  40074e:	4b0f      	ldr	r3, [pc, #60]	; (40078c <usart_init_rs232+0x4c>)
  400750:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400752:	b19c      	cbz	r4, 40077c <usart_init_rs232+0x3c>
  400754:	4632      	mov	r2, r6
  400756:	6821      	ldr	r1, [r4, #0]
  400758:	4628      	mov	r0, r5
  40075a:	4b0d      	ldr	r3, [pc, #52]	; (400790 <usart_init_rs232+0x50>)
  40075c:	4798      	blx	r3
  40075e:	4602      	mov	r2, r0
  400760:	b970      	cbnz	r0, 400780 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400762:	6861      	ldr	r1, [r4, #4]
  400764:	68a3      	ldr	r3, [r4, #8]
  400766:	4319      	orrs	r1, r3
  400768:	6923      	ldr	r3, [r4, #16]
  40076a:	4319      	orrs	r1, r3
  40076c:	68e3      	ldr	r3, [r4, #12]
  40076e:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400770:	4906      	ldr	r1, [pc, #24]	; (40078c <usart_init_rs232+0x4c>)
  400772:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  400774:	6869      	ldr	r1, [r5, #4]
  400776:	430b      	orrs	r3, r1
  400778:	606b      	str	r3, [r5, #4]

	return 0;
  40077a:	e002      	b.n	400782 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40077c:	2201      	movs	r2, #1
  40077e:	e000      	b.n	400782 <usart_init_rs232+0x42>
  400780:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  400782:	4610      	mov	r0, r2
  400784:	bd70      	pop	{r4, r5, r6, pc}
  400786:	bf00      	nop
  400788:	00400719 	.word	0x00400719
  40078c:	20400938 	.word	0x20400938
  400790:	004006b9 	.word	0x004006b9

00400794 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  400794:	2340      	movs	r3, #64	; 0x40
  400796:	6003      	str	r3, [r0, #0]
  400798:	4770      	bx	lr
  40079a:	bf00      	nop

0040079c <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  40079c:	2310      	movs	r3, #16
  40079e:	6003      	str	r3, [r0, #0]
  4007a0:	4770      	bx	lr
  4007a2:	bf00      	nop

004007a4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4007a4:	6943      	ldr	r3, [r0, #20]
  4007a6:	f013 0f02 	tst.w	r3, #2
  4007aa:	d004      	beq.n	4007b6 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4007ac:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4007b0:	61c1      	str	r1, [r0, #28]
	return 0;
  4007b2:	2000      	movs	r0, #0
  4007b4:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4007b6:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4007b8:	4770      	bx	lr
  4007ba:	bf00      	nop

004007bc <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4007bc:	6943      	ldr	r3, [r0, #20]
  4007be:	f013 0f01 	tst.w	r3, #1
  4007c2:	d005      	beq.n	4007d0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4007c4:	6983      	ldr	r3, [r0, #24]
  4007c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4007ca:	600b      	str	r3, [r1, #0]

	return 0;
  4007cc:	2000      	movs	r0, #0
  4007ce:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4007d0:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4007d2:	4770      	bx	lr

004007d4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4007d4:	e7fe      	b.n	4007d4 <Dummy_Handler>
  4007d6:	bf00      	nop

004007d8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4007d8:	b500      	push	{lr}
  4007da:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4007dc:	4b27      	ldr	r3, [pc, #156]	; (40087c <Reset_Handler+0xa4>)
  4007de:	4a28      	ldr	r2, [pc, #160]	; (400880 <Reset_Handler+0xa8>)
  4007e0:	429a      	cmp	r2, r3
  4007e2:	d003      	beq.n	4007ec <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  4007e4:	4b27      	ldr	r3, [pc, #156]	; (400884 <Reset_Handler+0xac>)
  4007e6:	4a25      	ldr	r2, [pc, #148]	; (40087c <Reset_Handler+0xa4>)
  4007e8:	429a      	cmp	r2, r3
  4007ea:	d304      	bcc.n	4007f6 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4007ec:	4b26      	ldr	r3, [pc, #152]	; (400888 <Reset_Handler+0xb0>)
  4007ee:	4a27      	ldr	r2, [pc, #156]	; (40088c <Reset_Handler+0xb4>)
  4007f0:	429a      	cmp	r2, r3
  4007f2:	d30f      	bcc.n	400814 <Reset_Handler+0x3c>
  4007f4:	e01a      	b.n	40082c <Reset_Handler+0x54>
  4007f6:	4921      	ldr	r1, [pc, #132]	; (40087c <Reset_Handler+0xa4>)
  4007f8:	4b25      	ldr	r3, [pc, #148]	; (400890 <Reset_Handler+0xb8>)
  4007fa:	1a5b      	subs	r3, r3, r1
  4007fc:	f023 0303 	bic.w	r3, r3, #3
  400800:	3304      	adds	r3, #4
  400802:	4a1f      	ldr	r2, [pc, #124]	; (400880 <Reset_Handler+0xa8>)
  400804:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  400806:	f852 0b04 	ldr.w	r0, [r2], #4
  40080a:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40080e:	429a      	cmp	r2, r3
  400810:	d1f9      	bne.n	400806 <Reset_Handler+0x2e>
  400812:	e7eb      	b.n	4007ec <Reset_Handler+0x14>
  400814:	4b1f      	ldr	r3, [pc, #124]	; (400894 <Reset_Handler+0xbc>)
  400816:	4a20      	ldr	r2, [pc, #128]	; (400898 <Reset_Handler+0xc0>)
  400818:	1ad2      	subs	r2, r2, r3
  40081a:	f022 0203 	bic.w	r2, r2, #3
  40081e:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400820:	3b04      	subs	r3, #4
                *pDest++ = 0;
  400822:	2100      	movs	r1, #0
  400824:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400828:	4293      	cmp	r3, r2
  40082a:	d1fb      	bne.n	400824 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40082c:	4a1b      	ldr	r2, [pc, #108]	; (40089c <Reset_Handler+0xc4>)
  40082e:	4b1c      	ldr	r3, [pc, #112]	; (4008a0 <Reset_Handler+0xc8>)
  400830:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400834:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400836:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40083a:	fab3 f383 	clz	r3, r3
  40083e:	095b      	lsrs	r3, r3, #5
  400840:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400842:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400844:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400848:	2200      	movs	r2, #0
  40084a:	4b16      	ldr	r3, [pc, #88]	; (4008a4 <Reset_Handler+0xcc>)
  40084c:	701a      	strb	r2, [r3, #0]
	return flags;
  40084e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400850:	4a15      	ldr	r2, [pc, #84]	; (4008a8 <Reset_Handler+0xd0>)
  400852:	6813      	ldr	r3, [r2, #0]
  400854:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400858:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40085a:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40085e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400862:	b129      	cbz	r1, 400870 <Reset_Handler+0x98>
		cpu_irq_enable();
  400864:	2201      	movs	r2, #1
  400866:	4b0f      	ldr	r3, [pc, #60]	; (4008a4 <Reset_Handler+0xcc>)
  400868:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40086a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40086e:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400870:	4b0e      	ldr	r3, [pc, #56]	; (4008ac <Reset_Handler+0xd4>)
  400872:	4798      	blx	r3

        /* Branch to main function */
        main();
  400874:	4b0e      	ldr	r3, [pc, #56]	; (4008b0 <Reset_Handler+0xd8>)
  400876:	4798      	blx	r3
  400878:	e7fe      	b.n	400878 <Reset_Handler+0xa0>
  40087a:	bf00      	nop
  40087c:	20400000 	.word	0x20400000
  400880:	004099d0 	.word	0x004099d0
  400884:	204008ac 	.word	0x204008ac
  400888:	20400c04 	.word	0x20400c04
  40088c:	204008ac 	.word	0x204008ac
  400890:	204008ab 	.word	0x204008ab
  400894:	204008b0 	.word	0x204008b0
  400898:	20400c07 	.word	0x20400c07
  40089c:	e000ed00 	.word	0xe000ed00
  4008a0:	00400000 	.word	0x00400000
  4008a4:	20400000 	.word	0x20400000
  4008a8:	e000ed88 	.word	0xe000ed88
  4008ac:	00402e85 	.word	0x00402e85
  4008b0:	00402c8d 	.word	0x00402c8d

004008b4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4008b4:	4b3c      	ldr	r3, [pc, #240]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  4008b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008b8:	f003 0303 	and.w	r3, r3, #3
  4008bc:	2b01      	cmp	r3, #1
  4008be:	d00f      	beq.n	4008e0 <SystemCoreClockUpdate+0x2c>
  4008c0:	b113      	cbz	r3, 4008c8 <SystemCoreClockUpdate+0x14>
  4008c2:	2b02      	cmp	r3, #2
  4008c4:	d029      	beq.n	40091a <SystemCoreClockUpdate+0x66>
  4008c6:	e057      	b.n	400978 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4008c8:	4b38      	ldr	r3, [pc, #224]	; (4009ac <SystemCoreClockUpdate+0xf8>)
  4008ca:	695b      	ldr	r3, [r3, #20]
  4008cc:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4008d0:	bf14      	ite	ne
  4008d2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4008d6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4008da:	4b35      	ldr	r3, [pc, #212]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  4008dc:	601a      	str	r2, [r3, #0]
  4008de:	e04b      	b.n	400978 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4008e0:	4b31      	ldr	r3, [pc, #196]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  4008e2:	6a1b      	ldr	r3, [r3, #32]
  4008e4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008e8:	d003      	beq.n	4008f2 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4008ea:	4a32      	ldr	r2, [pc, #200]	; (4009b4 <SystemCoreClockUpdate+0x100>)
  4008ec:	4b30      	ldr	r3, [pc, #192]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  4008ee:	601a      	str	r2, [r3, #0]
  4008f0:	e042      	b.n	400978 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008f2:	4a31      	ldr	r2, [pc, #196]	; (4009b8 <SystemCoreClockUpdate+0x104>)
  4008f4:	4b2e      	ldr	r3, [pc, #184]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  4008f6:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4008f8:	4b2b      	ldr	r3, [pc, #172]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  4008fa:	6a1b      	ldr	r3, [r3, #32]
  4008fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400900:	2b10      	cmp	r3, #16
  400902:	d002      	beq.n	40090a <SystemCoreClockUpdate+0x56>
  400904:	2b20      	cmp	r3, #32
  400906:	d004      	beq.n	400912 <SystemCoreClockUpdate+0x5e>
  400908:	e036      	b.n	400978 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40090a:	4a2c      	ldr	r2, [pc, #176]	; (4009bc <SystemCoreClockUpdate+0x108>)
  40090c:	4b28      	ldr	r3, [pc, #160]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  40090e:	601a      	str	r2, [r3, #0]
          break;
  400910:	e032      	b.n	400978 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  400912:	4a28      	ldr	r2, [pc, #160]	; (4009b4 <SystemCoreClockUpdate+0x100>)
  400914:	4b26      	ldr	r3, [pc, #152]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  400916:	601a      	str	r2, [r3, #0]
          break;
  400918:	e02e      	b.n	400978 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40091a:	4b23      	ldr	r3, [pc, #140]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  40091c:	6a1b      	ldr	r3, [r3, #32]
  40091e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400922:	d003      	beq.n	40092c <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400924:	4a23      	ldr	r2, [pc, #140]	; (4009b4 <SystemCoreClockUpdate+0x100>)
  400926:	4b22      	ldr	r3, [pc, #136]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  400928:	601a      	str	r2, [r3, #0]
  40092a:	e012      	b.n	400952 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40092c:	4a22      	ldr	r2, [pc, #136]	; (4009b8 <SystemCoreClockUpdate+0x104>)
  40092e:	4b20      	ldr	r3, [pc, #128]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  400930:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400932:	4b1d      	ldr	r3, [pc, #116]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  400934:	6a1b      	ldr	r3, [r3, #32]
  400936:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40093a:	2b10      	cmp	r3, #16
  40093c:	d002      	beq.n	400944 <SystemCoreClockUpdate+0x90>
  40093e:	2b20      	cmp	r3, #32
  400940:	d004      	beq.n	40094c <SystemCoreClockUpdate+0x98>
  400942:	e006      	b.n	400952 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  400944:	4a1d      	ldr	r2, [pc, #116]	; (4009bc <SystemCoreClockUpdate+0x108>)
  400946:	4b1a      	ldr	r3, [pc, #104]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  400948:	601a      	str	r2, [r3, #0]
          break;
  40094a:	e002      	b.n	400952 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40094c:	4a19      	ldr	r2, [pc, #100]	; (4009b4 <SystemCoreClockUpdate+0x100>)
  40094e:	4b18      	ldr	r3, [pc, #96]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  400950:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400952:	4b15      	ldr	r3, [pc, #84]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  400954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400956:	f003 0303 	and.w	r3, r3, #3
  40095a:	2b02      	cmp	r3, #2
  40095c:	d10c      	bne.n	400978 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40095e:	4a12      	ldr	r2, [pc, #72]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  400960:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400962:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400964:	4812      	ldr	r0, [pc, #72]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  400966:	f3c3 410a 	ubfx	r1, r3, #16, #11
  40096a:	6803      	ldr	r3, [r0, #0]
  40096c:	fb01 3303 	mla	r3, r1, r3, r3
  400970:	b2d2      	uxtb	r2, r2
  400972:	fbb3 f3f2 	udiv	r3, r3, r2
  400976:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400978:	4b0b      	ldr	r3, [pc, #44]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  40097a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40097c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400980:	2b70      	cmp	r3, #112	; 0x70
  400982:	d107      	bne.n	400994 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  400984:	4a0a      	ldr	r2, [pc, #40]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  400986:	6813      	ldr	r3, [r2, #0]
  400988:	490d      	ldr	r1, [pc, #52]	; (4009c0 <SystemCoreClockUpdate+0x10c>)
  40098a:	fba1 1303 	umull	r1, r3, r1, r3
  40098e:	085b      	lsrs	r3, r3, #1
  400990:	6013      	str	r3, [r2, #0]
  400992:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400994:	4b04      	ldr	r3, [pc, #16]	; (4009a8 <SystemCoreClockUpdate+0xf4>)
  400996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400998:	4905      	ldr	r1, [pc, #20]	; (4009b0 <SystemCoreClockUpdate+0xfc>)
  40099a:	f3c3 1202 	ubfx	r2, r3, #4, #3
  40099e:	680b      	ldr	r3, [r1, #0]
  4009a0:	40d3      	lsrs	r3, r2
  4009a2:	600b      	str	r3, [r1, #0]
  4009a4:	4770      	bx	lr
  4009a6:	bf00      	nop
  4009a8:	400e0600 	.word	0x400e0600
  4009ac:	400e1810 	.word	0x400e1810
  4009b0:	20400004 	.word	0x20400004
  4009b4:	00b71b00 	.word	0x00b71b00
  4009b8:	003d0900 	.word	0x003d0900
  4009bc:	007a1200 	.word	0x007a1200
  4009c0:	aaaaaaab 	.word	0xaaaaaaab

004009c4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4009c4:	4b12      	ldr	r3, [pc, #72]	; (400a10 <system_init_flash+0x4c>)
  4009c6:	4298      	cmp	r0, r3
  4009c8:	d804      	bhi.n	4009d4 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009ca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4009ce:	4b11      	ldr	r3, [pc, #68]	; (400a14 <system_init_flash+0x50>)
  4009d0:	601a      	str	r2, [r3, #0]
  4009d2:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4009d4:	4b10      	ldr	r3, [pc, #64]	; (400a18 <system_init_flash+0x54>)
  4009d6:	4298      	cmp	r0, r3
  4009d8:	d803      	bhi.n	4009e2 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4009da:	4a10      	ldr	r2, [pc, #64]	; (400a1c <system_init_flash+0x58>)
  4009dc:	4b0d      	ldr	r3, [pc, #52]	; (400a14 <system_init_flash+0x50>)
  4009de:	601a      	str	r2, [r3, #0]
  4009e0:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4009e2:	4b0f      	ldr	r3, [pc, #60]	; (400a20 <system_init_flash+0x5c>)
  4009e4:	4298      	cmp	r0, r3
  4009e6:	d803      	bhi.n	4009f0 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009e8:	4a0e      	ldr	r2, [pc, #56]	; (400a24 <system_init_flash+0x60>)
  4009ea:	4b0a      	ldr	r3, [pc, #40]	; (400a14 <system_init_flash+0x50>)
  4009ec:	601a      	str	r2, [r3, #0]
  4009ee:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4009f0:	4b0d      	ldr	r3, [pc, #52]	; (400a28 <system_init_flash+0x64>)
  4009f2:	4298      	cmp	r0, r3
  4009f4:	d803      	bhi.n	4009fe <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009f6:	4a0d      	ldr	r2, [pc, #52]	; (400a2c <system_init_flash+0x68>)
  4009f8:	4b06      	ldr	r3, [pc, #24]	; (400a14 <system_init_flash+0x50>)
  4009fa:	601a      	str	r2, [r3, #0]
  4009fc:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4009fe:	4b0c      	ldr	r3, [pc, #48]	; (400a30 <system_init_flash+0x6c>)
  400a00:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a02:	bf94      	ite	ls
  400a04:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a08:	4a0a      	ldrhi	r2, [pc, #40]	; (400a34 <system_init_flash+0x70>)
  400a0a:	4b02      	ldr	r3, [pc, #8]	; (400a14 <system_init_flash+0x50>)
  400a0c:	601a      	str	r2, [r3, #0]
  400a0e:	4770      	bx	lr
  400a10:	01312cff 	.word	0x01312cff
  400a14:	400e0c00 	.word	0x400e0c00
  400a18:	026259ff 	.word	0x026259ff
  400a1c:	04000100 	.word	0x04000100
  400a20:	039386ff 	.word	0x039386ff
  400a24:	04000200 	.word	0x04000200
  400a28:	04c4b3ff 	.word	0x04c4b3ff
  400a2c:	04000300 	.word	0x04000300
  400a30:	05f5e0ff 	.word	0x05f5e0ff
  400a34:	04000500 	.word	0x04000500

00400a38 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a38:	4b09      	ldr	r3, [pc, #36]	; (400a60 <_sbrk+0x28>)
  400a3a:	681b      	ldr	r3, [r3, #0]
  400a3c:	b913      	cbnz	r3, 400a44 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a3e:	4a09      	ldr	r2, [pc, #36]	; (400a64 <_sbrk+0x2c>)
  400a40:	4b07      	ldr	r3, [pc, #28]	; (400a60 <_sbrk+0x28>)
  400a42:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a44:	4b06      	ldr	r3, [pc, #24]	; (400a60 <_sbrk+0x28>)
  400a46:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a48:	181a      	adds	r2, r3, r0
  400a4a:	4907      	ldr	r1, [pc, #28]	; (400a68 <_sbrk+0x30>)
  400a4c:	4291      	cmp	r1, r2
  400a4e:	db04      	blt.n	400a5a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a50:	4610      	mov	r0, r2
  400a52:	4a03      	ldr	r2, [pc, #12]	; (400a60 <_sbrk+0x28>)
  400a54:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400a56:	4618      	mov	r0, r3
  400a58:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400a5a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400a5e:	4770      	bx	lr
  400a60:	2040093c 	.word	0x2040093c
  400a64:	20402e08 	.word	0x20402e08
  400a68:	2045fffc 	.word	0x2045fffc

00400a6c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400a6c:	f04f 30ff 	mov.w	r0, #4294967295
  400a70:	4770      	bx	lr
  400a72:	bf00      	nop

00400a74 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400a74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400a78:	604b      	str	r3, [r1, #4]

	return 0;
}
  400a7a:	2000      	movs	r0, #0
  400a7c:	4770      	bx	lr
  400a7e:	bf00      	nop

00400a80 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400a80:	2001      	movs	r0, #1
  400a82:	4770      	bx	lr

00400a84 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400a84:	2000      	movs	r0, #0
  400a86:	4770      	bx	lr

00400a88 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400a88:	f100 0308 	add.w	r3, r0, #8
  400a8c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400a8e:	f04f 32ff 	mov.w	r2, #4294967295
  400a92:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400a94:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400a96:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400a98:	2300      	movs	r3, #0
  400a9a:	6003      	str	r3, [r0, #0]
  400a9c:	4770      	bx	lr
  400a9e:	bf00      	nop

00400aa0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400aa0:	2300      	movs	r3, #0
  400aa2:	6103      	str	r3, [r0, #16]
  400aa4:	4770      	bx	lr
  400aa6:	bf00      	nop

00400aa8 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400aa8:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400aaa:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400aac:	689a      	ldr	r2, [r3, #8]
  400aae:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400ab0:	689a      	ldr	r2, [r3, #8]
  400ab2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400ab4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400ab6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400ab8:	6803      	ldr	r3, [r0, #0]
  400aba:	3301      	adds	r3, #1
  400abc:	6003      	str	r3, [r0, #0]
  400abe:	4770      	bx	lr

00400ac0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400ac0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400ac2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400ac4:	f1b5 3fff 	cmp.w	r5, #4294967295
  400ac8:	d101      	bne.n	400ace <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  400aca:	6902      	ldr	r2, [r0, #16]
  400acc:	e007      	b.n	400ade <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400ace:	f100 0208 	add.w	r2, r0, #8
  400ad2:	e000      	b.n	400ad6 <vListInsert+0x16>
  400ad4:	461a      	mov	r2, r3
  400ad6:	6853      	ldr	r3, [r2, #4]
  400ad8:	681c      	ldr	r4, [r3, #0]
  400ada:	42a5      	cmp	r5, r4
  400adc:	d2fa      	bcs.n	400ad4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400ade:	6853      	ldr	r3, [r2, #4]
  400ae0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400ae2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400ae4:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400ae6:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400ae8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400aea:	6803      	ldr	r3, [r0, #0]
  400aec:	3301      	adds	r3, #1
  400aee:	6003      	str	r3, [r0, #0]
}
  400af0:	bc30      	pop	{r4, r5}
  400af2:	4770      	bx	lr

00400af4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400af4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400af6:	6842      	ldr	r2, [r0, #4]
  400af8:	6881      	ldr	r1, [r0, #8]
  400afa:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400afc:	6882      	ldr	r2, [r0, #8]
  400afe:	6841      	ldr	r1, [r0, #4]
  400b00:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400b02:	685a      	ldr	r2, [r3, #4]
  400b04:	4290      	cmp	r0, r2
  400b06:	d101      	bne.n	400b0c <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400b08:	6882      	ldr	r2, [r0, #8]
  400b0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400b0c:	2200      	movs	r2, #0
  400b0e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400b10:	6818      	ldr	r0, [r3, #0]
  400b12:	3801      	subs	r0, #1
  400b14:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  400b16:	4770      	bx	lr

00400b18 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400b18:	4b0d      	ldr	r3, [pc, #52]	; (400b50 <prvTaskExitError+0x38>)
  400b1a:	681b      	ldr	r3, [r3, #0]
  400b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400b20:	d00a      	beq.n	400b38 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400b22:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b26:	b672      	cpsid	i
  400b28:	f383 8811 	msr	BASEPRI, r3
  400b2c:	f3bf 8f6f 	isb	sy
  400b30:	f3bf 8f4f 	dsb	sy
  400b34:	b662      	cpsie	i
  400b36:	e7fe      	b.n	400b36 <prvTaskExitError+0x1e>
  400b38:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b3c:	b672      	cpsid	i
  400b3e:	f383 8811 	msr	BASEPRI, r3
  400b42:	f3bf 8f6f 	isb	sy
  400b46:	f3bf 8f4f 	dsb	sy
  400b4a:	b662      	cpsie	i
  400b4c:	e7fe      	b.n	400b4c <prvTaskExitError+0x34>
  400b4e:	bf00      	nop
  400b50:	20400008 	.word	0x20400008

00400b54 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400b54:	4806      	ldr	r0, [pc, #24]	; (400b70 <prvPortStartFirstTask+0x1c>)
  400b56:	6800      	ldr	r0, [r0, #0]
  400b58:	6800      	ldr	r0, [r0, #0]
  400b5a:	f380 8808 	msr	MSP, r0
  400b5e:	b662      	cpsie	i
  400b60:	b661      	cpsie	f
  400b62:	f3bf 8f4f 	dsb	sy
  400b66:	f3bf 8f6f 	isb	sy
  400b6a:	df00      	svc	0
  400b6c:	bf00      	nop
  400b6e:	0000      	.short	0x0000
  400b70:	e000ed08 	.word	0xe000ed08

00400b74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400b74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400b84 <vPortEnableVFP+0x10>
  400b78:	6801      	ldr	r1, [r0, #0]
  400b7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400b7e:	6001      	str	r1, [r0, #0]
  400b80:	4770      	bx	lr
  400b82:	0000      	.short	0x0000
  400b84:	e000ed88 	.word	0xe000ed88

00400b88 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400b88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400b8c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400b90:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400b94:	4b05      	ldr	r3, [pc, #20]	; (400bac <pxPortInitialiseStack+0x24>)
  400b96:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400b9a:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400b9e:	f06f 0302 	mvn.w	r3, #2
  400ba2:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  400ba6:	3844      	subs	r0, #68	; 0x44
  400ba8:	4770      	bx	lr
  400baa:	bf00      	nop
  400bac:	00400b19 	.word	0x00400b19

00400bb0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
  400bb0:	4b06      	ldr	r3, [pc, #24]	; (400bcc <pxCurrentTCBConst2>)
  400bb2:	6819      	ldr	r1, [r3, #0]
  400bb4:	6808      	ldr	r0, [r1, #0]
  400bb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400bba:	f380 8809 	msr	PSP, r0
  400bbe:	f3bf 8f6f 	isb	sy
  400bc2:	f04f 0000 	mov.w	r0, #0
  400bc6:	f380 8811 	msr	BASEPRI, r0
  400bca:	4770      	bx	lr

00400bcc <pxCurrentTCBConst2>:
  400bcc:	204009ec 	.word	0x204009ec
  400bd0:	4770      	bx	lr
  400bd2:	bf00      	nop

00400bd4 <vPortEnterCritical>:
  400bd4:	f04f 0380 	mov.w	r3, #128	; 0x80
  400bd8:	b672      	cpsid	i
  400bda:	f383 8811 	msr	BASEPRI, r3
  400bde:	f3bf 8f6f 	isb	sy
  400be2:	f3bf 8f4f 	dsb	sy
  400be6:	b662      	cpsie	i
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
  400be8:	4a0b      	ldr	r2, [pc, #44]	; (400c18 <vPortEnterCritical+0x44>)
  400bea:	6813      	ldr	r3, [r2, #0]
  400bec:	3301      	adds	r3, #1
  400bee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
  400bf0:	2b01      	cmp	r3, #1
  400bf2:	d10f      	bne.n	400c14 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  400bf4:	4b09      	ldr	r3, [pc, #36]	; (400c1c <vPortEnterCritical+0x48>)
  400bf6:	681b      	ldr	r3, [r3, #0]
  400bf8:	f013 0fff 	tst.w	r3, #255	; 0xff
  400bfc:	d00a      	beq.n	400c14 <vPortEnterCritical+0x40>
  400bfe:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c02:	b672      	cpsid	i
  400c04:	f383 8811 	msr	BASEPRI, r3
  400c08:	f3bf 8f6f 	isb	sy
  400c0c:	f3bf 8f4f 	dsb	sy
  400c10:	b662      	cpsie	i
  400c12:	e7fe      	b.n	400c12 <vPortEnterCritical+0x3e>
  400c14:	4770      	bx	lr
  400c16:	bf00      	nop
  400c18:	20400008 	.word	0x20400008
  400c1c:	e000ed04 	.word	0xe000ed04

00400c20 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
  400c20:	4b0a      	ldr	r3, [pc, #40]	; (400c4c <vPortExitCritical+0x2c>)
  400c22:	681b      	ldr	r3, [r3, #0]
  400c24:	b953      	cbnz	r3, 400c3c <vPortExitCritical+0x1c>
  400c26:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c2a:	b672      	cpsid	i
  400c2c:	f383 8811 	msr	BASEPRI, r3
  400c30:	f3bf 8f6f 	isb	sy
  400c34:	f3bf 8f4f 	dsb	sy
  400c38:	b662      	cpsie	i
  400c3a:	e7fe      	b.n	400c3a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400c3c:	3b01      	subs	r3, #1
  400c3e:	4a03      	ldr	r2, [pc, #12]	; (400c4c <vPortExitCritical+0x2c>)
  400c40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400c42:	b90b      	cbnz	r3, 400c48 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400c44:	f383 8811 	msr	BASEPRI, r3
  400c48:	4770      	bx	lr
  400c4a:	bf00      	nop
  400c4c:	20400008 	.word	0x20400008

00400c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
  400c50:	f3ef 8009 	mrs	r0, PSP
  400c54:	f3bf 8f6f 	isb	sy
  400c58:	4b15      	ldr	r3, [pc, #84]	; (400cb0 <pxCurrentTCBConst>)
  400c5a:	681a      	ldr	r2, [r3, #0]
  400c5c:	f01e 0f10 	tst.w	lr, #16
  400c60:	bf08      	it	eq
  400c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c6a:	6010      	str	r0, [r2, #0]
  400c6c:	f84d 3d04 	str.w	r3, [sp, #-4]!
  400c70:	f04f 0080 	mov.w	r0, #128	; 0x80
  400c74:	b672      	cpsid	i
  400c76:	f380 8811 	msr	BASEPRI, r0
  400c7a:	f3bf 8f4f 	dsb	sy
  400c7e:	f3bf 8f6f 	isb	sy
  400c82:	b662      	cpsie	i
  400c84:	f001 f922 	bl	401ecc <vTaskSwitchContext>
  400c88:	f04f 0000 	mov.w	r0, #0
  400c8c:	f380 8811 	msr	BASEPRI, r0
  400c90:	bc08      	pop	{r3}
  400c92:	6819      	ldr	r1, [r3, #0]
  400c94:	6808      	ldr	r0, [r1, #0]
  400c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c9a:	f01e 0f10 	tst.w	lr, #16
  400c9e:	bf08      	it	eq
  400ca0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400ca4:	f380 8809 	msr	PSP, r0
  400ca8:	f3bf 8f6f 	isb	sy
  400cac:	4770      	bx	lr
  400cae:	bf00      	nop

00400cb0 <pxCurrentTCBConst>:
  400cb0:	204009ec 	.word	0x204009ec
  400cb4:	4770      	bx	lr
  400cb6:	bf00      	nop

00400cb8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  400cb8:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  400cba:	f3ef 8311 	mrs	r3, BASEPRI
  400cbe:	f04f 0280 	mov.w	r2, #128	; 0x80
  400cc2:	b672      	cpsid	i
  400cc4:	f382 8811 	msr	BASEPRI, r2
  400cc8:	f3bf 8f6f 	isb	sy
  400ccc:	f3bf 8f4f 	dsb	sy
  400cd0:	b662      	cpsie	i
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  400cd2:	4b05      	ldr	r3, [pc, #20]	; (400ce8 <SysTick_Handler+0x30>)
  400cd4:	4798      	blx	r3
  400cd6:	b118      	cbz	r0, 400ce0 <SysTick_Handler+0x28>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400cd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400cdc:	4b03      	ldr	r3, [pc, #12]	; (400cec <SysTick_Handler+0x34>)
  400cde:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400ce0:	2300      	movs	r3, #0
  400ce2:	f383 8811 	msr	BASEPRI, r3
  400ce6:	bd08      	pop	{r3, pc}
  400ce8:	00401aa1 	.word	0x00401aa1
  400cec:	e000ed04 	.word	0xe000ed04

00400cf0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400cf0:	4a03      	ldr	r2, [pc, #12]	; (400d00 <vPortSetupTimerInterrupt+0x10>)
  400cf2:	4b04      	ldr	r3, [pc, #16]	; (400d04 <vPortSetupTimerInterrupt+0x14>)
  400cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400cf6:	2207      	movs	r2, #7
  400cf8:	3b04      	subs	r3, #4
  400cfa:	601a      	str	r2, [r3, #0]
  400cfc:	4770      	bx	lr
  400cfe:	bf00      	nop
  400d00:	000927bf 	.word	0x000927bf
  400d04:	e000e014 	.word	0xe000e014

00400d08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
  400d08:	b500      	push	{lr}
  400d0a:	b083      	sub	sp, #12
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400d0c:	4b25      	ldr	r3, [pc, #148]	; (400da4 <xPortStartScheduler+0x9c>)
  400d0e:	781a      	ldrb	r2, [r3, #0]
  400d10:	b2d2      	uxtb	r2, r2
  400d12:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  400d14:	22ff      	movs	r2, #255	; 0xff
  400d16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400d18:	781b      	ldrb	r3, [r3, #0]
  400d1a:	b2db      	uxtb	r3, r3
  400d1c:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  400d20:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d28:	4a1f      	ldr	r2, [pc, #124]	; (400da8 <xPortStartScheduler+0xa0>)
  400d2a:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400d2c:	2207      	movs	r2, #7
  400d2e:	4b1f      	ldr	r3, [pc, #124]	; (400dac <xPortStartScheduler+0xa4>)
  400d30:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400d32:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d36:	f013 0f80 	tst.w	r3, #128	; 0x80
  400d3a:	d010      	beq.n	400d5e <xPortStartScheduler+0x56>
  400d3c:	2206      	movs	r2, #6
  400d3e:	e000      	b.n	400d42 <xPortStartScheduler+0x3a>
  400d40:	460a      	mov	r2, r1
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  400d42:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d46:	005b      	lsls	r3, r3, #1
  400d48:	b2db      	uxtb	r3, r3
  400d4a:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400d4e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d52:	1e51      	subs	r1, r2, #1
  400d54:	f013 0f80 	tst.w	r3, #128	; 0x80
  400d58:	d1f2      	bne.n	400d40 <xPortStartScheduler+0x38>
  400d5a:	4b14      	ldr	r3, [pc, #80]	; (400dac <xPortStartScheduler+0xa4>)
  400d5c:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  400d5e:	4a13      	ldr	r2, [pc, #76]	; (400dac <xPortStartScheduler+0xa4>)
  400d60:	6813      	ldr	r3, [r2, #0]
  400d62:	021b      	lsls	r3, r3, #8
  400d64:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400d68:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  400d6a:	9b01      	ldr	r3, [sp, #4]
  400d6c:	b2db      	uxtb	r3, r3
  400d6e:	4a0d      	ldr	r2, [pc, #52]	; (400da4 <xPortStartScheduler+0x9c>)
  400d70:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400d72:	4b0f      	ldr	r3, [pc, #60]	; (400db0 <xPortStartScheduler+0xa8>)
  400d74:	681a      	ldr	r2, [r3, #0]
  400d76:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  400d7a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400d7c:	681a      	ldr	r2, [r3, #0]
  400d7e:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  400d82:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  400d84:	4b0b      	ldr	r3, [pc, #44]	; (400db4 <xPortStartScheduler+0xac>)
  400d86:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  400d88:	2200      	movs	r2, #0
  400d8a:	4b0b      	ldr	r3, [pc, #44]	; (400db8 <xPortStartScheduler+0xb0>)
  400d8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  400d8e:	4b0b      	ldr	r3, [pc, #44]	; (400dbc <xPortStartScheduler+0xb4>)
  400d90:	4798      	blx	r3

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  400d92:	4a0b      	ldr	r2, [pc, #44]	; (400dc0 <xPortStartScheduler+0xb8>)
  400d94:	6813      	ldr	r3, [r2, #0]
  400d96:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400d9a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  400d9c:	4b09      	ldr	r3, [pc, #36]	; (400dc4 <xPortStartScheduler+0xbc>)
  400d9e:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
  400da0:	4b09      	ldr	r3, [pc, #36]	; (400dc8 <xPortStartScheduler+0xc0>)
  400da2:	4798      	blx	r3
  400da4:	e000e400 	.word	0xe000e400
  400da8:	20400940 	.word	0x20400940
  400dac:	20400944 	.word	0x20400944
  400db0:	e000ed20 	.word	0xe000ed20
  400db4:	00400cf1 	.word	0x00400cf1
  400db8:	20400008 	.word	0x20400008
  400dbc:	00400b75 	.word	0x00400b75
  400dc0:	e000ef34 	.word	0xe000ef34
  400dc4:	00400b55 	.word	0x00400b55
  400dc8:	00400b19 	.word	0x00400b19

00400dcc <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  400dcc:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  400dd0:	2b0f      	cmp	r3, #15
  400dd2:	d911      	bls.n	400df8 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  400dd4:	4a12      	ldr	r2, [pc, #72]	; (400e20 <vPortValidateInterruptPriority+0x54>)
  400dd6:	5c9b      	ldrb	r3, [r3, r2]
  400dd8:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  400dda:	4a12      	ldr	r2, [pc, #72]	; (400e24 <vPortValidateInterruptPriority+0x58>)
  400ddc:	7812      	ldrb	r2, [r2, #0]
  400dde:	429a      	cmp	r2, r3
  400de0:	d90a      	bls.n	400df8 <vPortValidateInterruptPriority+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400de2:	f04f 0380 	mov.w	r3, #128	; 0x80
  400de6:	b672      	cpsid	i
  400de8:	f383 8811 	msr	BASEPRI, r3
  400dec:	f3bf 8f6f 	isb	sy
  400df0:	f3bf 8f4f 	dsb	sy
  400df4:	b662      	cpsie	i
  400df6:	e7fe      	b.n	400df6 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  400df8:	4b0b      	ldr	r3, [pc, #44]	; (400e28 <vPortValidateInterruptPriority+0x5c>)
  400dfa:	681b      	ldr	r3, [r3, #0]
  400dfc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400e00:	4a0a      	ldr	r2, [pc, #40]	; (400e2c <vPortValidateInterruptPriority+0x60>)
  400e02:	6812      	ldr	r2, [r2, #0]
  400e04:	4293      	cmp	r3, r2
  400e06:	d90a      	bls.n	400e1e <vPortValidateInterruptPriority+0x52>
  400e08:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e0c:	b672      	cpsid	i
  400e0e:	f383 8811 	msr	BASEPRI, r3
  400e12:	f3bf 8f6f 	isb	sy
  400e16:	f3bf 8f4f 	dsb	sy
  400e1a:	b662      	cpsie	i
  400e1c:	e7fe      	b.n	400e1c <vPortValidateInterruptPriority+0x50>
  400e1e:	4770      	bx	lr
  400e20:	e000e3f0 	.word	0xe000e3f0
  400e24:	20400940 	.word	0x20400940
  400e28:	e000ed0c 	.word	0xe000ed0c
  400e2c:	20400944 	.word	0x20400944

00400e30 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  400e30:	b510      	push	{r4, lr}
  400e32:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  400e34:	4b06      	ldr	r3, [pc, #24]	; (400e50 <pvPortMalloc+0x20>)
  400e36:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  400e38:	4620      	mov	r0, r4
  400e3a:	4b06      	ldr	r3, [pc, #24]	; (400e54 <pvPortMalloc+0x24>)
  400e3c:	4798      	blx	r3
  400e3e:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  400e40:	4b05      	ldr	r3, [pc, #20]	; (400e58 <pvPortMalloc+0x28>)
  400e42:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  400e44:	b90c      	cbnz	r4, 400e4a <pvPortMalloc+0x1a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
  400e46:	4b05      	ldr	r3, [pc, #20]	; (400e5c <pvPortMalloc+0x2c>)
  400e48:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  400e4a:	4620      	mov	r0, r4
  400e4c:	bd10      	pop	{r4, pc}
  400e4e:	bf00      	nop
  400e50:	00401a79 	.word	0x00401a79
  400e54:	00402efd 	.word	0x00402efd
  400e58:	00401be9 	.word	0x00401be9
  400e5c:	00402bf9 	.word	0x00402bf9

00400e60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  400e60:	b148      	cbz	r0, 400e76 <vPortFree+0x16>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  400e62:	b510      	push	{r4, lr}
  400e64:	4604      	mov	r4, r0
	if( pv )
	{
		vTaskSuspendAll();
  400e66:	4b04      	ldr	r3, [pc, #16]	; (400e78 <vPortFree+0x18>)
  400e68:	4798      	blx	r3
		{
			free( pv );
  400e6a:	4620      	mov	r0, r4
  400e6c:	4b03      	ldr	r3, [pc, #12]	; (400e7c <vPortFree+0x1c>)
  400e6e:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  400e70:	4b03      	ldr	r3, [pc, #12]	; (400e80 <vPortFree+0x20>)
  400e72:	4798      	blx	r3
  400e74:	bd10      	pop	{r4, pc}
  400e76:	4770      	bx	lr
  400e78:	00401a79 	.word	0x00401a79
  400e7c:	00402f0d 	.word	0x00402f0d
  400e80:	00401be9 	.word	0x00401be9

00400e84 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  400e84:	b538      	push	{r3, r4, r5, lr}
  400e86:	4604      	mov	r4, r0
  400e88:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  400e8a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400e8c:	b942      	cbnz	r2, 400ea0 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400e8e:	6803      	ldr	r3, [r0, #0]
  400e90:	2b00      	cmp	r3, #0
  400e92:	d12b      	bne.n	400eec <prvCopyDataToQueue+0x68>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  400e94:	6840      	ldr	r0, [r0, #4]
  400e96:	4b1b      	ldr	r3, [pc, #108]	; (400f04 <prvCopyDataToQueue+0x80>)
  400e98:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  400e9a:	2300      	movs	r3, #0
  400e9c:	6063      	str	r3, [r4, #4]
  400e9e:	e02c      	b.n	400efa <prvCopyDataToQueue+0x76>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
  400ea0:	b96d      	cbnz	r5, 400ebe <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  400ea2:	6880      	ldr	r0, [r0, #8]
  400ea4:	4b18      	ldr	r3, [pc, #96]	; (400f08 <prvCopyDataToQueue+0x84>)
  400ea6:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  400ea8:	68a2      	ldr	r2, [r4, #8]
  400eaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400eac:	4413      	add	r3, r2
  400eae:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400eb0:	6862      	ldr	r2, [r4, #4]
  400eb2:	4293      	cmp	r3, r2
  400eb4:	d31c      	bcc.n	400ef0 <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400eb6:	6823      	ldr	r3, [r4, #0]
  400eb8:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  400eba:	2000      	movs	r0, #0
  400ebc:	e01d      	b.n	400efa <prvCopyDataToQueue+0x76>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400ebe:	68c0      	ldr	r0, [r0, #12]
  400ec0:	4b11      	ldr	r3, [pc, #68]	; (400f08 <prvCopyDataToQueue+0x84>)
  400ec2:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  400ec4:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400ec6:	425b      	negs	r3, r3
  400ec8:	68e2      	ldr	r2, [r4, #12]
  400eca:	441a      	add	r2, r3
  400ecc:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400ece:	6821      	ldr	r1, [r4, #0]
  400ed0:	428a      	cmp	r2, r1
  400ed2:	d202      	bcs.n	400eda <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  400ed4:	6862      	ldr	r2, [r4, #4]
  400ed6:	4413      	add	r3, r2
  400ed8:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
  400eda:	2d02      	cmp	r5, #2
  400edc:	d10a      	bne.n	400ef4 <prvCopyDataToQueue+0x70>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400ede:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400ee0:	b153      	cbz	r3, 400ef8 <prvCopyDataToQueue+0x74>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
  400ee2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400ee4:	3b01      	subs	r3, #1
  400ee6:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  400ee8:	2000      	movs	r0, #0
  400eea:	e006      	b.n	400efa <prvCopyDataToQueue+0x76>
  400eec:	2000      	movs	r0, #0
  400eee:	e004      	b.n	400efa <prvCopyDataToQueue+0x76>
  400ef0:	2000      	movs	r0, #0
  400ef2:	e002      	b.n	400efa <prvCopyDataToQueue+0x76>
  400ef4:	2000      	movs	r0, #0
  400ef6:	e000      	b.n	400efa <prvCopyDataToQueue+0x76>
  400ef8:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  400efa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400efc:	3301      	adds	r3, #1
  400efe:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  400f00:	bd38      	pop	{r3, r4, r5, pc}
  400f02:	bf00      	nop
  400f04:	004022cd 	.word	0x004022cd
  400f08:	0040348d 	.word	0x0040348d

00400f0c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  400f0c:	b530      	push	{r4, r5, lr}
  400f0e:	b083      	sub	sp, #12
  400f10:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  400f12:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  400f14:	b954      	cbnz	r4, 400f2c <prvNotifyQueueSetContainer+0x20>
  400f16:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f1a:	b672      	cpsid	i
  400f1c:	f383 8811 	msr	BASEPRI, r3
  400f20:	f3bf 8f6f 	isb	sy
  400f24:	f3bf 8f4f 	dsb	sy
  400f28:	b662      	cpsie	i
  400f2a:	e7fe      	b.n	400f2a <prvNotifyQueueSetContainer+0x1e>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  400f2c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400f30:	429a      	cmp	r2, r3
  400f32:	d30a      	bcc.n	400f4a <prvNotifyQueueSetContainer+0x3e>
  400f34:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f38:	b672      	cpsid	i
  400f3a:	f383 8811 	msr	BASEPRI, r3
  400f3e:	f3bf 8f6f 	isb	sy
  400f42:	f3bf 8f4f 	dsb	sy
  400f46:	b662      	cpsie	i
  400f48:	e7fe      	b.n	400f48 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  400f4a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f4c:	4293      	cmp	r3, r2
  400f4e:	d917      	bls.n	400f80 <prvNotifyQueueSetContainer+0x74>
  400f50:	460a      	mov	r2, r1
		{
			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  400f52:	a901      	add	r1, sp, #4
  400f54:	4620      	mov	r0, r4
  400f56:	4b0c      	ldr	r3, [pc, #48]	; (400f88 <prvNotifyQueueSetContainer+0x7c>)
  400f58:	4798      	blx	r3
  400f5a:	4605      	mov	r5, r0

			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  400f5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f62:	d109      	bne.n	400f78 <prvNotifyQueueSetContainer+0x6c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400f64:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400f66:	b163      	cbz	r3, 400f82 <prvNotifyQueueSetContainer+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  400f68:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f6c:	4b07      	ldr	r3, [pc, #28]	; (400f8c <prvNotifyQueueSetContainer+0x80>)
  400f6e:	4798      	blx	r3
  400f70:	2800      	cmp	r0, #0
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
  400f72:	bf18      	it	ne
  400f74:	2501      	movne	r5, #1
  400f76:	e004      	b.n	400f82 <prvNotifyQueueSetContainer+0x76>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				( pxQueueSetContainer->xTxLock )++;
  400f78:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f7a:	3301      	adds	r3, #1
  400f7c:	64a3      	str	r3, [r4, #72]	; 0x48
  400f7e:	e000      	b.n	400f82 <prvNotifyQueueSetContainer+0x76>
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
  400f80:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400f82:	4628      	mov	r0, r5
  400f84:	b003      	add	sp, #12
  400f86:	bd30      	pop	{r4, r5, pc}
  400f88:	00400e85 	.word	0x00400e85
  400f8c:	0040209d 	.word	0x0040209d

00400f90 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400f90:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400f92:	b172      	cbz	r2, 400fb2 <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
  400f94:	b510      	push	{r4, lr}
  400f96:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  400f98:	68c4      	ldr	r4, [r0, #12]
  400f9a:	4414      	add	r4, r2
  400f9c:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400f9e:	6840      	ldr	r0, [r0, #4]
  400fa0:	4284      	cmp	r4, r0
  400fa2:	d301      	bcc.n	400fa8 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  400fa4:	6818      	ldr	r0, [r3, #0]
  400fa6:	60d8      	str	r0, [r3, #12]
  400fa8:	4608      	mov	r0, r1
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  400faa:	68d9      	ldr	r1, [r3, #12]
  400fac:	4b01      	ldr	r3, [pc, #4]	; (400fb4 <prvCopyDataFromQueue+0x24>)
  400fae:	4798      	blx	r3
  400fb0:	bd10      	pop	{r4, pc}
  400fb2:	4770      	bx	lr
  400fb4:	0040348d 	.word	0x0040348d

00400fb8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
  400fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400fba:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  400fbc:	4b20      	ldr	r3, [pc, #128]	; (401040 <prvUnlockQueue+0x88>)
  400fbe:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400fc0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400fc2:	2b00      	cmp	r3, #0
  400fc4:	dd18      	ble.n	400ff8 <prvUnlockQueue+0x40>
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400fc6:	4d1f      	ldr	r5, [pc, #124]	; (401044 <prvUnlockQueue+0x8c>)
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  400fc8:	4f1f      	ldr	r7, [pc, #124]	; (401048 <prvUnlockQueue+0x90>)
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400fca:	4e20      	ldr	r6, [pc, #128]	; (40104c <prvUnlockQueue+0x94>)
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
  400fcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400fce:	b133      	cbz	r3, 400fde <prvUnlockQueue+0x26>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400fd0:	2100      	movs	r1, #0
  400fd2:	4620      	mov	r0, r4
  400fd4:	47a8      	blx	r5
  400fd6:	2801      	cmp	r0, #1
  400fd8:	d108      	bne.n	400fec <prvUnlockQueue+0x34>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  400fda:	47b8      	blx	r7
  400fdc:	e006      	b.n	400fec <prvUnlockQueue+0x34>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400fde:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400fe0:	b153      	cbz	r3, 400ff8 <prvUnlockQueue+0x40>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400fe2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400fe6:	47b0      	blx	r6
  400fe8:	b100      	cbz	r0, 400fec <prvUnlockQueue+0x34>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
  400fea:	47b8      	blx	r7
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
  400fec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400fee:	3b01      	subs	r3, #1
  400ff0:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400ff2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400ff4:	2b00      	cmp	r3, #0
  400ff6:	dce9      	bgt.n	400fcc <prvUnlockQueue+0x14>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
  400ff8:	f04f 33ff 	mov.w	r3, #4294967295
  400ffc:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  400ffe:	4b14      	ldr	r3, [pc, #80]	; (401050 <prvUnlockQueue+0x98>)
  401000:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  401002:	4b0f      	ldr	r3, [pc, #60]	; (401040 <prvUnlockQueue+0x88>)
  401004:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401006:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401008:	2b00      	cmp	r3, #0
  40100a:	dd13      	ble.n	401034 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40100c:	6923      	ldr	r3, [r4, #16]
  40100e:	b91b      	cbnz	r3, 401018 <prvUnlockQueue+0x60>
  401010:	e010      	b.n	401034 <prvUnlockQueue+0x7c>
  401012:	6923      	ldr	r3, [r4, #16]
  401014:	b923      	cbnz	r3, 401020 <prvUnlockQueue+0x68>
  401016:	e00d      	b.n	401034 <prvUnlockQueue+0x7c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401018:	f104 0610 	add.w	r6, r4, #16
  40101c:	4d0b      	ldr	r5, [pc, #44]	; (40104c <prvUnlockQueue+0x94>)
				{
					vTaskMissedYield();
  40101e:	4f0a      	ldr	r7, [pc, #40]	; (401048 <prvUnlockQueue+0x90>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401020:	4630      	mov	r0, r6
  401022:	47a8      	blx	r5
  401024:	b100      	cbz	r0, 401028 <prvUnlockQueue+0x70>
				{
					vTaskMissedYield();
  401026:	47b8      	blx	r7
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
  401028:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40102a:	3b01      	subs	r3, #1
  40102c:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40102e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401030:	2b00      	cmp	r3, #0
  401032:	dcee      	bgt.n	401012 <prvUnlockQueue+0x5a>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  401034:	f04f 33ff 	mov.w	r3, #4294967295
  401038:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  40103a:	4b05      	ldr	r3, [pc, #20]	; (401050 <prvUnlockQueue+0x98>)
  40103c:	4798      	blx	r3
  40103e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401040:	00400bd5 	.word	0x00400bd5
  401044:	00400f0d 	.word	0x00400f0d
  401048:	004021f9 	.word	0x004021f9
  40104c:	0040209d 	.word	0x0040209d
  401050:	00400c21 	.word	0x00400c21

00401054 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
  401054:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401056:	b950      	cbnz	r0, 40106e <xQueueGenericReset+0x1a>
  401058:	f04f 0380 	mov.w	r3, #128	; 0x80
  40105c:	b672      	cpsid	i
  40105e:	f383 8811 	msr	BASEPRI, r3
  401062:	f3bf 8f6f 	isb	sy
  401066:	f3bf 8f4f 	dsb	sy
  40106a:	b662      	cpsie	i
  40106c:	e7fe      	b.n	40106c <xQueueGenericReset+0x18>
  40106e:	4604      	mov	r4, r0
  401070:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  401072:	4b18      	ldr	r3, [pc, #96]	; (4010d4 <xQueueGenericReset+0x80>)
  401074:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401076:	6822      	ldr	r2, [r4, #0]
  401078:	6c21      	ldr	r1, [r4, #64]	; 0x40
  40107a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40107c:	fb03 f301 	mul.w	r3, r3, r1
  401080:	18d0      	adds	r0, r2, r3
  401082:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401084:	2000      	movs	r0, #0
  401086:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401088:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40108a:	1a5b      	subs	r3, r3, r1
  40108c:	4413      	add	r3, r2
  40108e:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401090:	f04f 33ff 	mov.w	r3, #4294967295
  401094:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401096:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  401098:	b985      	cbnz	r5, 4010bc <xQueueGenericReset+0x68>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40109a:	6923      	ldr	r3, [r4, #16]
  40109c:	b1ab      	cbz	r3, 4010ca <xQueueGenericReset+0x76>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40109e:	f104 0010 	add.w	r0, r4, #16
  4010a2:	4b0d      	ldr	r3, [pc, #52]	; (4010d8 <xQueueGenericReset+0x84>)
  4010a4:	4798      	blx	r3
  4010a6:	2801      	cmp	r0, #1
  4010a8:	d10f      	bne.n	4010ca <xQueueGenericReset+0x76>
				{
					queueYIELD_IF_USING_PREEMPTION();
  4010aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010ae:	4b0b      	ldr	r3, [pc, #44]	; (4010dc <xQueueGenericReset+0x88>)
  4010b0:	601a      	str	r2, [r3, #0]
  4010b2:	f3bf 8f4f 	dsb	sy
  4010b6:	f3bf 8f6f 	isb	sy
  4010ba:	e006      	b.n	4010ca <xQueueGenericReset+0x76>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4010bc:	f104 0010 	add.w	r0, r4, #16
  4010c0:	4d07      	ldr	r5, [pc, #28]	; (4010e0 <xQueueGenericReset+0x8c>)
  4010c2:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4010c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4010c8:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  4010ca:	4b06      	ldr	r3, [pc, #24]	; (4010e4 <xQueueGenericReset+0x90>)
  4010cc:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  4010ce:	2001      	movs	r0, #1
  4010d0:	bd38      	pop	{r3, r4, r5, pc}
  4010d2:	bf00      	nop
  4010d4:	00400bd5 	.word	0x00400bd5
  4010d8:	0040209d 	.word	0x0040209d
  4010dc:	e000ed04 	.word	0xe000ed04
  4010e0:	00400a89 	.word	0x00400a89
  4010e4:	00400c21 	.word	0x00400c21

004010e8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
  4010e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4010ea:	b950      	cbnz	r0, 401102 <xQueueGenericCreate+0x1a>
  4010ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010f0:	b672      	cpsid	i
  4010f2:	f383 8811 	msr	BASEPRI, r3
  4010f6:	f3bf 8f6f 	isb	sy
  4010fa:	f3bf 8f4f 	dsb	sy
  4010fe:	b662      	cpsie	i
  401100:	e7fe      	b.n	401100 <xQueueGenericCreate+0x18>
  401102:	4606      	mov	r6, r0
  401104:	4617      	mov	r7, r2
  401106:	460d      	mov	r5, r1

	if( uxItemSize == ( UBaseType_t ) 0 )
  401108:	b1c1      	cbz	r1, 40113c <xQueueGenericCreate+0x54>
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40110a:	fb01 f000 	mul.w	r0, r1, r0
  40110e:	3059      	adds	r0, #89	; 0x59
  401110:	4b14      	ldr	r3, [pc, #80]	; (401164 <xQueueGenericCreate+0x7c>)
  401112:	4798      	blx	r3

	if( pxNewQueue != NULL )
  401114:	4604      	mov	r4, r0
  401116:	b910      	cbnz	r0, 40111e <xQueueGenericCreate+0x36>
  401118:	e005      	b.n	401126 <xQueueGenericCreate+0x3e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40111a:	6024      	str	r4, [r4, #0]
  40111c:	e015      	b.n	40114a <xQueueGenericCreate+0x62>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  40111e:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401122:	6003      	str	r3, [r0, #0]
  401124:	e011      	b.n	40114a <xQueueGenericCreate+0x62>
  401126:	f04f 0380 	mov.w	r3, #128	; 0x80
  40112a:	b672      	cpsid	i
  40112c:	f383 8811 	msr	BASEPRI, r3
  401130:	f3bf 8f6f 	isb	sy
  401134:	f3bf 8f4f 	dsb	sy
  401138:	b662      	cpsie	i
  40113a:	e7fe      	b.n	40113a <xQueueGenericCreate+0x52>
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40113c:	2058      	movs	r0, #88	; 0x58
  40113e:	4b09      	ldr	r3, [pc, #36]	; (401164 <xQueueGenericCreate+0x7c>)
  401140:	4798      	blx	r3

	if( pxNewQueue != NULL )
  401142:	4604      	mov	r4, r0
  401144:	2800      	cmp	r0, #0
  401146:	d1e8      	bne.n	40111a <xQueueGenericCreate+0x32>
  401148:	e7ed      	b.n	401126 <xQueueGenericCreate+0x3e>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
  40114a:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40114c:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  40114e:	2101      	movs	r1, #1
  401150:	4620      	mov	r0, r4
  401152:	4b05      	ldr	r3, [pc, #20]	; (401168 <xQueueGenericCreate+0x80>)
  401154:	4798      	blx	r3

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
  401156:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		}
		#endif /* configUSE_TRACE_FACILITY */

		#if( configUSE_QUEUE_SETS == 1 )
		{
			pxNewQueue->pxQueueSetContainer = NULL;
  40115a:	2300      	movs	r3, #0
  40115c:	6563      	str	r3, [r4, #84]	; 0x54
	}

	configASSERT( xReturn );

	return xReturn;
}
  40115e:	4620      	mov	r0, r4
  401160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401162:	bf00      	nop
  401164:	00400e31 	.word	0x00400e31
  401168:	00401055 	.word	0x00401055

0040116c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
  40116c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401170:	b085      	sub	sp, #20
  401172:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401174:	b950      	cbnz	r0, 40118c <xQueueGenericSend+0x20>
  401176:	f04f 0380 	mov.w	r3, #128	; 0x80
  40117a:	b672      	cpsid	i
  40117c:	f383 8811 	msr	BASEPRI, r3
  401180:	f3bf 8f6f 	isb	sy
  401184:	f3bf 8f4f 	dsb	sy
  401188:	b662      	cpsie	i
  40118a:	e7fe      	b.n	40118a <xQueueGenericSend+0x1e>
  40118c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40118e:	b961      	cbnz	r1, 4011aa <xQueueGenericSend+0x3e>
  401190:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401192:	b152      	cbz	r2, 4011aa <xQueueGenericSend+0x3e>
  401194:	f04f 0380 	mov.w	r3, #128	; 0x80
  401198:	b672      	cpsid	i
  40119a:	f383 8811 	msr	BASEPRI, r3
  40119e:	f3bf 8f6f 	isb	sy
  4011a2:	f3bf 8f4f 	dsb	sy
  4011a6:	b662      	cpsie	i
  4011a8:	e7fe      	b.n	4011a8 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4011aa:	2b02      	cmp	r3, #2
  4011ac:	d10d      	bne.n	4011ca <xQueueGenericSend+0x5e>
  4011ae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4011b0:	2a01      	cmp	r2, #1
  4011b2:	d00a      	beq.n	4011ca <xQueueGenericSend+0x5e>
  4011b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011b8:	b672      	cpsid	i
  4011ba:	f383 8811 	msr	BASEPRI, r3
  4011be:	f3bf 8f6f 	isb	sy
  4011c2:	f3bf 8f4f 	dsb	sy
  4011c6:	b662      	cpsie	i
  4011c8:	e7fe      	b.n	4011c8 <xQueueGenericSend+0x5c>
  4011ca:	461d      	mov	r5, r3
  4011cc:	9100      	str	r1, [sp, #0]
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4011ce:	4b51      	ldr	r3, [pc, #324]	; (401314 <xQueueGenericSend+0x1a8>)
  4011d0:	4798      	blx	r3
  4011d2:	b960      	cbnz	r0, 4011ee <xQueueGenericSend+0x82>
  4011d4:	9b01      	ldr	r3, [sp, #4]
  4011d6:	b163      	cbz	r3, 4011f2 <xQueueGenericSend+0x86>
  4011d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011dc:	b672      	cpsid	i
  4011de:	f383 8811 	msr	BASEPRI, r3
  4011e2:	f3bf 8f6f 	isb	sy
  4011e6:	f3bf 8f4f 	dsb	sy
  4011ea:	b662      	cpsie	i
  4011ec:	e7fe      	b.n	4011ec <xQueueGenericSend+0x80>
  4011ee:	2700      	movs	r7, #0
  4011f0:	e000      	b.n	4011f4 <xQueueGenericSend+0x88>
  4011f2:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4011f4:	4e48      	ldr	r6, [pc, #288]	; (401318 <xQueueGenericSend+0x1ac>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4011f6:	f8df 914c 	ldr.w	r9, [pc, #332]	; 401344 <xQueueGenericSend+0x1d8>
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  4011fa:	f8df 8128 	ldr.w	r8, [pc, #296]	; 401324 <xQueueGenericSend+0x1b8>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4011fe:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401200:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401202:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401204:	429a      	cmp	r2, r3
  401206:	d301      	bcc.n	40120c <xQueueGenericSend+0xa0>
  401208:	2d02      	cmp	r5, #2
  40120a:	d133      	bne.n	401274 <xQueueGenericSend+0x108>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40120c:	462a      	mov	r2, r5
  40120e:	9900      	ldr	r1, [sp, #0]
  401210:	4620      	mov	r0, r4
  401212:	4b42      	ldr	r3, [pc, #264]	; (40131c <xQueueGenericSend+0x1b0>)
  401214:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  401216:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401218:	b173      	cbz	r3, 401238 <xQueueGenericSend+0xcc>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40121a:	4629      	mov	r1, r5
  40121c:	4620      	mov	r0, r4
  40121e:	4b40      	ldr	r3, [pc, #256]	; (401320 <xQueueGenericSend+0x1b4>)
  401220:	4798      	blx	r3
  401222:	2801      	cmp	r0, #1
  401224:	d122      	bne.n	40126c <xQueueGenericSend+0x100>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
  401226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40122a:	4b3e      	ldr	r3, [pc, #248]	; (401324 <xQueueGenericSend+0x1b8>)
  40122c:	601a      	str	r2, [r3, #0]
  40122e:	f3bf 8f4f 	dsb	sy
  401232:	f3bf 8f6f 	isb	sy
  401236:	e019      	b.n	40126c <xQueueGenericSend+0x100>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401238:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40123a:	b173      	cbz	r3, 40125a <xQueueGenericSend+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  40123c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401240:	4b39      	ldr	r3, [pc, #228]	; (401328 <xQueueGenericSend+0x1bc>)
  401242:	4798      	blx	r3
  401244:	2801      	cmp	r0, #1
  401246:	d111      	bne.n	40126c <xQueueGenericSend+0x100>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
  401248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40124c:	4b35      	ldr	r3, [pc, #212]	; (401324 <xQueueGenericSend+0x1b8>)
  40124e:	601a      	str	r2, [r3, #0]
  401250:	f3bf 8f4f 	dsb	sy
  401254:	f3bf 8f6f 	isb	sy
  401258:	e008      	b.n	40126c <xQueueGenericSend+0x100>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
  40125a:	b138      	cbz	r0, 40126c <xQueueGenericSend+0x100>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
  40125c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401260:	4b30      	ldr	r3, [pc, #192]	; (401324 <xQueueGenericSend+0x1b8>)
  401262:	601a      	str	r2, [r3, #0]
  401264:	f3bf 8f4f 	dsb	sy
  401268:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
  40126c:	4b2f      	ldr	r3, [pc, #188]	; (40132c <xQueueGenericSend+0x1c0>)
  40126e:	4798      	blx	r3
				return pdPASS;
  401270:	2001      	movs	r0, #1
  401272:	e04b      	b.n	40130c <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  401274:	9b01      	ldr	r3, [sp, #4]
  401276:	b91b      	cbnz	r3, 401280 <xQueueGenericSend+0x114>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401278:	4b2c      	ldr	r3, [pc, #176]	; (40132c <xQueueGenericSend+0x1c0>)
  40127a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  40127c:	2000      	movs	r0, #0
  40127e:	e045      	b.n	40130c <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
  401280:	b917      	cbnz	r7, 401288 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401282:	a802      	add	r0, sp, #8
  401284:	47c8      	blx	r9
					xEntryTimeSet = pdTRUE;
  401286:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  401288:	4b28      	ldr	r3, [pc, #160]	; (40132c <xQueueGenericSend+0x1c0>)
  40128a:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40128c:	4b28      	ldr	r3, [pc, #160]	; (401330 <xQueueGenericSend+0x1c4>)
  40128e:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401290:	47b0      	blx	r6
  401292:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401294:	f1b3 3fff 	cmp.w	r3, #4294967295
  401298:	d101      	bne.n	40129e <xQueueGenericSend+0x132>
  40129a:	2300      	movs	r3, #0
  40129c:	6463      	str	r3, [r4, #68]	; 0x44
  40129e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4012a4:	d101      	bne.n	4012aa <xQueueGenericSend+0x13e>
  4012a6:	2300      	movs	r3, #0
  4012a8:	64a3      	str	r3, [r4, #72]	; 0x48
  4012aa:	4b20      	ldr	r3, [pc, #128]	; (40132c <xQueueGenericSend+0x1c0>)
  4012ac:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4012ae:	a901      	add	r1, sp, #4
  4012b0:	a802      	add	r0, sp, #8
  4012b2:	4b20      	ldr	r3, [pc, #128]	; (401334 <xQueueGenericSend+0x1c8>)
  4012b4:	4798      	blx	r3
  4012b6:	bb18      	cbnz	r0, 401300 <xQueueGenericSend+0x194>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  4012b8:	47b0      	blx	r6
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4012ba:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4012be:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  4012c2:	4b1a      	ldr	r3, [pc, #104]	; (40132c <xQueueGenericSend+0x1c0>)
  4012c4:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4012c6:	45d3      	cmp	fp, sl
  4012c8:	d114      	bne.n	4012f4 <xQueueGenericSend+0x188>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4012ca:	9901      	ldr	r1, [sp, #4]
  4012cc:	f104 0010 	add.w	r0, r4, #16
  4012d0:	4b19      	ldr	r3, [pc, #100]	; (401338 <xQueueGenericSend+0x1cc>)
  4012d2:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  4012d4:	4620      	mov	r0, r4
  4012d6:	4b19      	ldr	r3, [pc, #100]	; (40133c <xQueueGenericSend+0x1d0>)
  4012d8:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  4012da:	4b19      	ldr	r3, [pc, #100]	; (401340 <xQueueGenericSend+0x1d4>)
  4012dc:	4798      	blx	r3
  4012de:	2800      	cmp	r0, #0
  4012e0:	d18d      	bne.n	4011fe <xQueueGenericSend+0x92>
				{
					portYIELD_WITHIN_API();
  4012e2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4012e6:	f8c8 3000 	str.w	r3, [r8]
  4012ea:	f3bf 8f4f 	dsb	sy
  4012ee:	f3bf 8f6f 	isb	sy
  4012f2:	e784      	b.n	4011fe <xQueueGenericSend+0x92>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4012f4:	4620      	mov	r0, r4
  4012f6:	4b11      	ldr	r3, [pc, #68]	; (40133c <xQueueGenericSend+0x1d0>)
  4012f8:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4012fa:	4b11      	ldr	r3, [pc, #68]	; (401340 <xQueueGenericSend+0x1d4>)
  4012fc:	4798      	blx	r3
  4012fe:	e77e      	b.n	4011fe <xQueueGenericSend+0x92>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  401300:	4620      	mov	r0, r4
  401302:	4b0e      	ldr	r3, [pc, #56]	; (40133c <xQueueGenericSend+0x1d0>)
  401304:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401306:	4b0e      	ldr	r3, [pc, #56]	; (401340 <xQueueGenericSend+0x1d4>)
  401308:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  40130a:	2000      	movs	r0, #0
		}
	}
}
  40130c:	b005      	add	sp, #20
  40130e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401312:	bf00      	nop
  401314:	00402205 	.word	0x00402205
  401318:	00400bd5 	.word	0x00400bd5
  40131c:	00400e85 	.word	0x00400e85
  401320:	00400f0d 	.word	0x00400f0d
  401324:	e000ed04 	.word	0xe000ed04
  401328:	0040209d 	.word	0x0040209d
  40132c:	00400c21 	.word	0x00400c21
  401330:	00401a79 	.word	0x00401a79
  401334:	00402165 	.word	0x00402165
  401338:	00401f99 	.word	0x00401f99
  40133c:	00400fb9 	.word	0x00400fb9
  401340:	00401be9 	.word	0x00401be9
  401344:	00402135 	.word	0x00402135

00401348 <xQueueGenericSendFromISR>:
{
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401348:	b950      	cbnz	r0, 401360 <xQueueGenericSendFromISR+0x18>
  40134a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40134e:	b672      	cpsid	i
  401350:	f383 8811 	msr	BASEPRI, r3
  401354:	f3bf 8f6f 	isb	sy
  401358:	f3bf 8f4f 	dsb	sy
  40135c:	b662      	cpsie	i
  40135e:	e7fe      	b.n	40135e <xQueueGenericSendFromISR+0x16>

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
  401360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401364:	4604      	mov	r4, r0
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401366:	b961      	cbnz	r1, 401382 <xQueueGenericSendFromISR+0x3a>
  401368:	6c00      	ldr	r0, [r0, #64]	; 0x40
  40136a:	b150      	cbz	r0, 401382 <xQueueGenericSendFromISR+0x3a>
  40136c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401370:	b672      	cpsid	i
  401372:	f383 8811 	msr	BASEPRI, r3
  401376:	f3bf 8f6f 	isb	sy
  40137a:	f3bf 8f4f 	dsb	sy
  40137e:	b662      	cpsie	i
  401380:	e7fe      	b.n	401380 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401382:	2b02      	cmp	r3, #2
  401384:	d10d      	bne.n	4013a2 <xQueueGenericSendFromISR+0x5a>
  401386:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401388:	2801      	cmp	r0, #1
  40138a:	d00a      	beq.n	4013a2 <xQueueGenericSendFromISR+0x5a>
  40138c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401390:	b672      	cpsid	i
  401392:	f383 8811 	msr	BASEPRI, r3
  401396:	f3bf 8f6f 	isb	sy
  40139a:	f3bf 8f4f 	dsb	sy
  40139e:	b662      	cpsie	i
  4013a0:	e7fe      	b.n	4013a0 <xQueueGenericSendFromISR+0x58>
  4013a2:	461e      	mov	r6, r3
  4013a4:	4615      	mov	r5, r2
  4013a6:	4688      	mov	r8, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4013a8:	4b21      	ldr	r3, [pc, #132]	; (401430 <xQueueGenericSendFromISR+0xe8>)
  4013aa:	4798      	blx	r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  4013ac:	f3ef 8711 	mrs	r7, BASEPRI
  4013b0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013b4:	b672      	cpsid	i
  4013b6:	f383 8811 	msr	BASEPRI, r3
  4013ba:	f3bf 8f6f 	isb	sy
  4013be:	f3bf 8f4f 	dsb	sy
  4013c2:	b662      	cpsie	i
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4013c4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4013c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4013c8:	429a      	cmp	r2, r3
  4013ca:	d301      	bcc.n	4013d0 <xQueueGenericSendFromISR+0x88>
  4013cc:	2e02      	cmp	r6, #2
  4013ce:	d123      	bne.n	401418 <xQueueGenericSendFromISR+0xd0>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4013d0:	4632      	mov	r2, r6
  4013d2:	4641      	mov	r1, r8
  4013d4:	4620      	mov	r0, r4
  4013d6:	4b17      	ldr	r3, [pc, #92]	; (401434 <xQueueGenericSendFromISR+0xec>)
  4013d8:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4013da:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4013dc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013e0:	d115      	bne.n	40140e <xQueueGenericSendFromISR+0xc6>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  4013e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4013e4:	b143      	cbz	r3, 4013f8 <xQueueGenericSendFromISR+0xb0>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4013e6:	4631      	mov	r1, r6
  4013e8:	4620      	mov	r0, r4
  4013ea:	4b13      	ldr	r3, [pc, #76]	; (401438 <xQueueGenericSendFromISR+0xf0>)
  4013ec:	4798      	blx	r3
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  4013ee:	b1ad      	cbz	r5, 40141c <xQueueGenericSendFromISR+0xd4>
  4013f0:	2801      	cmp	r0, #1
  4013f2:	d113      	bne.n	40141c <xQueueGenericSendFromISR+0xd4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  4013f4:	6028      	str	r0, [r5, #0]
  4013f6:	e016      	b.n	401426 <xQueueGenericSendFromISR+0xde>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4013f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4013fa:	b18b      	cbz	r3, 401420 <xQueueGenericSendFromISR+0xd8>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4013fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401400:	4b0e      	ldr	r3, [pc, #56]	; (40143c <xQueueGenericSendFromISR+0xf4>)
  401402:	4798      	blx	r3
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  401404:	b175      	cbz	r5, 401424 <xQueueGenericSendFromISR+0xdc>
  401406:	b168      	cbz	r0, 401424 <xQueueGenericSendFromISR+0xdc>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  401408:	2001      	movs	r0, #1
  40140a:	6028      	str	r0, [r5, #0]
  40140c:	e00b      	b.n	401426 <xQueueGenericSendFromISR+0xde>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  40140e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401410:	3301      	adds	r3, #1
  401412:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  401414:	2001      	movs	r0, #1
  401416:	e006      	b.n	401426 <xQueueGenericSendFromISR+0xde>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  401418:	2000      	movs	r0, #0
  40141a:	e004      	b.n	401426 <xQueueGenericSendFromISR+0xde>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  40141c:	2001      	movs	r0, #1
  40141e:	e002      	b.n	401426 <xQueueGenericSendFromISR+0xde>
  401420:	2001      	movs	r0, #1
  401422:	e000      	b.n	401426 <xQueueGenericSendFromISR+0xde>
  401424:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401426:	f387 8811 	msr	BASEPRI, r7
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
  40142a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40142e:	bf00      	nop
  401430:	00400dcd 	.word	0x00400dcd
  401434:	00400e85 	.word	0x00400e85
  401438:	00400f0d 	.word	0x00400f0d
  40143c:	0040209d 	.word	0x0040209d

00401440 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
  401440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401444:	b085      	sub	sp, #20
  401446:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401448:	b950      	cbnz	r0, 401460 <xQueueGenericReceive+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40144a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40144e:	b672      	cpsid	i
  401450:	f383 8811 	msr	BASEPRI, r3
  401454:	f3bf 8f6f 	isb	sy
  401458:	f3bf 8f4f 	dsb	sy
  40145c:	b662      	cpsie	i
  40145e:	e7fe      	b.n	40145e <xQueueGenericReceive+0x1e>
  401460:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401462:	b961      	cbnz	r1, 40147e <xQueueGenericReceive+0x3e>
  401464:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401466:	b152      	cbz	r2, 40147e <xQueueGenericReceive+0x3e>
  401468:	f04f 0380 	mov.w	r3, #128	; 0x80
  40146c:	b672      	cpsid	i
  40146e:	f383 8811 	msr	BASEPRI, r3
  401472:	f3bf 8f6f 	isb	sy
  401476:	f3bf 8f4f 	dsb	sy
  40147a:	b662      	cpsie	i
  40147c:	e7fe      	b.n	40147c <xQueueGenericReceive+0x3c>
  40147e:	4698      	mov	r8, r3
  401480:	468b      	mov	fp, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401482:	4b52      	ldr	r3, [pc, #328]	; (4015cc <xQueueGenericReceive+0x18c>)
  401484:	4798      	blx	r3
  401486:	b960      	cbnz	r0, 4014a2 <xQueueGenericReceive+0x62>
  401488:	9b01      	ldr	r3, [sp, #4]
  40148a:	b163      	cbz	r3, 4014a6 <xQueueGenericReceive+0x66>
  40148c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401490:	b672      	cpsid	i
  401492:	f383 8811 	msr	BASEPRI, r3
  401496:	f3bf 8f6f 	isb	sy
  40149a:	f3bf 8f4f 	dsb	sy
  40149e:	b662      	cpsie	i
  4014a0:	e7fe      	b.n	4014a0 <xQueueGenericReceive+0x60>
  4014a2:	2600      	movs	r6, #0
  4014a4:	e000      	b.n	4014a8 <xQueueGenericReceive+0x68>
  4014a6:	2600      	movs	r6, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4014a8:	4d49      	ldr	r5, [pc, #292]	; (4015d0 <xQueueGenericReceive+0x190>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4014aa:	f8df a154 	ldr.w	sl, [pc, #340]	; 401600 <xQueueGenericReceive+0x1c0>

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
				prvUnlockQueue( pxQueue );
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  4014ae:	f8df 9130 	ldr.w	r9, [pc, #304]	; 4015e0 <xQueueGenericReceive+0x1a0>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4014b2:	47a8      	blx	r5
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4014b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4014b6:	2b00      	cmp	r3, #0
  4014b8:	d034      	beq.n	401524 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  4014ba:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4014bc:	4659      	mov	r1, fp
  4014be:	4620      	mov	r0, r4
  4014c0:	4b44      	ldr	r3, [pc, #272]	; (4015d4 <xQueueGenericReceive+0x194>)
  4014c2:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  4014c4:	f1b8 0f00 	cmp.w	r8, #0
  4014c8:	d118      	bne.n	4014fc <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
  4014ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4014cc:	3b01      	subs	r3, #1
  4014ce:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4014d0:	6823      	ldr	r3, [r4, #0]
  4014d2:	b913      	cbnz	r3, 4014da <xQueueGenericReceive+0x9a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4014d4:	4b40      	ldr	r3, [pc, #256]	; (4015d8 <xQueueGenericReceive+0x198>)
  4014d6:	4798      	blx	r3
  4014d8:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4014da:	6923      	ldr	r3, [r4, #16]
  4014dc:	b1f3      	cbz	r3, 40151c <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4014de:	f104 0010 	add.w	r0, r4, #16
  4014e2:	4b3e      	ldr	r3, [pc, #248]	; (4015dc <xQueueGenericReceive+0x19c>)
  4014e4:	4798      	blx	r3
  4014e6:	2801      	cmp	r0, #1
  4014e8:	d118      	bne.n	40151c <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
  4014ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4014ee:	4b3c      	ldr	r3, [pc, #240]	; (4015e0 <xQueueGenericReceive+0x1a0>)
  4014f0:	601a      	str	r2, [r3, #0]
  4014f2:	f3bf 8f4f 	dsb	sy
  4014f6:	f3bf 8f6f 	isb	sy
  4014fa:	e00f      	b.n	40151c <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  4014fc:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4014fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401500:	b163      	cbz	r3, 40151c <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401502:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401506:	4b35      	ldr	r3, [pc, #212]	; (4015dc <xQueueGenericReceive+0x19c>)
  401508:	4798      	blx	r3
  40150a:	b138      	cbz	r0, 40151c <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
  40150c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401510:	4b33      	ldr	r3, [pc, #204]	; (4015e0 <xQueueGenericReceive+0x1a0>)
  401512:	601a      	str	r2, [r3, #0]
  401514:	f3bf 8f4f 	dsb	sy
  401518:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
  40151c:	4b31      	ldr	r3, [pc, #196]	; (4015e4 <xQueueGenericReceive+0x1a4>)
  40151e:	4798      	blx	r3
				return pdPASS;
  401520:	2001      	movs	r0, #1
  401522:	e04f      	b.n	4015c4 <xQueueGenericReceive+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  401524:	9b01      	ldr	r3, [sp, #4]
  401526:	b91b      	cbnz	r3, 401530 <xQueueGenericReceive+0xf0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401528:	4b2e      	ldr	r3, [pc, #184]	; (4015e4 <xQueueGenericReceive+0x1a4>)
  40152a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  40152c:	2000      	movs	r0, #0
  40152e:	e049      	b.n	4015c4 <xQueueGenericReceive+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
  401530:	b916      	cbnz	r6, 401538 <xQueueGenericReceive+0xf8>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401532:	a802      	add	r0, sp, #8
  401534:	47d0      	blx	sl
					xEntryTimeSet = pdTRUE;
  401536:	2601      	movs	r6, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  401538:	4b2a      	ldr	r3, [pc, #168]	; (4015e4 <xQueueGenericReceive+0x1a4>)
  40153a:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40153c:	4b2a      	ldr	r3, [pc, #168]	; (4015e8 <xQueueGenericReceive+0x1a8>)
  40153e:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401540:	47a8      	blx	r5
  401542:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401544:	f1b3 3fff 	cmp.w	r3, #4294967295
  401548:	d101      	bne.n	40154e <xQueueGenericReceive+0x10e>
  40154a:	2300      	movs	r3, #0
  40154c:	6463      	str	r3, [r4, #68]	; 0x44
  40154e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401550:	f1b3 3fff 	cmp.w	r3, #4294967295
  401554:	d101      	bne.n	40155a <xQueueGenericReceive+0x11a>
  401556:	2300      	movs	r3, #0
  401558:	64a3      	str	r3, [r4, #72]	; 0x48
  40155a:	4b22      	ldr	r3, [pc, #136]	; (4015e4 <xQueueGenericReceive+0x1a4>)
  40155c:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40155e:	a901      	add	r1, sp, #4
  401560:	a802      	add	r0, sp, #8
  401562:	4b22      	ldr	r3, [pc, #136]	; (4015ec <xQueueGenericReceive+0x1ac>)
  401564:	4798      	blx	r3
  401566:	bb38      	cbnz	r0, 4015b8 <xQueueGenericReceive+0x178>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  401568:	47a8      	blx	r5
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  40156a:	6ba7      	ldr	r7, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  40156c:	4b1d      	ldr	r3, [pc, #116]	; (4015e4 <xQueueGenericReceive+0x1a4>)
  40156e:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401570:	b9e7      	cbnz	r7, 4015ac <xQueueGenericReceive+0x16c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401572:	6823      	ldr	r3, [r4, #0]
  401574:	b92b      	cbnz	r3, 401582 <xQueueGenericReceive+0x142>
					{
						taskENTER_CRITICAL();
  401576:	47a8      	blx	r5
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401578:	6860      	ldr	r0, [r4, #4]
  40157a:	4b1d      	ldr	r3, [pc, #116]	; (4015f0 <xQueueGenericReceive+0x1b0>)
  40157c:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
  40157e:	4b19      	ldr	r3, [pc, #100]	; (4015e4 <xQueueGenericReceive+0x1a4>)
  401580:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401582:	9901      	ldr	r1, [sp, #4]
  401584:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401588:	4b1a      	ldr	r3, [pc, #104]	; (4015f4 <xQueueGenericReceive+0x1b4>)
  40158a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40158c:	4620      	mov	r0, r4
  40158e:	4b1a      	ldr	r3, [pc, #104]	; (4015f8 <xQueueGenericReceive+0x1b8>)
  401590:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401592:	4b1a      	ldr	r3, [pc, #104]	; (4015fc <xQueueGenericReceive+0x1bc>)
  401594:	4798      	blx	r3
  401596:	2800      	cmp	r0, #0
  401598:	d18b      	bne.n	4014b2 <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
  40159a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40159e:	f8c9 3000 	str.w	r3, [r9]
  4015a2:	f3bf 8f4f 	dsb	sy
  4015a6:	f3bf 8f6f 	isb	sy
  4015aa:	e782      	b.n	4014b2 <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4015ac:	4620      	mov	r0, r4
  4015ae:	4b12      	ldr	r3, [pc, #72]	; (4015f8 <xQueueGenericReceive+0x1b8>)
  4015b0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4015b2:	4b12      	ldr	r3, [pc, #72]	; (4015fc <xQueueGenericReceive+0x1bc>)
  4015b4:	4798      	blx	r3
  4015b6:	e77c      	b.n	4014b2 <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4015b8:	4620      	mov	r0, r4
  4015ba:	4b0f      	ldr	r3, [pc, #60]	; (4015f8 <xQueueGenericReceive+0x1b8>)
  4015bc:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4015be:	4b0f      	ldr	r3, [pc, #60]	; (4015fc <xQueueGenericReceive+0x1bc>)
  4015c0:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4015c2:	2000      	movs	r0, #0
		}
	}
}
  4015c4:	b005      	add	sp, #20
  4015c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015ca:	bf00      	nop
  4015cc:	00402205 	.word	0x00402205
  4015d0:	00400bd5 	.word	0x00400bd5
  4015d4:	00400f91 	.word	0x00400f91
  4015d8:	0040248d 	.word	0x0040248d
  4015dc:	0040209d 	.word	0x0040209d
  4015e0:	e000ed04 	.word	0xe000ed04
  4015e4:	00400c21 	.word	0x00400c21
  4015e8:	00401a79 	.word	0x00401a79
  4015ec:	00402165 	.word	0x00402165
  4015f0:	00402225 	.word	0x00402225
  4015f4:	00401f99 	.word	0x00401f99
  4015f8:	00400fb9 	.word	0x00400fb9
  4015fc:	00401be9 	.word	0x00401be9
  401600:	00402135 	.word	0x00402135

00401604 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
  401604:	b410      	push	{r4}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  401606:	4b0b      	ldr	r3, [pc, #44]	; (401634 <vQueueAddToRegistry+0x30>)
  401608:	681b      	ldr	r3, [r3, #0]
  40160a:	b12b      	cbz	r3, 401618 <vQueueAddToRegistry+0x14>
  40160c:	2301      	movs	r3, #1
  40160e:	4c09      	ldr	r4, [pc, #36]	; (401634 <vQueueAddToRegistry+0x30>)
  401610:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401614:	b942      	cbnz	r2, 401628 <vQueueAddToRegistry+0x24>
  401616:	e000      	b.n	40161a <vQueueAddToRegistry+0x16>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401618:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  40161a:	4a06      	ldr	r2, [pc, #24]	; (401634 <vQueueAddToRegistry+0x30>)
  40161c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401620:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401624:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
  401626:	e002      	b.n	40162e <vQueueAddToRegistry+0x2a>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401628:	3301      	adds	r3, #1
  40162a:	2b08      	cmp	r3, #8
  40162c:	d1f0      	bne.n	401610 <vQueueAddToRegistry+0xc>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
  40162e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401632:	4770      	bx	lr
  401634:	20400bc0 	.word	0x20400bc0

00401638 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  401638:	b570      	push	{r4, r5, r6, lr}
  40163a:	4604      	mov	r4, r0
  40163c:	460d      	mov	r5, r1
  40163e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  401640:	4b0d      	ldr	r3, [pc, #52]	; (401678 <vQueueWaitForMessageRestricted+0x40>)
  401642:	4798      	blx	r3
  401644:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401646:	f1b3 3fff 	cmp.w	r3, #4294967295
  40164a:	d101      	bne.n	401650 <vQueueWaitForMessageRestricted+0x18>
  40164c:	2300      	movs	r3, #0
  40164e:	6463      	str	r3, [r4, #68]	; 0x44
  401650:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401652:	f1b3 3fff 	cmp.w	r3, #4294967295
  401656:	d101      	bne.n	40165c <vQueueWaitForMessageRestricted+0x24>
  401658:	2300      	movs	r3, #0
  40165a:	64a3      	str	r3, [r4, #72]	; 0x48
  40165c:	4b07      	ldr	r3, [pc, #28]	; (40167c <vQueueWaitForMessageRestricted+0x44>)
  40165e:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401660:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401662:	b92b      	cbnz	r3, 401670 <vQueueWaitForMessageRestricted+0x38>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401664:	4632      	mov	r2, r6
  401666:	4629      	mov	r1, r5
  401668:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40166c:	4b04      	ldr	r3, [pc, #16]	; (401680 <vQueueWaitForMessageRestricted+0x48>)
  40166e:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
  401670:	4620      	mov	r0, r4
  401672:	4b04      	ldr	r3, [pc, #16]	; (401684 <vQueueWaitForMessageRestricted+0x4c>)
  401674:	4798      	blx	r3
  401676:	bd70      	pop	{r4, r5, r6, pc}
  401678:	00400bd5 	.word	0x00400bd5
  40167c:	00400c21 	.word	0x00400c21
  401680:	0040201d 	.word	0x0040201d
  401684:	00400fb9 	.word	0x00400fb9

00401688 <prvListTaskWithinSingleList>:
	static UBaseType_t prvListTaskWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
	volatile TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
  401688:	680b      	ldr	r3, [r1, #0]
  40168a:	2b00      	cmp	r3, #0
  40168c:	d054      	beq.n	401738 <prvListTaskWithinSingleList+0xb0>
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTaskWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
  40168e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	volatile TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  401692:	684b      	ldr	r3, [r1, #4]
  401694:	685b      	ldr	r3, [r3, #4]
  401696:	604b      	str	r3, [r1, #4]
  401698:	f101 0e08 	add.w	lr, r1, #8
  40169c:	4573      	cmp	r3, lr
  40169e:	d101      	bne.n	4016a4 <prvListTaskWithinSingleList+0x1c>
  4016a0:	685b      	ldr	r3, [r3, #4]
  4016a2:	604b      	str	r3, [r1, #4]
  4016a4:	684b      	ldr	r3, [r1, #4]
  4016a6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4016aa:	f100 061c 	add.w	r6, r0, #28
#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTaskWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
	volatile TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
  4016ae:	2000      	movs	r0, #0
					be reported as being in the Blocked state. */
					if( eState == eSuspended )
					{
						if( listLIST_ITEM_CONTAINER( &( pxNextTCB->xEventListItem ) ) != NULL )
						{
							pxTaskStatusArray[ uxTask ].eCurrentState = eBlocked;
  4016b0:	f04f 0802 	mov.w	r8, #2
				{
					pxTaskStatusArray[ uxTask ].ulRunTimeCounter = pxNextTCB->ulRunTimeCounter;
				}
				#else
				{
					pxTaskStatusArray[ uxTask ].ulRunTimeCounter = 0;
  4016b4:	4607      	mov	r7, r0
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  4016b6:	684b      	ldr	r3, [r1, #4]
  4016b8:	685b      	ldr	r3, [r3, #4]
  4016ba:	604b      	str	r3, [r1, #4]
  4016bc:	459e      	cmp	lr, r3
  4016be:	d101      	bne.n	4016c4 <prvListTaskWithinSingleList+0x3c>
  4016c0:	68cb      	ldr	r3, [r1, #12]
  4016c2:	604b      	str	r3, [r1, #4]
  4016c4:	684b      	ldr	r3, [r1, #4]
  4016c6:	f8d3 900c 	ldr.w	r9, [r3, #12]
  4016ca:	46b2      	mov	sl, r6

				pxTaskStatusArray[ uxTask ].xHandle = ( TaskHandle_t ) pxNextTCB;
  4016cc:	f846 9c1c 	str.w	r9, [r6, #-28]
				pxTaskStatusArray[ uxTask ].pcTaskName = ( const char * ) &( pxNextTCB->pcTaskName [ 0 ] );
  4016d0:	f109 0334 	add.w	r3, r9, #52	; 0x34
  4016d4:	f846 3c18 	str.w	r3, [r6, #-24]
				pxTaskStatusArray[ uxTask ].xTaskNumber = pxNextTCB->uxTCBNumber;
  4016d8:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
  4016dc:	f846 3c14 	str.w	r3, [r6, #-20]
				pxTaskStatusArray[ uxTask ].eCurrentState = eState;
  4016e0:	f806 2c10 	strb.w	r2, [r6, #-16]
				pxTaskStatusArray[ uxTask ].uxCurrentPriority = pxNextTCB->uxPriority;
  4016e4:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
  4016e8:	f846 3c0c 	str.w	r3, [r6, #-12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a chance
					it is actually just blocked indefinitely - so really it should
					be reported as being in the Blocked state. */
					if( eState == eSuspended )
  4016ec:	2a03      	cmp	r2, #3
  4016ee:	d104      	bne.n	4016fa <prvListTaskWithinSingleList+0x72>
					{
						if( listLIST_ITEM_CONTAINER( &( pxNextTCB->xEventListItem ) ) != NULL )
  4016f0:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
  4016f4:	b10b      	cbz	r3, 4016fa <prvListTaskWithinSingleList+0x72>
						{
							pxTaskStatusArray[ uxTask ].eCurrentState = eBlocked;
  4016f6:	f806 8c10 	strb.w	r8, [r6, #-16]
				}
				#endif /* INCLUDE_vTaskSuspend */

				#if ( configUSE_MUTEXES == 1 )
				{
					pxTaskStatusArray[ uxTask ].uxBasePriority = pxNextTCB->uxBasePriority;
  4016fa:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
  4016fe:	f84a 3c08 	str.w	r3, [sl, #-8]
				{
					pxTaskStatusArray[ uxTask ].ulRunTimeCounter = pxNextTCB->ulRunTimeCounter;
				}
				#else
				{
					pxTaskStatusArray[ uxTask ].ulRunTimeCounter = 0;
  401702:	f84a 7c04 	str.w	r7, [sl, #-4]
				{
					pxTaskStatusArray[ uxTask ].usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxNextTCB->pxEndOfStack );
				}
				#else
				{
					pxTaskStatusArray[ uxTask ].usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxNextTCB->pxStack );
  401706:	f8d9 b030 	ldr.w	fp, [r9, #48]	; 0x30

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
  40170a:	f89b 3000 	ldrb.w	r3, [fp]
  40170e:	2ba5      	cmp	r3, #165	; 0xa5
  401710:	d108      	bne.n	401724 <prvListTaskWithinSingleList+0x9c>
  401712:	f10b 0301 	add.w	r3, fp, #1
  401716:	ebcb 0503 	rsb	r5, fp, r3
  40171a:	f813 4b01 	ldrb.w	r4, [r3], #1
  40171e:	2ca5      	cmp	r4, #165	; 0xa5
  401720:	d0f9      	beq.n	401716 <prvListTaskWithinSingleList+0x8e>
  401722:	e000      	b.n	401726 <prvListTaskWithinSingleList+0x9e>

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
  401724:	463d      	mov	r5, r7
				{
					pxTaskStatusArray[ uxTask ].usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxNextTCB->pxEndOfStack );
				}
				#else
				{
					pxTaskStatusArray[ uxTask ].usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxNextTCB->pxStack );
  401726:	08ad      	lsrs	r5, r5, #2
  401728:	f8aa 5000 	strh.w	r5, [sl]
				}
				#endif

				uxTask++;
  40172c:	3001      	adds	r0, #1
  40172e:	3620      	adds	r6, #32

			} while( pxNextTCB != pxFirstTCB );
  401730:	45cc      	cmp	ip, r9
  401732:	d1c0      	bne.n	4016b6 <prvListTaskWithinSingleList+0x2e>
  401734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTaskWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
	volatile TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
  401738:	2000      	movs	r0, #0
  40173a:	4770      	bx	lr

0040173c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40173c:	4b08      	ldr	r3, [pc, #32]	; (401760 <prvResetNextTaskUnblockTime+0x24>)
  40173e:	681b      	ldr	r3, [r3, #0]
  401740:	681b      	ldr	r3, [r3, #0]
  401742:	b923      	cbnz	r3, 40174e <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
  401744:	f04f 32ff 	mov.w	r2, #4294967295
  401748:	4b06      	ldr	r3, [pc, #24]	; (401764 <prvResetNextTaskUnblockTime+0x28>)
  40174a:	601a      	str	r2, [r3, #0]
  40174c:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40174e:	4b04      	ldr	r3, [pc, #16]	; (401760 <prvResetNextTaskUnblockTime+0x24>)
  401750:	681b      	ldr	r3, [r3, #0]
  401752:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401754:	68db      	ldr	r3, [r3, #12]
  401756:	685a      	ldr	r2, [r3, #4]
  401758:	4b02      	ldr	r3, [pc, #8]	; (401764 <prvResetNextTaskUnblockTime+0x28>)
  40175a:	601a      	str	r2, [r3, #0]
  40175c:	4770      	bx	lr
  40175e:	bf00      	nop
  401760:	2040094c 	.word	0x2040094c
  401764:	20400a0c 	.word	0x20400a0c

00401768 <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
  401768:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40176a:	4b0f      	ldr	r3, [pc, #60]	; (4017a8 <prvAddCurrentTaskToDelayedList+0x40>)
  40176c:	681b      	ldr	r3, [r3, #0]
  40176e:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  401770:	4b0e      	ldr	r3, [pc, #56]	; (4017ac <prvAddCurrentTaskToDelayedList+0x44>)
  401772:	681b      	ldr	r3, [r3, #0]
  401774:	4298      	cmp	r0, r3
  401776:	d207      	bcs.n	401788 <prvAddCurrentTaskToDelayedList+0x20>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401778:	4b0d      	ldr	r3, [pc, #52]	; (4017b0 <prvAddCurrentTaskToDelayedList+0x48>)
  40177a:	6818      	ldr	r0, [r3, #0]
  40177c:	4b0a      	ldr	r3, [pc, #40]	; (4017a8 <prvAddCurrentTaskToDelayedList+0x40>)
  40177e:	6819      	ldr	r1, [r3, #0]
  401780:	3104      	adds	r1, #4
  401782:	4b0c      	ldr	r3, [pc, #48]	; (4017b4 <prvAddCurrentTaskToDelayedList+0x4c>)
  401784:	4798      	blx	r3
  401786:	bd10      	pop	{r4, pc}
  401788:	4604      	mov	r4, r0
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40178a:	4b0b      	ldr	r3, [pc, #44]	; (4017b8 <prvAddCurrentTaskToDelayedList+0x50>)
  40178c:	6818      	ldr	r0, [r3, #0]
  40178e:	4b06      	ldr	r3, [pc, #24]	; (4017a8 <prvAddCurrentTaskToDelayedList+0x40>)
  401790:	6819      	ldr	r1, [r3, #0]
  401792:	3104      	adds	r1, #4
  401794:	4b07      	ldr	r3, [pc, #28]	; (4017b4 <prvAddCurrentTaskToDelayedList+0x4c>)
  401796:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  401798:	4b08      	ldr	r3, [pc, #32]	; (4017bc <prvAddCurrentTaskToDelayedList+0x54>)
  40179a:	681b      	ldr	r3, [r3, #0]
  40179c:	429c      	cmp	r4, r3
  40179e:	d201      	bcs.n	4017a4 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			xNextTaskUnblockTime = xTimeToWake;
  4017a0:	4b06      	ldr	r3, [pc, #24]	; (4017bc <prvAddCurrentTaskToDelayedList+0x54>)
  4017a2:	601c      	str	r4, [r3, #0]
  4017a4:	bd10      	pop	{r4, pc}
  4017a6:	bf00      	nop
  4017a8:	204009ec 	.word	0x204009ec
  4017ac:	20400a08 	.word	0x20400a08
  4017b0:	2040096c 	.word	0x2040096c
  4017b4:	00400ac1 	.word	0x00400ac1
  4017b8:	2040094c 	.word	0x2040094c
  4017bc:	20400a0c 	.word	0x20400a0c

004017c0 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  4017c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017c4:	b083      	sub	sp, #12
  4017c6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4017c8:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4017cc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
  4017ce:	b950      	cbnz	r0, 4017e6 <xTaskGenericCreate+0x26>
  4017d0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017d4:	b672      	cpsid	i
  4017d6:	f383 8811 	msr	BASEPRI, r3
  4017da:	f3bf 8f6f 	isb	sy
  4017de:	f3bf 8f4f 	dsb	sy
  4017e2:	b662      	cpsie	i
  4017e4:	e7fe      	b.n	4017e4 <xTaskGenericCreate+0x24>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4017e6:	2f04      	cmp	r7, #4
  4017e8:	d90a      	bls.n	401800 <xTaskGenericCreate+0x40>
  4017ea:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017ee:	b672      	cpsid	i
  4017f0:	f383 8811 	msr	BASEPRI, r3
  4017f4:	f3bf 8f6f 	isb	sy
  4017f8:	f3bf 8f4f 	dsb	sy
  4017fc:	b662      	cpsie	i
  4017fe:	e7fe      	b.n	4017fe <xTaskGenericCreate+0x3e>
  401800:	9001      	str	r0, [sp, #4]
  401802:	9300      	str	r3, [sp, #0]
  401804:	4690      	mov	r8, r2
  401806:	460e      	mov	r6, r1
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401808:	b935      	cbnz	r5, 401818 <xTaskGenericCreate+0x58>
  40180a:	0090      	lsls	r0, r2, #2
  40180c:	4b5f      	ldr	r3, [pc, #380]	; (40198c <xTaskGenericCreate+0x1cc>)
  40180e:	4798      	blx	r3

		if( pxStack != NULL )
  401810:	4605      	mov	r5, r0
  401812:	2800      	cmp	r0, #0
  401814:	f000 80b4 	beq.w	401980 <xTaskGenericCreate+0x1c0>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401818:	2058      	movs	r0, #88	; 0x58
  40181a:	4b5c      	ldr	r3, [pc, #368]	; (40198c <xTaskGenericCreate+0x1cc>)
  40181c:	4798      	blx	r3

			if( pxNewTCB != NULL )
  40181e:	4604      	mov	r4, r0
  401820:	b1a0      	cbz	r0, 40184c <xTaskGenericCreate+0x8c>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
  401822:	6305      	str	r5, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401824:	ea4f 0288 	mov.w	r2, r8, lsl #2
  401828:	21a5      	movs	r1, #165	; 0xa5
  40182a:	4628      	mov	r0, r5
  40182c:	4b58      	ldr	r3, [pc, #352]	; (401990 <xTaskGenericCreate+0x1d0>)
  40182e:	4798      	blx	r3
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401830:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
  401834:	4445      	add	r5, r8
  401836:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401838:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  40183c:	f023 0507 	bic.w	r5, r3, #7
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401840:	7833      	ldrb	r3, [r6, #0]
  401842:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  401846:	7833      	ldrb	r3, [r6, #0]
  401848:	b923      	cbnz	r3, 401854 <xTaskGenericCreate+0x94>
  40184a:	e00f      	b.n	40186c <xTaskGenericCreate+0xac>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
  40184c:	4628      	mov	r0, r5
  40184e:	4b51      	ldr	r3, [pc, #324]	; (401994 <xTaskGenericCreate+0x1d4>)
  401850:	4798      	blx	r3
  401852:	e095      	b.n	401980 <xTaskGenericCreate+0x1c0>
  401854:	4633      	mov	r3, r6
  401856:	f104 0234 	add.w	r2, r4, #52	; 0x34
  40185a:	3609      	adds	r6, #9
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40185c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401860:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  401864:	7819      	ldrb	r1, [r3, #0]
  401866:	b109      	cbz	r1, 40186c <xTaskGenericCreate+0xac>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401868:	429e      	cmp	r6, r3
  40186a:	d1f7      	bne.n	40185c <xTaskGenericCreate+0x9c>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40186c:	f04f 0800 	mov.w	r8, #0
  401870:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
  401874:	463e      	mov	r6, r7
  401876:	2f04      	cmp	r7, #4
  401878:	bf28      	it	cs
  40187a:	2604      	movcs	r6, #4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
  40187c:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  40187e:	64a6      	str	r6, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401880:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401884:	f104 0904 	add.w	r9, r4, #4
  401888:	4648      	mov	r0, r9
  40188a:	f8df b154 	ldr.w	fp, [pc, #340]	; 4019e0 <xTaskGenericCreate+0x220>
  40188e:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401890:	f104 0018 	add.w	r0, r4, #24
  401894:	47d8      	blx	fp

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401896:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401898:	f1c6 0605 	rsb	r6, r6, #5
  40189c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40189e:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
  4018a0:	f8c4 8050 	str.w	r8, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  4018a4:	f884 8054 	strb.w	r8, [r4, #84]	; 0x54
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4018a8:	9a00      	ldr	r2, [sp, #0]
  4018aa:	9901      	ldr	r1, [sp, #4]
  4018ac:	4628      	mov	r0, r5
  4018ae:	4b3a      	ldr	r3, [pc, #232]	; (401998 <xTaskGenericCreate+0x1d8>)
  4018b0:	4798      	blx	r3
  4018b2:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
  4018b4:	f1ba 0f00 	cmp.w	sl, #0
  4018b8:	d001      	beq.n	4018be <xTaskGenericCreate+0xfe>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  4018ba:	f8ca 4000 	str.w	r4, [sl]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
  4018be:	4b37      	ldr	r3, [pc, #220]	; (40199c <xTaskGenericCreate+0x1dc>)
  4018c0:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4018c2:	4a37      	ldr	r2, [pc, #220]	; (4019a0 <xTaskGenericCreate+0x1e0>)
  4018c4:	6813      	ldr	r3, [r2, #0]
  4018c6:	3301      	adds	r3, #1
  4018c8:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4018ca:	4b36      	ldr	r3, [pc, #216]	; (4019a4 <xTaskGenericCreate+0x1e4>)
  4018cc:	681b      	ldr	r3, [r3, #0]
  4018ce:	bb0b      	cbnz	r3, 401914 <xTaskGenericCreate+0x154>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4018d0:	4b34      	ldr	r3, [pc, #208]	; (4019a4 <xTaskGenericCreate+0x1e4>)
  4018d2:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4018d4:	6813      	ldr	r3, [r2, #0]
  4018d6:	2b01      	cmp	r3, #1
  4018d8:	d126      	bne.n	401928 <xTaskGenericCreate+0x168>
  4018da:	4d33      	ldr	r5, [pc, #204]	; (4019a8 <xTaskGenericCreate+0x1e8>)
  4018dc:	f105 0864 	add.w	r8, r5, #100	; 0x64
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4018e0:	4e32      	ldr	r6, [pc, #200]	; (4019ac <xTaskGenericCreate+0x1ec>)
  4018e2:	4628      	mov	r0, r5
  4018e4:	47b0      	blx	r6
  4018e6:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  4018e8:	4545      	cmp	r5, r8
  4018ea:	d1fa      	bne.n	4018e2 <xTaskGenericCreate+0x122>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
  4018ec:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 4019e4 <xTaskGenericCreate+0x224>
  4018f0:	4640      	mov	r0, r8
  4018f2:	4d2e      	ldr	r5, [pc, #184]	; (4019ac <xTaskGenericCreate+0x1ec>)
  4018f4:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  4018f6:	4e2e      	ldr	r6, [pc, #184]	; (4019b0 <xTaskGenericCreate+0x1f0>)
  4018f8:	4630      	mov	r0, r6
  4018fa:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  4018fc:	482d      	ldr	r0, [pc, #180]	; (4019b4 <xTaskGenericCreate+0x1f4>)
  4018fe:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
  401900:	482d      	ldr	r0, [pc, #180]	; (4019b8 <xTaskGenericCreate+0x1f8>)
  401902:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
  401904:	482d      	ldr	r0, [pc, #180]	; (4019bc <xTaskGenericCreate+0x1fc>)
  401906:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  401908:	4b2d      	ldr	r3, [pc, #180]	; (4019c0 <xTaskGenericCreate+0x200>)
  40190a:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40190e:	4b2d      	ldr	r3, [pc, #180]	; (4019c4 <xTaskGenericCreate+0x204>)
  401910:	601e      	str	r6, [r3, #0]
  401912:	e009      	b.n	401928 <xTaskGenericCreate+0x168>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  401914:	4b2c      	ldr	r3, [pc, #176]	; (4019c8 <xTaskGenericCreate+0x208>)
  401916:	681b      	ldr	r3, [r3, #0]
  401918:	b933      	cbnz	r3, 401928 <xTaskGenericCreate+0x168>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40191a:	4b22      	ldr	r3, [pc, #136]	; (4019a4 <xTaskGenericCreate+0x1e4>)
  40191c:	681b      	ldr	r3, [r3, #0]
  40191e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401920:	429f      	cmp	r7, r3
  401922:	d301      	bcc.n	401928 <xTaskGenericCreate+0x168>
					{
						pxCurrentTCB = pxNewTCB;
  401924:	4b1f      	ldr	r3, [pc, #124]	; (4019a4 <xTaskGenericCreate+0x1e4>)
  401926:	601c      	str	r4, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
  401928:	4a28      	ldr	r2, [pc, #160]	; (4019cc <xTaskGenericCreate+0x20c>)
  40192a:	6813      	ldr	r3, [r2, #0]
  40192c:	3301      	adds	r3, #1
  40192e:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401930:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
  401932:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401934:	4926      	ldr	r1, [pc, #152]	; (4019d0 <xTaskGenericCreate+0x210>)
  401936:	680b      	ldr	r3, [r1, #0]
  401938:	2201      	movs	r2, #1
  40193a:	4082      	lsls	r2, r0
  40193c:	4313      	orrs	r3, r2
  40193e:	600b      	str	r3, [r1, #0]
  401940:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401944:	4649      	mov	r1, r9
  401946:	4b18      	ldr	r3, [pc, #96]	; (4019a8 <xTaskGenericCreate+0x1e8>)
  401948:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40194c:	4b21      	ldr	r3, [pc, #132]	; (4019d4 <xTaskGenericCreate+0x214>)
  40194e:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  401950:	4b21      	ldr	r3, [pc, #132]	; (4019d8 <xTaskGenericCreate+0x218>)
  401952:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  401954:	4b1c      	ldr	r3, [pc, #112]	; (4019c8 <xTaskGenericCreate+0x208>)
  401956:	681b      	ldr	r3, [r3, #0]
  401958:	b173      	cbz	r3, 401978 <xTaskGenericCreate+0x1b8>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  40195a:	4b12      	ldr	r3, [pc, #72]	; (4019a4 <xTaskGenericCreate+0x1e4>)
  40195c:	681b      	ldr	r3, [r3, #0]
  40195e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401960:	429f      	cmp	r7, r3
  401962:	d90b      	bls.n	40197c <xTaskGenericCreate+0x1bc>
			{
				taskYIELD_IF_USING_PREEMPTION();
  401964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401968:	4b1c      	ldr	r3, [pc, #112]	; (4019dc <xTaskGenericCreate+0x21c>)
  40196a:	601a      	str	r2, [r3, #0]
  40196c:	f3bf 8f4f 	dsb	sy
  401970:	f3bf 8f6f 	isb	sy
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
  401974:	2001      	movs	r0, #1
  401976:	e005      	b.n	401984 <xTaskGenericCreate+0x1c4>
  401978:	2001      	movs	r0, #1
  40197a:	e003      	b.n	401984 <xTaskGenericCreate+0x1c4>
  40197c:	2001      	movs	r0, #1
  40197e:	e001      	b.n	401984 <xTaskGenericCreate+0x1c4>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401980:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
  401984:	b003      	add	sp, #12
  401986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40198a:	bf00      	nop
  40198c:	00400e31 	.word	0x00400e31
  401990:	004035c1 	.word	0x004035c1
  401994:	00400e61 	.word	0x00400e61
  401998:	00400b89 	.word	0x00400b89
  40199c:	00400bd5 	.word	0x00400bd5
  4019a0:	20400a14 	.word	0x20400a14
  4019a4:	204009ec 	.word	0x204009ec
  4019a8:	20400974 	.word	0x20400974
  4019ac:	00400a89 	.word	0x00400a89
  4019b0:	20400a18 	.word	0x20400a18
  4019b4:	204009f0 	.word	0x204009f0
  4019b8:	204009d8 	.word	0x204009d8
  4019bc:	20400a2c 	.word	0x20400a2c
  4019c0:	2040094c 	.word	0x2040094c
  4019c4:	2040096c 	.word	0x2040096c
  4019c8:	20400950 	.word	0x20400950
  4019cc:	20400a10 	.word	0x20400a10
  4019d0:	20400a40 	.word	0x20400a40
  4019d4:	00400aa9 	.word	0x00400aa9
  4019d8:	00400c21 	.word	0x00400c21
  4019dc:	e000ed04 	.word	0xe000ed04
  4019e0:	00400aa1 	.word	0x00400aa1
  4019e4:	20400958 	.word	0x20400958

004019e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
  4019e8:	b510      	push	{r4, lr}
  4019ea:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4019ec:	2300      	movs	r3, #0
  4019ee:	9303      	str	r3, [sp, #12]
  4019f0:	9302      	str	r3, [sp, #8]
  4019f2:	9301      	str	r3, [sp, #4]
  4019f4:	9300      	str	r3, [sp, #0]
  4019f6:	2282      	movs	r2, #130	; 0x82
  4019f8:	4917      	ldr	r1, [pc, #92]	; (401a58 <vTaskStartScheduler+0x70>)
  4019fa:	4818      	ldr	r0, [pc, #96]	; (401a5c <vTaskStartScheduler+0x74>)
  4019fc:	4c18      	ldr	r4, [pc, #96]	; (401a60 <vTaskStartScheduler+0x78>)
  4019fe:	47a0      	blx	r4
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  401a00:	2801      	cmp	r0, #1
  401a02:	d11a      	bne.n	401a3a <vTaskStartScheduler+0x52>
		{
			xReturn = xTimerCreateTimerTask();
  401a04:	4b17      	ldr	r3, [pc, #92]	; (401a64 <vTaskStartScheduler+0x7c>)
  401a06:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
  401a08:	2801      	cmp	r0, #1
  401a0a:	d116      	bne.n	401a3a <vTaskStartScheduler+0x52>
  401a0c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a10:	b672      	cpsid	i
  401a12:	f383 8811 	msr	BASEPRI, r3
  401a16:	f3bf 8f6f 	isb	sy
  401a1a:	f3bf 8f4f 	dsb	sy
  401a1e:	b662      	cpsie	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
  401a20:	f04f 32ff 	mov.w	r2, #4294967295
  401a24:	4b10      	ldr	r3, [pc, #64]	; (401a68 <vTaskStartScheduler+0x80>)
  401a26:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401a28:	2201      	movs	r2, #1
  401a2a:	4b10      	ldr	r3, [pc, #64]	; (401a6c <vTaskStartScheduler+0x84>)
  401a2c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401a2e:	2200      	movs	r2, #0
  401a30:	4b0f      	ldr	r3, [pc, #60]	; (401a70 <vTaskStartScheduler+0x88>)
  401a32:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  401a34:	4b0f      	ldr	r3, [pc, #60]	; (401a74 <vTaskStartScheduler+0x8c>)
  401a36:	4798      	blx	r3
  401a38:	e00b      	b.n	401a52 <vTaskStartScheduler+0x6a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
  401a3a:	b950      	cbnz	r0, 401a52 <vTaskStartScheduler+0x6a>
  401a3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a40:	b672      	cpsid	i
  401a42:	f383 8811 	msr	BASEPRI, r3
  401a46:	f3bf 8f6f 	isb	sy
  401a4a:	f3bf 8f4f 	dsb	sy
  401a4e:	b662      	cpsie	i
  401a50:	e7fe      	b.n	401a50 <vTaskStartScheduler+0x68>
	}
}
  401a52:	b004      	add	sp, #16
  401a54:	bd10      	pop	{r4, pc}
  401a56:	bf00      	nop
  401a58:	004096ac 	.word	0x004096ac
  401a5c:	00401d91 	.word	0x00401d91
  401a60:	004017c1 	.word	0x004017c1
  401a64:	00402575 	.word	0x00402575
  401a68:	20400a0c 	.word	0x20400a0c
  401a6c:	20400950 	.word	0x20400950
  401a70:	20400a08 	.word	0x20400a08
  401a74:	00400d09 	.word	0x00400d09

00401a78 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
  401a78:	4a02      	ldr	r2, [pc, #8]	; (401a84 <vTaskSuspendAll+0xc>)
  401a7a:	6813      	ldr	r3, [r2, #0]
  401a7c:	3301      	adds	r3, #1
  401a7e:	6013      	str	r3, [r2, #0]
  401a80:	4770      	bx	lr
  401a82:	bf00      	nop
  401a84:	20400a04 	.word	0x20400a04

00401a88 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
  401a88:	4b01      	ldr	r3, [pc, #4]	; (401a90 <xTaskGetTickCount+0x8>)
  401a8a:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
  401a8c:	4770      	bx	lr
  401a8e:	bf00      	nop
  401a90:	20400a08 	.word	0x20400a08

00401a94 <uxTaskGetNumberOfTasks>:

UBaseType_t uxTaskGetNumberOfTasks( void )
{
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
  401a94:	4b01      	ldr	r3, [pc, #4]	; (401a9c <uxTaskGetNumberOfTasks+0x8>)
  401a96:	6818      	ldr	r0, [r3, #0]
}
  401a98:	4770      	bx	lr
  401a9a:	bf00      	nop
  401a9c:	20400a14 	.word	0x20400a14

00401aa0 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
  401aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401aa4:	4b41      	ldr	r3, [pc, #260]	; (401bac <xTaskIncrementTick+0x10c>)
  401aa6:	681b      	ldr	r3, [r3, #0]
  401aa8:	2b00      	cmp	r3, #0
  401aaa:	d16f      	bne.n	401b8c <xTaskIncrementTick+0xec>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
  401aac:	4b40      	ldr	r3, [pc, #256]	; (401bb0 <xTaskIncrementTick+0x110>)
  401aae:	681a      	ldr	r2, [r3, #0]
  401ab0:	3201      	adds	r2, #1
  401ab2:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
  401ab4:	681e      	ldr	r6, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
  401ab6:	b9d6      	cbnz	r6, 401aee <xTaskIncrementTick+0x4e>
			{
				taskSWITCH_DELAYED_LISTS();
  401ab8:	4b3e      	ldr	r3, [pc, #248]	; (401bb4 <xTaskIncrementTick+0x114>)
  401aba:	681b      	ldr	r3, [r3, #0]
  401abc:	681b      	ldr	r3, [r3, #0]
  401abe:	b153      	cbz	r3, 401ad6 <xTaskIncrementTick+0x36>
  401ac0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ac4:	b672      	cpsid	i
  401ac6:	f383 8811 	msr	BASEPRI, r3
  401aca:	f3bf 8f6f 	isb	sy
  401ace:	f3bf 8f4f 	dsb	sy
  401ad2:	b662      	cpsie	i
  401ad4:	e7fe      	b.n	401ad4 <xTaskIncrementTick+0x34>
  401ad6:	4a37      	ldr	r2, [pc, #220]	; (401bb4 <xTaskIncrementTick+0x114>)
  401ad8:	6811      	ldr	r1, [r2, #0]
  401ada:	4b37      	ldr	r3, [pc, #220]	; (401bb8 <xTaskIncrementTick+0x118>)
  401adc:	6818      	ldr	r0, [r3, #0]
  401ade:	6010      	str	r0, [r2, #0]
  401ae0:	6019      	str	r1, [r3, #0]
  401ae2:	4a36      	ldr	r2, [pc, #216]	; (401bbc <xTaskIncrementTick+0x11c>)
  401ae4:	6813      	ldr	r3, [r2, #0]
  401ae6:	3301      	adds	r3, #1
  401ae8:	6013      	str	r3, [r2, #0]
  401aea:	4b35      	ldr	r3, [pc, #212]	; (401bc0 <xTaskIncrementTick+0x120>)
  401aec:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
  401aee:	4b35      	ldr	r3, [pc, #212]	; (401bc4 <xTaskIncrementTick+0x124>)
  401af0:	681b      	ldr	r3, [r3, #0]
  401af2:	429e      	cmp	r6, r3
  401af4:	d201      	bcs.n	401afa <xTaskIncrementTick+0x5a>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  401af6:	2400      	movs	r4, #0
  401af8:	e037      	b.n	401b6a <xTaskIncrementTick+0xca>
  401afa:	2400      	movs	r4, #0
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401afc:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 401bb4 <xTaskIncrementTick+0x114>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401b00:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 401be4 <xTaskIncrementTick+0x144>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  401b04:	4f30      	ldr	r7, [pc, #192]	; (401bc8 <xTaskIncrementTick+0x128>)
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401b06:	f8d9 3000 	ldr.w	r3, [r9]
  401b0a:	681b      	ldr	r3, [r3, #0]
  401b0c:	b923      	cbnz	r3, 401b18 <xTaskIncrementTick+0x78>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
  401b0e:	f04f 32ff 	mov.w	r2, #4294967295
  401b12:	4b2c      	ldr	r3, [pc, #176]	; (401bc4 <xTaskIncrementTick+0x124>)
  401b14:	601a      	str	r2, [r3, #0]
						break;
  401b16:	e028      	b.n	401b6a <xTaskIncrementTick+0xca>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401b18:	f8d9 3000 	ldr.w	r3, [r9]
  401b1c:	68db      	ldr	r3, [r3, #12]
  401b1e:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401b20:	686b      	ldr	r3, [r5, #4]

						if( xConstTickCount < xItemValue )
  401b22:	429e      	cmp	r6, r3
  401b24:	d202      	bcs.n	401b2c <xTaskIncrementTick+0x8c>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
  401b26:	4a27      	ldr	r2, [pc, #156]	; (401bc4 <xTaskIncrementTick+0x124>)
  401b28:	6013      	str	r3, [r2, #0]
							break;
  401b2a:	e01e      	b.n	401b6a <xTaskIncrementTick+0xca>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401b2c:	f105 0a04 	add.w	sl, r5, #4
  401b30:	4650      	mov	r0, sl
  401b32:	47c0      	blx	r8

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401b34:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401b36:	b113      	cbz	r3, 401b3e <xTaskIncrementTick+0x9e>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401b38:	f105 0018 	add.w	r0, r5, #24
  401b3c:	47c0      	blx	r8
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  401b3e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  401b40:	683b      	ldr	r3, [r7, #0]
  401b42:	2201      	movs	r2, #1
  401b44:	4082      	lsls	r2, r0
  401b46:	4313      	orrs	r3, r2
  401b48:	603b      	str	r3, [r7, #0]
  401b4a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401b4e:	4651      	mov	r1, sl
  401b50:	4b1e      	ldr	r3, [pc, #120]	; (401bcc <xTaskIncrementTick+0x12c>)
  401b52:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401b56:	4b1e      	ldr	r3, [pc, #120]	; (401bd0 <xTaskIncrementTick+0x130>)
  401b58:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401b5a:	4b1e      	ldr	r3, [pc, #120]	; (401bd4 <xTaskIncrementTick+0x134>)
  401b5c:	681b      	ldr	r3, [r3, #0]
  401b5e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
  401b62:	429a      	cmp	r2, r3
  401b64:	bf28      	it	cs
  401b66:	2401      	movcs	r4, #1
  401b68:	e7cd      	b.n	401b06 <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401b6a:	4b1a      	ldr	r3, [pc, #104]	; (401bd4 <xTaskIncrementTick+0x134>)
  401b6c:	681b      	ldr	r3, [r3, #0]
  401b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401b70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401b74:	4a15      	ldr	r2, [pc, #84]	; (401bcc <xTaskIncrementTick+0x12c>)
  401b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
			{
				xSwitchRequired = pdTRUE;
  401b7a:	2b02      	cmp	r3, #2
  401b7c:	bf28      	it	cs
  401b7e:	2401      	movcs	r4, #1

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401b80:	4b15      	ldr	r3, [pc, #84]	; (401bd8 <xTaskIncrementTick+0x138>)
  401b82:	681b      	ldr	r3, [r3, #0]
  401b84:	b94b      	cbnz	r3, 401b9a <xTaskIncrementTick+0xfa>
			{
				vApplicationTickHook();
  401b86:	4b15      	ldr	r3, [pc, #84]	; (401bdc <xTaskIncrementTick+0x13c>)
  401b88:	4798      	blx	r3
  401b8a:	e006      	b.n	401b9a <xTaskIncrementTick+0xfa>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
  401b8c:	4a12      	ldr	r2, [pc, #72]	; (401bd8 <xTaskIncrementTick+0x138>)
  401b8e:	6813      	ldr	r3, [r2, #0]
  401b90:	3301      	adds	r3, #1
  401b92:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  401b94:	4b11      	ldr	r3, [pc, #68]	; (401bdc <xTaskIncrementTick+0x13c>)
  401b96:	4798      	blx	r3

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  401b98:	2400      	movs	r4, #0
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
  401b9a:	4b11      	ldr	r3, [pc, #68]	; (401be0 <xTaskIncrementTick+0x140>)
  401b9c:	681b      	ldr	r3, [r3, #0]
		{
			xSwitchRequired = pdTRUE;
  401b9e:	2b00      	cmp	r3, #0
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
  401ba0:	bf0c      	ite	eq
  401ba2:	4620      	moveq	r0, r4
  401ba4:	2001      	movne	r0, #1
  401ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401baa:	bf00      	nop
  401bac:	20400a04 	.word	0x20400a04
  401bb0:	20400a08 	.word	0x20400a08
  401bb4:	2040094c 	.word	0x2040094c
  401bb8:	2040096c 	.word	0x2040096c
  401bbc:	20400948 	.word	0x20400948
  401bc0:	0040173d 	.word	0x0040173d
  401bc4:	20400a0c 	.word	0x20400a0c
  401bc8:	20400a40 	.word	0x20400a40
  401bcc:	20400974 	.word	0x20400974
  401bd0:	00400aa9 	.word	0x00400aa9
  401bd4:	204009ec 	.word	0x204009ec
  401bd8:	20400970 	.word	0x20400970
  401bdc:	00402bf5 	.word	0x00402bf5
  401be0:	20400a44 	.word	0x20400a44
  401be4:	00400af5 	.word	0x00400af5

00401be8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
  401be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  401bec:	4b36      	ldr	r3, [pc, #216]	; (401cc8 <xTaskResumeAll+0xe0>)
  401bee:	681b      	ldr	r3, [r3, #0]
  401bf0:	b953      	cbnz	r3, 401c08 <xTaskResumeAll+0x20>
  401bf2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bf6:	b672      	cpsid	i
  401bf8:	f383 8811 	msr	BASEPRI, r3
  401bfc:	f3bf 8f6f 	isb	sy
  401c00:	f3bf 8f4f 	dsb	sy
  401c04:	b662      	cpsie	i
  401c06:	e7fe      	b.n	401c06 <xTaskResumeAll+0x1e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  401c08:	4b30      	ldr	r3, [pc, #192]	; (401ccc <xTaskResumeAll+0xe4>)
  401c0a:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  401c0c:	4b2e      	ldr	r3, [pc, #184]	; (401cc8 <xTaskResumeAll+0xe0>)
  401c0e:	681a      	ldr	r2, [r3, #0]
  401c10:	3a01      	subs	r2, #1
  401c12:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401c14:	681b      	ldr	r3, [r3, #0]
  401c16:	2b00      	cmp	r3, #0
  401c18:	d14d      	bne.n	401cb6 <xTaskResumeAll+0xce>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401c1a:	4b2d      	ldr	r3, [pc, #180]	; (401cd0 <xTaskResumeAll+0xe8>)
  401c1c:	681b      	ldr	r3, [r3, #0]
  401c1e:	bb0b      	cbnz	r3, 401c64 <xTaskResumeAll+0x7c>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  401c20:	2400      	movs	r4, #0
  401c22:	e04b      	b.n	401cbc <xTaskResumeAll+0xd4>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401c24:	68fb      	ldr	r3, [r7, #12]
  401c26:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401c28:	f104 0018 	add.w	r0, r4, #24
  401c2c:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401c2e:	f104 0804 	add.w	r8, r4, #4
  401c32:	4640      	mov	r0, r8
  401c34:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401c36:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401c38:	682b      	ldr	r3, [r5, #0]
  401c3a:	2201      	movs	r2, #1
  401c3c:	4082      	lsls	r2, r0
  401c3e:	4313      	orrs	r3, r2
  401c40:	602b      	str	r3, [r5, #0]
  401c42:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401c46:	4641      	mov	r1, r8
  401c48:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401c4c:	4b21      	ldr	r3, [pc, #132]	; (401cd4 <xTaskResumeAll+0xec>)
  401c4e:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401c50:	4b21      	ldr	r3, [pc, #132]	; (401cd8 <xTaskResumeAll+0xf0>)
  401c52:	681b      	ldr	r3, [r3, #0]
  401c54:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c58:	429a      	cmp	r2, r3
  401c5a:	d308      	bcc.n	401c6e <xTaskResumeAll+0x86>
					{
						xYieldPending = pdTRUE;
  401c5c:	2201      	movs	r2, #1
  401c5e:	4b1f      	ldr	r3, [pc, #124]	; (401cdc <xTaskResumeAll+0xf4>)
  401c60:	601a      	str	r2, [r3, #0]
  401c62:	e004      	b.n	401c6e <xTaskResumeAll+0x86>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401c64:	4f1e      	ldr	r7, [pc, #120]	; (401ce0 <xTaskResumeAll+0xf8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401c66:	4e1f      	ldr	r6, [pc, #124]	; (401ce4 <xTaskResumeAll+0xfc>)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
  401c68:	4d1f      	ldr	r5, [pc, #124]	; (401ce8 <xTaskResumeAll+0x100>)
  401c6a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401cfc <xTaskResumeAll+0x114>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401c6e:	683b      	ldr	r3, [r7, #0]
  401c70:	2b00      	cmp	r3, #0
  401c72:	d1d7      	bne.n	401c24 <xTaskResumeAll+0x3c>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401c74:	4b1d      	ldr	r3, [pc, #116]	; (401cec <xTaskResumeAll+0x104>)
  401c76:	681b      	ldr	r3, [r3, #0]
  401c78:	b17b      	cbz	r3, 401c9a <xTaskResumeAll+0xb2>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401c7a:	4b1c      	ldr	r3, [pc, #112]	; (401cec <xTaskResumeAll+0x104>)
  401c7c:	681b      	ldr	r3, [r3, #0]
  401c7e:	b163      	cbz	r3, 401c9a <xTaskResumeAll+0xb2>
					{
						if( xTaskIncrementTick() != pdFALSE )
  401c80:	4e1b      	ldr	r6, [pc, #108]	; (401cf0 <xTaskResumeAll+0x108>)
						{
							xYieldPending = pdTRUE;
  401c82:	4d16      	ldr	r5, [pc, #88]	; (401cdc <xTaskResumeAll+0xf4>)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  401c84:	4c19      	ldr	r4, [pc, #100]	; (401cec <xTaskResumeAll+0x104>)
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
  401c86:	47b0      	blx	r6
  401c88:	b108      	cbz	r0, 401c8e <xTaskResumeAll+0xa6>
						{
							xYieldPending = pdTRUE;
  401c8a:	2301      	movs	r3, #1
  401c8c:	602b      	str	r3, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  401c8e:	6823      	ldr	r3, [r4, #0]
  401c90:	3b01      	subs	r3, #1
  401c92:	6023      	str	r3, [r4, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401c94:	6823      	ldr	r3, [r4, #0]
  401c96:	2b00      	cmp	r3, #0
  401c98:	d1f5      	bne.n	401c86 <xTaskResumeAll+0x9e>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
  401c9a:	4b10      	ldr	r3, [pc, #64]	; (401cdc <xTaskResumeAll+0xf4>)
  401c9c:	681b      	ldr	r3, [r3, #0]
  401c9e:	2b01      	cmp	r3, #1
  401ca0:	d10b      	bne.n	401cba <xTaskResumeAll+0xd2>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
  401ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401ca6:	4b13      	ldr	r3, [pc, #76]	; (401cf4 <xTaskResumeAll+0x10c>)
  401ca8:	601a      	str	r2, [r3, #0]
  401caa:	f3bf 8f4f 	dsb	sy
  401cae:	f3bf 8f6f 	isb	sy

				if( xYieldPending == pdTRUE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
  401cb2:	2401      	movs	r4, #1
  401cb4:	e002      	b.n	401cbc <xTaskResumeAll+0xd4>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  401cb6:	2400      	movs	r4, #0
  401cb8:	e000      	b.n	401cbc <xTaskResumeAll+0xd4>
  401cba:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  401cbc:	4b0e      	ldr	r3, [pc, #56]	; (401cf8 <xTaskResumeAll+0x110>)
  401cbe:	4798      	blx	r3

	return xAlreadyYielded;
}
  401cc0:	4620      	mov	r0, r4
  401cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401cc6:	bf00      	nop
  401cc8:	20400a04 	.word	0x20400a04
  401ccc:	00400bd5 	.word	0x00400bd5
  401cd0:	20400a14 	.word	0x20400a14
  401cd4:	00400aa9 	.word	0x00400aa9
  401cd8:	204009ec 	.word	0x204009ec
  401cdc:	20400a44 	.word	0x20400a44
  401ce0:	204009f0 	.word	0x204009f0
  401ce4:	00400af5 	.word	0x00400af5
  401ce8:	20400a40 	.word	0x20400a40
  401cec:	20400970 	.word	0x20400970
  401cf0:	00401aa1 	.word	0x00401aa1
  401cf4:	e000ed04 	.word	0xe000ed04
  401cf8:	00400c21 	.word	0x00400c21
  401cfc:	20400974 	.word	0x20400974

00401d00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
  401d00:	b510      	push	{r4, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
  401d02:	2800      	cmp	r0, #0
  401d04:	d029      	beq.n	401d5a <vTaskDelay+0x5a>
  401d06:	4604      	mov	r4, r0
		{
			configASSERT( uxSchedulerSuspended == 0 );
  401d08:	4b18      	ldr	r3, [pc, #96]	; (401d6c <vTaskDelay+0x6c>)
  401d0a:	681b      	ldr	r3, [r3, #0]
  401d0c:	b153      	cbz	r3, 401d24 <vTaskDelay+0x24>
  401d0e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d12:	b672      	cpsid	i
  401d14:	f383 8811 	msr	BASEPRI, r3
  401d18:	f3bf 8f6f 	isb	sy
  401d1c:	f3bf 8f4f 	dsb	sy
  401d20:	b662      	cpsie	i
  401d22:	e7fe      	b.n	401d22 <vTaskDelay+0x22>
			vTaskSuspendAll();
  401d24:	4b12      	ldr	r3, [pc, #72]	; (401d70 <vTaskDelay+0x70>)
  401d26:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  401d28:	4b12      	ldr	r3, [pc, #72]	; (401d74 <vTaskDelay+0x74>)
  401d2a:	681b      	ldr	r3, [r3, #0]
  401d2c:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401d2e:	4b12      	ldr	r3, [pc, #72]	; (401d78 <vTaskDelay+0x78>)
  401d30:	6818      	ldr	r0, [r3, #0]
  401d32:	3004      	adds	r0, #4
  401d34:	4b11      	ldr	r3, [pc, #68]	; (401d7c <vTaskDelay+0x7c>)
  401d36:	4798      	blx	r3
  401d38:	b948      	cbnz	r0, 401d4e <vTaskDelay+0x4e>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401d3a:	4b0f      	ldr	r3, [pc, #60]	; (401d78 <vTaskDelay+0x78>)
  401d3c:	681a      	ldr	r2, [r3, #0]
  401d3e:	4910      	ldr	r1, [pc, #64]	; (401d80 <vTaskDelay+0x80>)
  401d40:	680b      	ldr	r3, [r1, #0]
  401d42:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401d44:	2201      	movs	r2, #1
  401d46:	4082      	lsls	r2, r0
  401d48:	ea23 0302 	bic.w	r3, r3, r2
  401d4c:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401d4e:	4620      	mov	r0, r4
  401d50:	4b0c      	ldr	r3, [pc, #48]	; (401d84 <vTaskDelay+0x84>)
  401d52:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  401d54:	4b0c      	ldr	r3, [pc, #48]	; (401d88 <vTaskDelay+0x88>)
  401d56:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  401d58:	b938      	cbnz	r0, 401d6a <vTaskDelay+0x6a>
		{
			portYIELD_WITHIN_API();
  401d5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d5e:	4b0b      	ldr	r3, [pc, #44]	; (401d8c <vTaskDelay+0x8c>)
  401d60:	601a      	str	r2, [r3, #0]
  401d62:	f3bf 8f4f 	dsb	sy
  401d66:	f3bf 8f6f 	isb	sy
  401d6a:	bd10      	pop	{r4, pc}
  401d6c:	20400a04 	.word	0x20400a04
  401d70:	00401a79 	.word	0x00401a79
  401d74:	20400a08 	.word	0x20400a08
  401d78:	204009ec 	.word	0x204009ec
  401d7c:	00400af5 	.word	0x00400af5
  401d80:	20400a40 	.word	0x20400a40
  401d84:	00401769 	.word	0x00401769
  401d88:	00401be9 	.word	0x00401be9
  401d8c:	e000ed04 	.word	0xe000ed04

00401d90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401d90:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401d92:	4d18      	ldr	r5, [pc, #96]	; (401df4 <prvIdleTask+0x64>)
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401d94:	4f18      	ldr	r7, [pc, #96]	; (401df8 <prvIdleTask+0x68>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  401d96:	f8df 8080 	ldr.w	r8, [pc, #128]	; 401e18 <prvIdleTask+0x88>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			}
			( void ) xTaskResumeAll();
  401d9a:	4e18      	ldr	r6, [pc, #96]	; (401dfc <prvIdleTask+0x6c>)
  401d9c:	e019      	b.n	401dd2 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  401d9e:	47c0      	blx	r8
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401da0:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
  401da2:	47b0      	blx	r6

			if( xListIsEmpty == pdFALSE )
  401da4:	b1ac      	cbz	r4, 401dd2 <prvIdleTask+0x42>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
  401da6:	4b16      	ldr	r3, [pc, #88]	; (401e00 <prvIdleTask+0x70>)
  401da8:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401daa:	68fb      	ldr	r3, [r7, #12]
  401dac:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401dae:	1d20      	adds	r0, r4, #4
  401db0:	4b14      	ldr	r3, [pc, #80]	; (401e04 <prvIdleTask+0x74>)
  401db2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401db4:	4a14      	ldr	r2, [pc, #80]	; (401e08 <prvIdleTask+0x78>)
  401db6:	6813      	ldr	r3, [r2, #0]
  401db8:	3b01      	subs	r3, #1
  401dba:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401dbc:	682b      	ldr	r3, [r5, #0]
  401dbe:	3b01      	subs	r3, #1
  401dc0:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  401dc2:	4b12      	ldr	r3, [pc, #72]	; (401e0c <prvIdleTask+0x7c>)
  401dc4:	4798      	blx	r3
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
  401dc6:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401dc8:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401e1c <prvIdleTask+0x8c>
  401dcc:	47c8      	blx	r9
		}
		#endif

		vPortFree( pxTCB );
  401dce:	4620      	mov	r0, r4
  401dd0:	47c8      	blx	r9
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401dd2:	682b      	ldr	r3, [r5, #0]
  401dd4:	2b00      	cmp	r3, #0
  401dd6:	d1e2      	bne.n	401d9e <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401dd8:	4b0d      	ldr	r3, [pc, #52]	; (401e10 <prvIdleTask+0x80>)
  401dda:	681b      	ldr	r3, [r3, #0]
  401ddc:	2b01      	cmp	r3, #1
  401dde:	d9dc      	bls.n	401d9a <prvIdleTask+0xa>
			{
				taskYIELD();
  401de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401de4:	4b0b      	ldr	r3, [pc, #44]	; (401e14 <prvIdleTask+0x84>)
  401de6:	601a      	str	r2, [r3, #0]
  401de8:	f3bf 8f4f 	dsb	sy
  401dec:	f3bf 8f6f 	isb	sy
  401df0:	e7d1      	b.n	401d96 <prvIdleTask+0x6>
  401df2:	bf00      	nop
  401df4:	20400954 	.word	0x20400954
  401df8:	204009d8 	.word	0x204009d8
  401dfc:	00401be9 	.word	0x00401be9
  401e00:	00400bd5 	.word	0x00400bd5
  401e04:	00400af5 	.word	0x00400af5
  401e08:	20400a14 	.word	0x20400a14
  401e0c:	00400c21 	.word	0x00400c21
  401e10:	20400974 	.word	0x20400974
  401e14:	e000ed04 	.word	0xe000ed04
  401e18:	00401a79 	.word	0x00401a79
  401e1c:	00400e61 	.word	0x00400e61

00401e20 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
  401e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401e24:	4606      	mov	r6, r0
  401e26:	460c      	mov	r4, r1
  401e28:	4617      	mov	r7, r2
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;

		vTaskSuspendAll();
  401e2a:	4b1f      	ldr	r3, [pc, #124]	; (401ea8 <uxTaskGetSystemState+0x88>)
  401e2c:	4798      	blx	r3
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
  401e2e:	4b1f      	ldr	r3, [pc, #124]	; (401eac <uxTaskGetSystemState+0x8c>)
  401e30:	681b      	ldr	r3, [r3, #0]
  401e32:	42a3      	cmp	r3, r4
  401e34:	d831      	bhi.n	401e9a <uxTaskGetSystemState+0x7a>
  401e36:	4b1e      	ldr	r3, [pc, #120]	; (401eb0 <uxTaskGetSystemState+0x90>)
  401e38:	f103 0550 	add.w	r5, r3, #80	; 0x50
  401e3c:	f1a3 0814 	sub.w	r8, r3, #20
  401e40:	2400      	movs	r4, #0
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
					uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
  401e42:	f04f 0a01 	mov.w	sl, #1
  401e46:	f8df 9070 	ldr.w	r9, [pc, #112]	; 401eb8 <uxTaskGetSystemState+0x98>
  401e4a:	4652      	mov	r2, sl
  401e4c:	4629      	mov	r1, r5
  401e4e:	eb06 1044 	add.w	r0, r6, r4, lsl #5
  401e52:	47c8      	blx	r9
  401e54:	4404      	add	r4, r0
  401e56:	3d14      	subs	r5, #20

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401e58:	4545      	cmp	r5, r8
  401e5a:	d1f6      	bne.n	401e4a <uxTaskGetSystemState+0x2a>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
  401e5c:	4b15      	ldr	r3, [pc, #84]	; (401eb4 <uxTaskGetSystemState+0x94>)
  401e5e:	6819      	ldr	r1, [r3, #0]
  401e60:	2202      	movs	r2, #2
  401e62:	eb06 1044 	add.w	r0, r6, r4, lsl #5
  401e66:	4d14      	ldr	r5, [pc, #80]	; (401eb8 <uxTaskGetSystemState+0x98>)
  401e68:	47a8      	blx	r5
  401e6a:	4404      	add	r4, r0
				uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
  401e6c:	4b13      	ldr	r3, [pc, #76]	; (401ebc <uxTaskGetSystemState+0x9c>)
  401e6e:	6819      	ldr	r1, [r3, #0]
  401e70:	2202      	movs	r2, #2
  401e72:	eb06 1044 	add.w	r0, r6, r4, lsl #5
  401e76:	47a8      	blx	r5
  401e78:	4404      	add	r4, r0

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
  401e7a:	2204      	movs	r2, #4
  401e7c:	4910      	ldr	r1, [pc, #64]	; (401ec0 <uxTaskGetSystemState+0xa0>)
  401e7e:	eb06 1044 	add.w	r0, r6, r4, lsl #5
  401e82:	47a8      	blx	r5
  401e84:	4404      	add	r4, r0

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
  401e86:	2203      	movs	r2, #3
  401e88:	490e      	ldr	r1, [pc, #56]	; (401ec4 <uxTaskGetSystemState+0xa4>)
  401e8a:	eb06 1044 	add.w	r0, r6, r4, lsl #5
  401e8e:	47a8      	blx	r5
  401e90:	4404      	add	r4, r0
						#endif
					}
				}
				#else
				{
					if( pulTotalRunTime != NULL )
  401e92:	b11f      	cbz	r7, 401e9c <uxTaskGetSystemState+0x7c>
					{
						*pulTotalRunTime = 0;
  401e94:	2300      	movs	r3, #0
  401e96:	603b      	str	r3, [r7, #0]
  401e98:	e000      	b.n	401e9c <uxTaskGetSystemState+0x7c>

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
  401e9a:	2400      	movs	r4, #0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
  401e9c:	4b0a      	ldr	r3, [pc, #40]	; (401ec8 <uxTaskGetSystemState+0xa8>)
  401e9e:	4798      	blx	r3

		return uxTask;
	}
  401ea0:	4620      	mov	r0, r4
  401ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ea6:	bf00      	nop
  401ea8:	00401a79 	.word	0x00401a79
  401eac:	20400a14 	.word	0x20400a14
  401eb0:	20400974 	.word	0x20400974
  401eb4:	2040094c 	.word	0x2040094c
  401eb8:	00401689 	.word	0x00401689
  401ebc:	2040096c 	.word	0x2040096c
  401ec0:	204009d8 	.word	0x204009d8
  401ec4:	20400a2c 	.word	0x20400a2c
  401ec8:	00401be9 	.word	0x00401be9

00401ecc <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401ecc:	4b2c      	ldr	r3, [pc, #176]	; (401f80 <vTaskSwitchContext+0xb4>)
  401ece:	681b      	ldr	r3, [r3, #0]
  401ed0:	b11b      	cbz	r3, 401eda <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
  401ed2:	2201      	movs	r2, #1
  401ed4:	4b2b      	ldr	r3, [pc, #172]	; (401f84 <vTaskSwitchContext+0xb8>)
  401ed6:	601a      	str	r2, [r3, #0]
  401ed8:	4770      	bx	lr

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  401eda:	b510      	push	{r4, lr}
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
  401edc:	2200      	movs	r2, #0
  401ede:	4b29      	ldr	r3, [pc, #164]	; (401f84 <vTaskSwitchContext+0xb8>)
  401ee0:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
  401ee2:	4b29      	ldr	r3, [pc, #164]	; (401f88 <vTaskSwitchContext+0xbc>)
  401ee4:	681b      	ldr	r3, [r3, #0]
  401ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ee8:	681a      	ldr	r2, [r3, #0]
  401eea:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401eee:	d10b      	bne.n	401f08 <vTaskSwitchContext+0x3c>
  401ef0:	685a      	ldr	r2, [r3, #4]
  401ef2:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401ef6:	d107      	bne.n	401f08 <vTaskSwitchContext+0x3c>
  401ef8:	689a      	ldr	r2, [r3, #8]
  401efa:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401efe:	d103      	bne.n	401f08 <vTaskSwitchContext+0x3c>
  401f00:	68db      	ldr	r3, [r3, #12]
  401f02:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  401f06:	d005      	beq.n	401f14 <vTaskSwitchContext+0x48>
  401f08:	4b1f      	ldr	r3, [pc, #124]	; (401f88 <vTaskSwitchContext+0xbc>)
  401f0a:	6818      	ldr	r0, [r3, #0]
  401f0c:	6819      	ldr	r1, [r3, #0]
  401f0e:	3134      	adds	r1, #52	; 0x34
  401f10:	4b1e      	ldr	r3, [pc, #120]	; (401f8c <vTaskSwitchContext+0xc0>)
  401f12:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401f14:	4b1e      	ldr	r3, [pc, #120]	; (401f90 <vTaskSwitchContext+0xc4>)
  401f16:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  401f18:	fab3 f383 	clz	r3, r3
  401f1c:	b2db      	uxtb	r3, r3
  401f1e:	f1c3 031f 	rsb	r3, r3, #31
  401f22:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401f26:	4a1b      	ldr	r2, [pc, #108]	; (401f94 <vTaskSwitchContext+0xc8>)
  401f28:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401f2c:	b952      	cbnz	r2, 401f44 <vTaskSwitchContext+0x78>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401f2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f32:	b672      	cpsid	i
  401f34:	f383 8811 	msr	BASEPRI, r3
  401f38:	f3bf 8f6f 	isb	sy
  401f3c:	f3bf 8f4f 	dsb	sy
  401f40:	b662      	cpsie	i
  401f42:	e7fe      	b.n	401f42 <vTaskSwitchContext+0x76>
  401f44:	4a13      	ldr	r2, [pc, #76]	; (401f94 <vTaskSwitchContext+0xc8>)
  401f46:	0099      	lsls	r1, r3, #2
  401f48:	18c8      	adds	r0, r1, r3
  401f4a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  401f4e:	6844      	ldr	r4, [r0, #4]
  401f50:	6864      	ldr	r4, [r4, #4]
  401f52:	6044      	str	r4, [r0, #4]
  401f54:	4602      	mov	r2, r0
  401f56:	3208      	adds	r2, #8
  401f58:	4294      	cmp	r4, r2
  401f5a:	d106      	bne.n	401f6a <vTaskSwitchContext+0x9e>
  401f5c:	6860      	ldr	r0, [r4, #4]
  401f5e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401f62:	4a0c      	ldr	r2, [pc, #48]	; (401f94 <vTaskSwitchContext+0xc8>)
  401f64:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  401f68:	6050      	str	r0, [r2, #4]
  401f6a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401f6e:	4a09      	ldr	r2, [pc, #36]	; (401f94 <vTaskSwitchContext+0xc8>)
  401f70:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401f74:	685b      	ldr	r3, [r3, #4]
  401f76:	68da      	ldr	r2, [r3, #12]
  401f78:	4b03      	ldr	r3, [pc, #12]	; (401f88 <vTaskSwitchContext+0xbc>)
  401f7a:	601a      	str	r2, [r3, #0]
  401f7c:	bd10      	pop	{r4, pc}
  401f7e:	bf00      	nop
  401f80:	20400a04 	.word	0x20400a04
  401f84:	20400a44 	.word	0x20400a44
  401f88:	204009ec 	.word	0x204009ec
  401f8c:	00402bdd 	.word	0x00402bdd
  401f90:	20400a40 	.word	0x20400a40
  401f94:	20400974 	.word	0x20400974

00401f98 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
  401f98:	b538      	push	{r3, r4, r5, lr}
TickType_t xTimeToWake;

	configASSERT( pxEventList );
  401f9a:	b950      	cbnz	r0, 401fb2 <vTaskPlaceOnEventList+0x1a>
  401f9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fa0:	b672      	cpsid	i
  401fa2:	f383 8811 	msr	BASEPRI, r3
  401fa6:	f3bf 8f6f 	isb	sy
  401faa:	f3bf 8f4f 	dsb	sy
  401fae:	b662      	cpsie	i
  401fb0:	e7fe      	b.n	401fb0 <vTaskPlaceOnEventList+0x18>
  401fb2:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401fb4:	4d11      	ldr	r5, [pc, #68]	; (401ffc <vTaskPlaceOnEventList+0x64>)
  401fb6:	6829      	ldr	r1, [r5, #0]
  401fb8:	3118      	adds	r1, #24
  401fba:	4b11      	ldr	r3, [pc, #68]	; (402000 <vTaskPlaceOnEventList+0x68>)
  401fbc:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401fbe:	6828      	ldr	r0, [r5, #0]
  401fc0:	3004      	adds	r0, #4
  401fc2:	4b10      	ldr	r3, [pc, #64]	; (402004 <vTaskPlaceOnEventList+0x6c>)
  401fc4:	4798      	blx	r3
  401fc6:	b940      	cbnz	r0, 401fda <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401fc8:	682a      	ldr	r2, [r5, #0]
  401fca:	490f      	ldr	r1, [pc, #60]	; (402008 <vTaskPlaceOnEventList+0x70>)
  401fcc:	680b      	ldr	r3, [r1, #0]
  401fce:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401fd0:	2201      	movs	r2, #1
  401fd2:	4082      	lsls	r2, r0
  401fd4:	ea23 0302 	bic.w	r3, r3, r2
  401fd8:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  401fda:	f1b4 3fff 	cmp.w	r4, #4294967295
  401fde:	d106      	bne.n	401fee <vTaskPlaceOnEventList+0x56>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401fe0:	4b06      	ldr	r3, [pc, #24]	; (401ffc <vTaskPlaceOnEventList+0x64>)
  401fe2:	6819      	ldr	r1, [r3, #0]
  401fe4:	3104      	adds	r1, #4
  401fe6:	4809      	ldr	r0, [pc, #36]	; (40200c <vTaskPlaceOnEventList+0x74>)
  401fe8:	4b09      	ldr	r3, [pc, #36]	; (402010 <vTaskPlaceOnEventList+0x78>)
  401fea:	4798      	blx	r3
  401fec:	bd38      	pop	{r3, r4, r5, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
  401fee:	4b09      	ldr	r3, [pc, #36]	; (402014 <vTaskPlaceOnEventList+0x7c>)
  401ff0:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401ff2:	4420      	add	r0, r4
  401ff4:	4b08      	ldr	r3, [pc, #32]	; (402018 <vTaskPlaceOnEventList+0x80>)
  401ff6:	4798      	blx	r3
  401ff8:	bd38      	pop	{r3, r4, r5, pc}
  401ffa:	bf00      	nop
  401ffc:	204009ec 	.word	0x204009ec
  402000:	00400ac1 	.word	0x00400ac1
  402004:	00400af5 	.word	0x00400af5
  402008:	20400a40 	.word	0x20400a40
  40200c:	20400a2c 	.word	0x20400a2c
  402010:	00400aa9 	.word	0x00400aa9
  402014:	20400a08 	.word	0x20400a08
  402018:	00401769 	.word	0x00401769

0040201c <vTaskPlaceOnEventListRestricted>:

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
  40201c:	b950      	cbnz	r0, 402034 <vTaskPlaceOnEventListRestricted+0x18>
  40201e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402022:	b672      	cpsid	i
  402024:	f383 8811 	msr	BASEPRI, r3
  402028:	f3bf 8f6f 	isb	sy
  40202c:	f3bf 8f4f 	dsb	sy
  402030:	b662      	cpsie	i
  402032:	e7fe      	b.n	402032 <vTaskPlaceOnEventListRestricted+0x16>
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  402034:	b570      	push	{r4, r5, r6, lr}
  402036:	4615      	mov	r5, r2
  402038:	460c      	mov	r4, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40203a:	4e11      	ldr	r6, [pc, #68]	; (402080 <vTaskPlaceOnEventListRestricted+0x64>)
  40203c:	6831      	ldr	r1, [r6, #0]
  40203e:	3118      	adds	r1, #24
  402040:	4b10      	ldr	r3, [pc, #64]	; (402084 <vTaskPlaceOnEventListRestricted+0x68>)
  402042:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called with the scheduler locked so interrupts will not
		access the lists at the same time. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402044:	6830      	ldr	r0, [r6, #0]
  402046:	3004      	adds	r0, #4
  402048:	4b0f      	ldr	r3, [pc, #60]	; (402088 <vTaskPlaceOnEventListRestricted+0x6c>)
  40204a:	4798      	blx	r3
  40204c:	b940      	cbnz	r0, 402060 <vTaskPlaceOnEventListRestricted+0x44>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40204e:	6832      	ldr	r2, [r6, #0]
  402050:	490e      	ldr	r1, [pc, #56]	; (40208c <vTaskPlaceOnEventListRestricted+0x70>)
  402052:	680b      	ldr	r3, [r1, #0]
  402054:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402056:	2201      	movs	r2, #1
  402058:	4082      	lsls	r2, r0
  40205a:	ea23 0302 	bic.w	r3, r3, r2
  40205e:	600b      	str	r3, [r1, #0]
		Ready state when the event it is waiting indefinitely for occurs).
		Blocking indefinitely is useful when using tickless idle mode as when
		all tasks are blocked indefinitely all timers can be turned off. */
		#if( INCLUDE_vTaskSuspend == 1 )
		{
			if( xWaitIndefinitely == pdTRUE )
  402060:	2d01      	cmp	r5, #1
  402062:	d106      	bne.n	402072 <vTaskPlaceOnEventListRestricted+0x56>
			{
				/* Add the task to the suspended task list instead of a delayed
				task list to ensure the task is not woken by a timing event.  It
				will block indefinitely. */
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402064:	4b06      	ldr	r3, [pc, #24]	; (402080 <vTaskPlaceOnEventListRestricted+0x64>)
  402066:	6819      	ldr	r1, [r3, #0]
  402068:	3104      	adds	r1, #4
  40206a:	4809      	ldr	r0, [pc, #36]	; (402090 <vTaskPlaceOnEventListRestricted+0x74>)
  40206c:	4b05      	ldr	r3, [pc, #20]	; (402084 <vTaskPlaceOnEventListRestricted+0x68>)
  40206e:	4798      	blx	r3
  402070:	bd70      	pop	{r4, r5, r6, pc}
			else
			{
				/* Calculate the time at which the task should be woken if the
				event does not occur.  This may overflow but this doesn't
				matter. */
				xTimeToWake = xTickCount + xTicksToWait;
  402072:	4b08      	ldr	r3, [pc, #32]	; (402094 <vTaskPlaceOnEventListRestricted+0x78>)
  402074:	6818      	ldr	r0, [r3, #0]
				traceTASK_DELAY_UNTIL();
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402076:	4420      	add	r0, r4
  402078:	4b07      	ldr	r3, [pc, #28]	; (402098 <vTaskPlaceOnEventListRestricted+0x7c>)
  40207a:	4798      	blx	r3
  40207c:	bd70      	pop	{r4, r5, r6, pc}
  40207e:	bf00      	nop
  402080:	204009ec 	.word	0x204009ec
  402084:	00400aa9 	.word	0x00400aa9
  402088:	00400af5 	.word	0x00400af5
  40208c:	20400a40 	.word	0x20400a40
  402090:	20400a2c 	.word	0x20400a2c
  402094:	20400a08 	.word	0x20400a08
  402098:	00401769 	.word	0x00401769

0040209c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
  40209c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40209e:	68c3      	ldr	r3, [r0, #12]
  4020a0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4020a2:	b954      	cbnz	r4, 4020ba <xTaskRemoveFromEventList+0x1e>
  4020a4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020a8:	b672      	cpsid	i
  4020aa:	f383 8811 	msr	BASEPRI, r3
  4020ae:	f3bf 8f6f 	isb	sy
  4020b2:	f3bf 8f4f 	dsb	sy
  4020b6:	b662      	cpsie	i
  4020b8:	e7fe      	b.n	4020b8 <xTaskRemoveFromEventList+0x1c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4020ba:	f104 0518 	add.w	r5, r4, #24
  4020be:	4628      	mov	r0, r5
  4020c0:	4b14      	ldr	r3, [pc, #80]	; (402114 <xTaskRemoveFromEventList+0x78>)
  4020c2:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4020c4:	4b14      	ldr	r3, [pc, #80]	; (402118 <xTaskRemoveFromEventList+0x7c>)
  4020c6:	681b      	ldr	r3, [r3, #0]
  4020c8:	b99b      	cbnz	r3, 4020f2 <xTaskRemoveFromEventList+0x56>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4020ca:	1d25      	adds	r5, r4, #4
  4020cc:	4628      	mov	r0, r5
  4020ce:	4b11      	ldr	r3, [pc, #68]	; (402114 <xTaskRemoveFromEventList+0x78>)
  4020d0:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4020d2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4020d4:	4911      	ldr	r1, [pc, #68]	; (40211c <xTaskRemoveFromEventList+0x80>)
  4020d6:	680b      	ldr	r3, [r1, #0]
  4020d8:	2201      	movs	r2, #1
  4020da:	4082      	lsls	r2, r0
  4020dc:	4313      	orrs	r3, r2
  4020de:	600b      	str	r3, [r1, #0]
  4020e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4020e4:	4629      	mov	r1, r5
  4020e6:	4b0e      	ldr	r3, [pc, #56]	; (402120 <xTaskRemoveFromEventList+0x84>)
  4020e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4020ec:	4b0d      	ldr	r3, [pc, #52]	; (402124 <xTaskRemoveFromEventList+0x88>)
  4020ee:	4798      	blx	r3
  4020f0:	e003      	b.n	4020fa <xTaskRemoveFromEventList+0x5e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4020f2:	4629      	mov	r1, r5
  4020f4:	480c      	ldr	r0, [pc, #48]	; (402128 <xTaskRemoveFromEventList+0x8c>)
  4020f6:	4b0b      	ldr	r3, [pc, #44]	; (402124 <xTaskRemoveFromEventList+0x88>)
  4020f8:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4020fa:	4b0c      	ldr	r3, [pc, #48]	; (40212c <xTaskRemoveFromEventList+0x90>)
  4020fc:	681b      	ldr	r3, [r3, #0]
  4020fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402102:	429a      	cmp	r2, r3
  402104:	d903      	bls.n	40210e <xTaskRemoveFromEventList+0x72>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
  402106:	2001      	movs	r0, #1
  402108:	4b09      	ldr	r3, [pc, #36]	; (402130 <xTaskRemoveFromEventList+0x94>)
  40210a:	6018      	str	r0, [r3, #0]
  40210c:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
  40210e:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
  402110:	bd38      	pop	{r3, r4, r5, pc}
  402112:	bf00      	nop
  402114:	00400af5 	.word	0x00400af5
  402118:	20400a04 	.word	0x20400a04
  40211c:	20400a40 	.word	0x20400a40
  402120:	20400974 	.word	0x20400974
  402124:	00400aa9 	.word	0x00400aa9
  402128:	204009f0 	.word	0x204009f0
  40212c:	204009ec 	.word	0x204009ec
  402130:	20400a44 	.word	0x20400a44

00402134 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
  402134:	b950      	cbnz	r0, 40214c <vTaskSetTimeOutState+0x18>
  402136:	f04f 0380 	mov.w	r3, #128	; 0x80
  40213a:	b672      	cpsid	i
  40213c:	f383 8811 	msr	BASEPRI, r3
  402140:	f3bf 8f6f 	isb	sy
  402144:	f3bf 8f4f 	dsb	sy
  402148:	b662      	cpsie	i
  40214a:	e7fe      	b.n	40214a <vTaskSetTimeOutState+0x16>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40214c:	4a03      	ldr	r2, [pc, #12]	; (40215c <vTaskSetTimeOutState+0x28>)
  40214e:	6812      	ldr	r2, [r2, #0]
  402150:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402152:	4a03      	ldr	r2, [pc, #12]	; (402160 <vTaskSetTimeOutState+0x2c>)
  402154:	6812      	ldr	r2, [r2, #0]
  402156:	6042      	str	r2, [r0, #4]
  402158:	4770      	bx	lr
  40215a:	bf00      	nop
  40215c:	20400948 	.word	0x20400948
  402160:	20400a08 	.word	0x20400a08

00402164 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
  402164:	b538      	push	{r3, r4, r5, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
  402166:	b950      	cbnz	r0, 40217e <xTaskCheckForTimeOut+0x1a>
  402168:	f04f 0380 	mov.w	r3, #128	; 0x80
  40216c:	b672      	cpsid	i
  40216e:	f383 8811 	msr	BASEPRI, r3
  402172:	f3bf 8f6f 	isb	sy
  402176:	f3bf 8f4f 	dsb	sy
  40217a:	b662      	cpsie	i
  40217c:	e7fe      	b.n	40217c <xTaskCheckForTimeOut+0x18>
  40217e:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402180:	b951      	cbnz	r1, 402198 <xTaskCheckForTimeOut+0x34>
  402182:	f04f 0380 	mov.w	r3, #128	; 0x80
  402186:	b672      	cpsid	i
  402188:	f383 8811 	msr	BASEPRI, r3
  40218c:	f3bf 8f6f 	isb	sy
  402190:	f3bf 8f4f 	dsb	sy
  402194:	b662      	cpsie	i
  402196:	e7fe      	b.n	402196 <xTaskCheckForTimeOut+0x32>
  402198:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  40219a:	4b12      	ldr	r3, [pc, #72]	; (4021e4 <xTaskCheckForTimeOut+0x80>)
  40219c:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
  40219e:	4b12      	ldr	r3, [pc, #72]	; (4021e8 <xTaskCheckForTimeOut+0x84>)
  4021a0:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4021a2:	682b      	ldr	r3, [r5, #0]
  4021a4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4021a8:	d013      	beq.n	4021d2 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4021aa:	4a10      	ldr	r2, [pc, #64]	; (4021ec <xTaskCheckForTimeOut+0x88>)
  4021ac:	6812      	ldr	r2, [r2, #0]
  4021ae:	6820      	ldr	r0, [r4, #0]
  4021b0:	4290      	cmp	r0, r2
  4021b2:	d002      	beq.n	4021ba <xTaskCheckForTimeOut+0x56>
  4021b4:	6862      	ldr	r2, [r4, #4]
  4021b6:	4291      	cmp	r1, r2
  4021b8:	d20d      	bcs.n	4021d6 <xTaskCheckForTimeOut+0x72>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4021ba:	6862      	ldr	r2, [r4, #4]
  4021bc:	1a88      	subs	r0, r1, r2
  4021be:	4283      	cmp	r3, r0
  4021c0:	d90b      	bls.n	4021da <xTaskCheckForTimeOut+0x76>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4021c2:	1a52      	subs	r2, r2, r1
  4021c4:	4413      	add	r3, r2
  4021c6:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4021c8:	4620      	mov	r0, r4
  4021ca:	4b09      	ldr	r3, [pc, #36]	; (4021f0 <xTaskCheckForTimeOut+0x8c>)
  4021cc:	4798      	blx	r3
			xReturn = pdFALSE;
  4021ce:	2400      	movs	r4, #0
  4021d0:	e004      	b.n	4021dc <xTaskCheckForTimeOut+0x78>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  4021d2:	2400      	movs	r4, #0
  4021d4:	e002      	b.n	4021dc <xTaskCheckForTimeOut+0x78>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4021d6:	2401      	movs	r4, #1
  4021d8:	e000      	b.n	4021dc <xTaskCheckForTimeOut+0x78>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  4021da:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  4021dc:	4b05      	ldr	r3, [pc, #20]	; (4021f4 <xTaskCheckForTimeOut+0x90>)
  4021de:	4798      	blx	r3

	return xReturn;
}
  4021e0:	4620      	mov	r0, r4
  4021e2:	bd38      	pop	{r3, r4, r5, pc}
  4021e4:	00400bd5 	.word	0x00400bd5
  4021e8:	20400a08 	.word	0x20400a08
  4021ec:	20400948 	.word	0x20400948
  4021f0:	00402135 	.word	0x00402135
  4021f4:	00400c21 	.word	0x00400c21

004021f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
  4021f8:	2201      	movs	r2, #1
  4021fa:	4b01      	ldr	r3, [pc, #4]	; (402200 <vTaskMissedYield+0x8>)
  4021fc:	601a      	str	r2, [r3, #0]
  4021fe:	4770      	bx	lr
  402200:	20400a44 	.word	0x20400a44

00402204 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402204:	4b05      	ldr	r3, [pc, #20]	; (40221c <xTaskGetSchedulerState+0x18>)
  402206:	681b      	ldr	r3, [r3, #0]
  402208:	b133      	cbz	r3, 402218 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40220a:	4b05      	ldr	r3, [pc, #20]	; (402220 <xTaskGetSchedulerState+0x1c>)
  40220c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40220e:	2b00      	cmp	r3, #0
  402210:	bf0c      	ite	eq
  402212:	2002      	moveq	r0, #2
  402214:	2000      	movne	r0, #0
  402216:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  402218:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  40221a:	4770      	bx	lr
  40221c:	20400950 	.word	0x20400950
  402220:	20400a04 	.word	0x20400a04

00402224 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402224:	2800      	cmp	r0, #0
  402226:	d045      	beq.n	4022b4 <vTaskPriorityInherit+0x90>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
  402228:	b538      	push	{r3, r4, r5, lr}
  40222a:	4603      	mov	r3, r0
		if( pxMutexHolder != NULL )
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40222c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40222e:	4922      	ldr	r1, [pc, #136]	; (4022b8 <vTaskPriorityInherit+0x94>)
  402230:	6809      	ldr	r1, [r1, #0]
  402232:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402234:	428a      	cmp	r2, r1
  402236:	d23c      	bcs.n	4022b2 <vTaskPriorityInherit+0x8e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402238:	6981      	ldr	r1, [r0, #24]
  40223a:	2900      	cmp	r1, #0
  40223c:	db05      	blt.n	40224a <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40223e:	491e      	ldr	r1, [pc, #120]	; (4022b8 <vTaskPriorityInherit+0x94>)
  402240:	6809      	ldr	r1, [r1, #0]
  402242:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402244:	f1c1 0105 	rsb	r1, r1, #5
  402248:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40224a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40224e:	491b      	ldr	r1, [pc, #108]	; (4022bc <vTaskPriorityInherit+0x98>)
  402250:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402254:	6959      	ldr	r1, [r3, #20]
  402256:	4291      	cmp	r1, r2
  402258:	d127      	bne.n	4022aa <vTaskPriorityInherit+0x86>
  40225a:	461c      	mov	r4, r3
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40225c:	1d1d      	adds	r5, r3, #4
  40225e:	4628      	mov	r0, r5
  402260:	4b17      	ldr	r3, [pc, #92]	; (4022c0 <vTaskPriorityInherit+0x9c>)
  402262:	4798      	blx	r3
  402264:	b970      	cbnz	r0, 402284 <vTaskPriorityInherit+0x60>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402266:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402268:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40226c:	4a13      	ldr	r2, [pc, #76]	; (4022bc <vTaskPriorityInherit+0x98>)
  40226e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402272:	b93a      	cbnz	r2, 402284 <vTaskPriorityInherit+0x60>
  402274:	4813      	ldr	r0, [pc, #76]	; (4022c4 <vTaskPriorityInherit+0xa0>)
  402276:	6802      	ldr	r2, [r0, #0]
  402278:	2101      	movs	r1, #1
  40227a:	fa01 f303 	lsl.w	r3, r1, r3
  40227e:	ea22 0303 	bic.w	r3, r2, r3
  402282:	6003      	str	r3, [r0, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402284:	4b0c      	ldr	r3, [pc, #48]	; (4022b8 <vTaskPriorityInherit+0x94>)
  402286:	681b      	ldr	r3, [r3, #0]
  402288:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  40228a:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  40228c:	490d      	ldr	r1, [pc, #52]	; (4022c4 <vTaskPriorityInherit+0xa0>)
  40228e:	680a      	ldr	r2, [r1, #0]
  402290:	2301      	movs	r3, #1
  402292:	4083      	lsls	r3, r0
  402294:	4313      	orrs	r3, r2
  402296:	600b      	str	r3, [r1, #0]
  402298:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40229c:	4629      	mov	r1, r5
  40229e:	4b07      	ldr	r3, [pc, #28]	; (4022bc <vTaskPriorityInherit+0x98>)
  4022a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4022a4:	4b08      	ldr	r3, [pc, #32]	; (4022c8 <vTaskPriorityInherit+0xa4>)
  4022a6:	4798      	blx	r3
  4022a8:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4022aa:	4a03      	ldr	r2, [pc, #12]	; (4022b8 <vTaskPriorityInherit+0x94>)
  4022ac:	6812      	ldr	r2, [r2, #0]
  4022ae:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4022b0:	62da      	str	r2, [r3, #44]	; 0x2c
  4022b2:	bd38      	pop	{r3, r4, r5, pc}
  4022b4:	4770      	bx	lr
  4022b6:	bf00      	nop
  4022b8:	204009ec 	.word	0x204009ec
  4022bc:	20400974 	.word	0x20400974
  4022c0:	00400af5 	.word	0x00400af5
  4022c4:	20400a40 	.word	0x20400a40
  4022c8:	00400aa9 	.word	0x00400aa9

004022cc <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4022cc:	2800      	cmp	r0, #0
  4022ce:	d04e      	beq.n	40236e <xTaskPriorityDisinherit+0xa2>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
  4022d0:	b538      	push	{r3, r4, r5, lr}
  4022d2:	4603      	mov	r3, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  4022d4:	4a28      	ldr	r2, [pc, #160]	; (402378 <xTaskPriorityDisinherit+0xac>)
  4022d6:	6812      	ldr	r2, [r2, #0]
  4022d8:	4290      	cmp	r0, r2
  4022da:	d00a      	beq.n	4022f2 <xTaskPriorityDisinherit+0x26>
  4022dc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022e0:	b672      	cpsid	i
  4022e2:	f383 8811 	msr	BASEPRI, r3
  4022e6:	f3bf 8f6f 	isb	sy
  4022ea:	f3bf 8f4f 	dsb	sy
  4022ee:	b662      	cpsie	i
  4022f0:	e7fe      	b.n	4022f0 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  4022f2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4022f4:	b952      	cbnz	r2, 40230c <xTaskPriorityDisinherit+0x40>
  4022f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022fa:	b672      	cpsid	i
  4022fc:	f383 8811 	msr	BASEPRI, r3
  402300:	f3bf 8f6f 	isb	sy
  402304:	f3bf 8f4f 	dsb	sy
  402308:	b662      	cpsie	i
  40230a:	e7fe      	b.n	40230a <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  40230c:	3a01      	subs	r2, #1
  40230e:	64c2      	str	r2, [r0, #76]	; 0x4c
			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402310:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402312:	6c99      	ldr	r1, [r3, #72]	; 0x48
  402314:	4288      	cmp	r0, r1
  402316:	d02c      	beq.n	402372 <xTaskPriorityDisinherit+0xa6>
  402318:	bb5a      	cbnz	r2, 402372 <xTaskPriorityDisinherit+0xa6>
  40231a:	461c      	mov	r4, r3
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40231c:	1d1d      	adds	r5, r3, #4
  40231e:	4628      	mov	r0, r5
  402320:	4b16      	ldr	r3, [pc, #88]	; (40237c <xTaskPriorityDisinherit+0xb0>)
  402322:	4798      	blx	r3
  402324:	b968      	cbnz	r0, 402342 <xTaskPriorityDisinherit+0x76>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402326:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402328:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40232c:	4b14      	ldr	r3, [pc, #80]	; (402380 <xTaskPriorityDisinherit+0xb4>)
  40232e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402332:	b933      	cbnz	r3, 402342 <xTaskPriorityDisinherit+0x76>
  402334:	4813      	ldr	r0, [pc, #76]	; (402384 <xTaskPriorityDisinherit+0xb8>)
  402336:	6803      	ldr	r3, [r0, #0]
  402338:	2201      	movs	r2, #1
  40233a:	408a      	lsls	r2, r1
  40233c:	ea23 0302 	bic.w	r3, r3, r2
  402340:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402342:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402344:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402346:	f1c0 0305 	rsb	r3, r0, #5
  40234a:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40234c:	4a0d      	ldr	r2, [pc, #52]	; (402384 <xTaskPriorityDisinherit+0xb8>)
  40234e:	6813      	ldr	r3, [r2, #0]
  402350:	2401      	movs	r4, #1
  402352:	fa04 f100 	lsl.w	r1, r4, r0
  402356:	430b      	orrs	r3, r1
  402358:	6013      	str	r3, [r2, #0]
  40235a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40235e:	4629      	mov	r1, r5
  402360:	4b07      	ldr	r3, [pc, #28]	; (402380 <xTaskPriorityDisinherit+0xb4>)
  402362:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402366:	4b08      	ldr	r3, [pc, #32]	; (402388 <xTaskPriorityDisinherit+0xbc>)
  402368:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  40236a:	4620      	mov	r0, r4
  40236c:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  40236e:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402370:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  402372:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402374:	bd38      	pop	{r3, r4, r5, pc}
  402376:	bf00      	nop
  402378:	204009ec 	.word	0x204009ec
  40237c:	00400af5 	.word	0x00400af5
  402380:	20400974 	.word	0x20400974
  402384:	20400a40 	.word	0x20400a40
  402388:	00400aa9 	.word	0x00400aa9

0040238c <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	void vTaskList( char * pcWriteBuffer )
	{
  40238c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402390:	b084      	sub	sp, #16
  402392:	4604      	mov	r4, r0
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
  402394:	2300      	movs	r3, #0
  402396:	7003      	strb	r3, [r0, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
  402398:	4b34      	ldr	r3, [pc, #208]	; (40246c <vTaskList+0xe0>)
  40239a:	681a      	ldr	r2, [r3, #0]
  40239c:	9203      	str	r2, [sp, #12]

		/* Allocate an array index for each task. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
  40239e:	6818      	ldr	r0, [r3, #0]
  4023a0:	0140      	lsls	r0, r0, #5
  4023a2:	4b33      	ldr	r3, [pc, #204]	; (402470 <vTaskList+0xe4>)
  4023a4:	4798      	blx	r3

		if( pxTaskStatusArray != NULL )
  4023a6:	2800      	cmp	r0, #0
  4023a8:	d05c      	beq.n	402464 <vTaskList+0xd8>
  4023aa:	4605      	mov	r5, r0
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
  4023ac:	9903      	ldr	r1, [sp, #12]
  4023ae:	2200      	movs	r2, #0
  4023b0:	4b30      	ldr	r3, [pc, #192]	; (402474 <vTaskList+0xe8>)
  4023b2:	4798      	blx	r3
  4023b4:	9003      	str	r0, [sp, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
  4023b6:	2300      	movs	r3, #0
  4023b8:	9302      	str	r3, [sp, #8]
  4023ba:	9a02      	ldr	r2, [sp, #8]
  4023bc:	9b03      	ldr	r3, [sp, #12]
  4023be:	429a      	cmp	r2, r3
  4023c0:	d24d      	bcs.n	40245e <vTaskList+0xd2>
					case eDeleted:		cStatus = tskDELETED_CHAR;
										break;

					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = 0x00;
  4023c2:	f04f 0800 	mov.w	r8, #0
	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
  4023c6:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 402488 <vTaskList+0xfc>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
  4023ca:	4e2b      	ldr	r6, [pc, #172]	; (402478 <vTaskList+0xec>)
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
  4023cc:	9b02      	ldr	r3, [sp, #8]
  4023ce:	eb05 1343 	add.w	r3, r5, r3, lsl #5
  4023d2:	7b1b      	ldrb	r3, [r3, #12]
  4023d4:	3b01      	subs	r3, #1
  4023d6:	2b03      	cmp	r3, #3
  4023d8:	d809      	bhi.n	4023ee <vTaskList+0x62>
  4023da:	e8df f003 	tbb	[pc, r3]
  4023de:	020a      	.short	0x020a
  4023e0:	0604      	.short	0x0604
				{
					case eReady:		cStatus = tskREADY_CHAR;
										break;

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
  4023e2:	2742      	movs	r7, #66	; 0x42
  4023e4:	e006      	b.n	4023f4 <vTaskList+0x68>
										break;

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
  4023e6:	2753      	movs	r7, #83	; 0x53
										break;
  4023e8:	e004      	b.n	4023f4 <vTaskList+0x68>

					case eDeleted:		cStatus = tskDELETED_CHAR;
  4023ea:	2744      	movs	r7, #68	; 0x44
										break;
  4023ec:	e002      	b.n	4023f4 <vTaskList+0x68>

					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = 0x00;
  4023ee:	4647      	mov	r7, r8
										break;
  4023f0:	e000      	b.n	4023f4 <vTaskList+0x68>
			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
				{
					case eReady:		cStatus = tskREADY_CHAR;
  4023f2:	2752      	movs	r7, #82	; 0x52
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
  4023f4:	9b02      	ldr	r3, [sp, #8]
  4023f6:	eb05 1343 	add.w	r3, r5, r3, lsl #5
	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
  4023fa:	6859      	ldr	r1, [r3, #4]
  4023fc:	4620      	mov	r0, r4
  4023fe:	47c8      	blx	r9

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
  402400:	4620      	mov	r0, r4
  402402:	47b0      	blx	r6
  402404:	2808      	cmp	r0, #8
  402406:	d808      	bhi.n	40241a <vTaskList+0x8e>
  402408:	4420      	add	r0, r4
  40240a:	f104 0209 	add.w	r2, r4, #9
		{
			pcBuffer[ x ] = ' ';
  40240e:	2320      	movs	r3, #32
  402410:	f800 3b01 	strb.w	r3, [r0], #1
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
  402414:	4290      	cmp	r0, r2
  402416:	d1fb      	bne.n	402410 <vTaskList+0x84>
  402418:	2009      	movs	r0, #9
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = 0x00;
  40241a:	eb04 0a00 	add.w	sl, r4, r0
  40241e:	f804 8000 	strb.w	r8, [r4, r0]
				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber );
  402422:	9b02      	ldr	r3, [sp, #8]
  402424:	9a02      	ldr	r2, [sp, #8]
  402426:	9902      	ldr	r1, [sp, #8]
  402428:	eb05 1343 	add.w	r3, r5, r3, lsl #5
  40242c:	691b      	ldr	r3, [r3, #16]
  40242e:	eb05 1141 	add.w	r1, r5, r1, lsl #5
  402432:	6889      	ldr	r1, [r1, #8]
  402434:	9101      	str	r1, [sp, #4]
  402436:	eb05 1242 	add.w	r2, r5, r2, lsl #5
  40243a:	8b92      	ldrh	r2, [r2, #28]
  40243c:	9200      	str	r2, [sp, #0]
  40243e:	463a      	mov	r2, r7
  402440:	490e      	ldr	r1, [pc, #56]	; (40247c <vTaskList+0xf0>)
  402442:	4650      	mov	r0, sl
  402444:	4c0e      	ldr	r4, [pc, #56]	; (402480 <vTaskList+0xf4>)
  402446:	47a0      	blx	r4
				pcWriteBuffer += strlen( pcWriteBuffer );
  402448:	4650      	mov	r0, sl
  40244a:	47b0      	blx	r6
  40244c:	eb0a 0400 	add.w	r4, sl, r0
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
  402450:	9b02      	ldr	r3, [sp, #8]
  402452:	3301      	adds	r3, #1
  402454:	9302      	str	r3, [sp, #8]
  402456:	9a02      	ldr	r2, [sp, #8]
  402458:	9b03      	ldr	r3, [sp, #12]
  40245a:	429a      	cmp	r2, r3
  40245c:	d3b6      	bcc.n	4023cc <vTaskList+0x40>
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber );
				pcWriteBuffer += strlen( pcWriteBuffer );
			}

			/* Free the array again. */
			vPortFree( pxTaskStatusArray );
  40245e:	4628      	mov	r0, r5
  402460:	4b08      	ldr	r3, [pc, #32]	; (402484 <vTaskList+0xf8>)
  402462:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
  402464:	b004      	add	sp, #16
  402466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40246a:	bf00      	nop
  40246c:	20400a14 	.word	0x20400a14
  402470:	00400e31 	.word	0x00400e31
  402474:	00401e21 	.word	0x00401e21
  402478:	00403901 	.word	0x00403901
  40247c:	004096b4 	.word	0x004096b4
  402480:	004037e9 	.word	0x004037e9
  402484:	00400e61 	.word	0x00400e61
  402488:	00403835 	.word	0x00403835

0040248c <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  40248c:	4b05      	ldr	r3, [pc, #20]	; (4024a4 <pvTaskIncrementMutexHeldCount+0x18>)
  40248e:	681b      	ldr	r3, [r3, #0]
  402490:	b123      	cbz	r3, 40249c <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  402492:	4b04      	ldr	r3, [pc, #16]	; (4024a4 <pvTaskIncrementMutexHeldCount+0x18>)
  402494:	681a      	ldr	r2, [r3, #0]
  402496:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402498:	3301      	adds	r3, #1
  40249a:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  40249c:	4b01      	ldr	r3, [pc, #4]	; (4024a4 <pvTaskIncrementMutexHeldCount+0x18>)
  40249e:	6818      	ldr	r0, [r3, #0]
	}
  4024a0:	4770      	bx	lr
  4024a2:	bf00      	nop
  4024a4:	204009ec 	.word	0x204009ec

004024a8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4024a8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4024aa:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4024ac:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4024ae:	4291      	cmp	r1, r2
  4024b0:	d80a      	bhi.n	4024c8 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  4024b2:	1ad2      	subs	r2, r2, r3
  4024b4:	6983      	ldr	r3, [r0, #24]
  4024b6:	429a      	cmp	r2, r3
  4024b8:	d211      	bcs.n	4024de <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4024ba:	1d01      	adds	r1, r0, #4
  4024bc:	4b0a      	ldr	r3, [pc, #40]	; (4024e8 <prvInsertTimerInActiveList+0x40>)
  4024be:	6818      	ldr	r0, [r3, #0]
  4024c0:	4b0a      	ldr	r3, [pc, #40]	; (4024ec <prvInsertTimerInActiveList+0x44>)
  4024c2:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  4024c4:	2000      	movs	r0, #0
  4024c6:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4024c8:	429a      	cmp	r2, r3
  4024ca:	d201      	bcs.n	4024d0 <prvInsertTimerInActiveList+0x28>
  4024cc:	4299      	cmp	r1, r3
  4024ce:	d208      	bcs.n	4024e2 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4024d0:	1d01      	adds	r1, r0, #4
  4024d2:	4b07      	ldr	r3, [pc, #28]	; (4024f0 <prvInsertTimerInActiveList+0x48>)
  4024d4:	6818      	ldr	r0, [r3, #0]
  4024d6:	4b05      	ldr	r3, [pc, #20]	; (4024ec <prvInsertTimerInActiveList+0x44>)
  4024d8:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  4024da:	2000      	movs	r0, #0
  4024dc:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4024de:	2001      	movs	r0, #1
  4024e0:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4024e2:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4024e4:	bd08      	pop	{r3, pc}
  4024e6:	bf00      	nop
  4024e8:	20400a7c 	.word	0x20400a7c
  4024ec:	00400ac1 	.word	0x00400ac1
  4024f0:	20400a48 	.word	0x20400a48

004024f4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4024f4:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4024f6:	4b14      	ldr	r3, [pc, #80]	; (402548 <prvCheckForValidListAndQueue+0x54>)
  4024f8:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4024fa:	4b14      	ldr	r3, [pc, #80]	; (40254c <prvCheckForValidListAndQueue+0x58>)
  4024fc:	681b      	ldr	r3, [r3, #0]
  4024fe:	bb03      	cbnz	r3, 402542 <prvCheckForValidListAndQueue+0x4e>
		{
			vListInitialise( &xActiveTimerList1 );
  402500:	4d13      	ldr	r5, [pc, #76]	; (402550 <prvCheckForValidListAndQueue+0x5c>)
  402502:	4628      	mov	r0, r5
  402504:	4e13      	ldr	r6, [pc, #76]	; (402554 <prvCheckForValidListAndQueue+0x60>)
  402506:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402508:	4c13      	ldr	r4, [pc, #76]	; (402558 <prvCheckForValidListAndQueue+0x64>)
  40250a:	4620      	mov	r0, r4
  40250c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  40250e:	4b13      	ldr	r3, [pc, #76]	; (40255c <prvCheckForValidListAndQueue+0x68>)
  402510:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402512:	4b13      	ldr	r3, [pc, #76]	; (402560 <prvCheckForValidListAndQueue+0x6c>)
  402514:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402516:	2200      	movs	r2, #0
  402518:	2110      	movs	r1, #16
  40251a:	2005      	movs	r0, #5
  40251c:	4b11      	ldr	r3, [pc, #68]	; (402564 <prvCheckForValidListAndQueue+0x70>)
  40251e:	4798      	blx	r3
  402520:	4b0a      	ldr	r3, [pc, #40]	; (40254c <prvCheckForValidListAndQueue+0x58>)
  402522:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402524:	b950      	cbnz	r0, 40253c <prvCheckForValidListAndQueue+0x48>
  402526:	f04f 0380 	mov.w	r3, #128	; 0x80
  40252a:	b672      	cpsid	i
  40252c:	f383 8811 	msr	BASEPRI, r3
  402530:	f3bf 8f6f 	isb	sy
  402534:	f3bf 8f4f 	dsb	sy
  402538:	b662      	cpsie	i
  40253a:	e7fe      	b.n	40253a <prvCheckForValidListAndQueue+0x46>

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  40253c:	490a      	ldr	r1, [pc, #40]	; (402568 <prvCheckForValidListAndQueue+0x74>)
  40253e:	4b0b      	ldr	r3, [pc, #44]	; (40256c <prvCheckForValidListAndQueue+0x78>)
  402540:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402542:	4b0b      	ldr	r3, [pc, #44]	; (402570 <prvCheckForValidListAndQueue+0x7c>)
  402544:	4798      	blx	r3
  402546:	bd70      	pop	{r4, r5, r6, pc}
  402548:	00400bd5 	.word	0x00400bd5
  40254c:	20400a78 	.word	0x20400a78
  402550:	20400a4c 	.word	0x20400a4c
  402554:	00400a89 	.word	0x00400a89
  402558:	20400a60 	.word	0x20400a60
  40255c:	20400a48 	.word	0x20400a48
  402560:	20400a7c 	.word	0x20400a7c
  402564:	004010e9 	.word	0x004010e9
  402568:	004096c4 	.word	0x004096c4
  40256c:	00401605 	.word	0x00401605
  402570:	00400c21 	.word	0x00400c21

00402574 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
  402574:	b510      	push	{r4, lr}
  402576:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  402578:	4b0f      	ldr	r3, [pc, #60]	; (4025b8 <xTimerCreateTimerTask+0x44>)
  40257a:	4798      	blx	r3

	if( xTimerQueue != NULL )
  40257c:	4b0f      	ldr	r3, [pc, #60]	; (4025bc <xTimerCreateTimerTask+0x48>)
  40257e:	681b      	ldr	r3, [r3, #0]
  402580:	b163      	cbz	r3, 40259c <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402582:	2300      	movs	r3, #0
  402584:	9303      	str	r3, [sp, #12]
  402586:	9302      	str	r3, [sp, #8]
  402588:	9301      	str	r3, [sp, #4]
  40258a:	2204      	movs	r2, #4
  40258c:	9200      	str	r2, [sp, #0]
  40258e:	f44f 7282 	mov.w	r2, #260	; 0x104
  402592:	490b      	ldr	r1, [pc, #44]	; (4025c0 <xTimerCreateTimerTask+0x4c>)
  402594:	480b      	ldr	r0, [pc, #44]	; (4025c4 <xTimerCreateTimerTask+0x50>)
  402596:	4c0c      	ldr	r4, [pc, #48]	; (4025c8 <xTimerCreateTimerTask+0x54>)
  402598:	47a0      	blx	r4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  40259a:	b950      	cbnz	r0, 4025b2 <xTimerCreateTimerTask+0x3e>
  40259c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025a0:	b672      	cpsid	i
  4025a2:	f383 8811 	msr	BASEPRI, r3
  4025a6:	f3bf 8f6f 	isb	sy
  4025aa:	f3bf 8f4f 	dsb	sy
  4025ae:	b662      	cpsie	i
  4025b0:	e7fe      	b.n	4025b0 <xTimerCreateTimerTask+0x3c>
	return xReturn;
}
  4025b2:	b004      	add	sp, #16
  4025b4:	bd10      	pop	{r4, pc}
  4025b6:	bf00      	nop
  4025b8:	004024f5 	.word	0x004024f5
  4025bc:	20400a78 	.word	0x20400a78
  4025c0:	004096cc 	.word	0x004096cc
  4025c4:	004026f9 	.word	0x004026f9
  4025c8:	004017c1 	.word	0x004017c1

004025cc <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
  4025cc:	b950      	cbnz	r0, 4025e4 <xTimerGenericCommand+0x18>
  4025ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025d2:	b672      	cpsid	i
  4025d4:	f383 8811 	msr	BASEPRI, r3
  4025d8:	f3bf 8f6f 	isb	sy
  4025dc:	f3bf 8f4f 	dsb	sy
  4025e0:	b662      	cpsie	i
  4025e2:	e7fe      	b.n	4025e2 <xTimerGenericCommand+0x16>
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
  4025e4:	b530      	push	{r4, r5, lr}
  4025e6:	b085      	sub	sp, #20
  4025e8:	4615      	mov	r5, r2
  4025ea:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  4025ec:	4a0f      	ldr	r2, [pc, #60]	; (40262c <xTimerGenericCommand+0x60>)
  4025ee:	6810      	ldr	r0, [r2, #0]
  4025f0:	b1c0      	cbz	r0, 402624 <xTimerGenericCommand+0x58>
  4025f2:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  4025f4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  4025f6:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  4025f8:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4025fa:	2905      	cmp	r1, #5
  4025fc:	dc0d      	bgt.n	40261a <xTimerGenericCommand+0x4e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4025fe:	4b0c      	ldr	r3, [pc, #48]	; (402630 <xTimerGenericCommand+0x64>)
  402600:	4798      	blx	r3
  402602:	2802      	cmp	r0, #2
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402604:	f04f 0300 	mov.w	r3, #0
  402608:	bf0c      	ite	eq
  40260a:	9a08      	ldreq	r2, [sp, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40260c:	461a      	movne	r2, r3
  40260e:	4669      	mov	r1, sp
  402610:	4806      	ldr	r0, [pc, #24]	; (40262c <xTimerGenericCommand+0x60>)
  402612:	6800      	ldr	r0, [r0, #0]
  402614:	4c07      	ldr	r4, [pc, #28]	; (402634 <xTimerGenericCommand+0x68>)
  402616:	47a0      	blx	r4
  402618:	e005      	b.n	402626 <xTimerGenericCommand+0x5a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  40261a:	2300      	movs	r3, #0
  40261c:	4669      	mov	r1, sp
  40261e:	4c06      	ldr	r4, [pc, #24]	; (402638 <xTimerGenericCommand+0x6c>)
  402620:	47a0      	blx	r4
  402622:	e000      	b.n	402626 <xTimerGenericCommand+0x5a>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
  402624:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
  402626:	b005      	add	sp, #20
  402628:	bd30      	pop	{r4, r5, pc}
  40262a:	bf00      	nop
  40262c:	20400a78 	.word	0x20400a78
  402630:	00402205 	.word	0x00402205
  402634:	0040116d 	.word	0x0040116d
  402638:	00401349 	.word	0x00401349

0040263c <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
  40263c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402640:	b082      	sub	sp, #8
  402642:	4680      	mov	r8, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
  402644:	4b25      	ldr	r3, [pc, #148]	; (4026dc <prvSampleTimeNow+0xa0>)
  402646:	4798      	blx	r3
  402648:	4607      	mov	r7, r0

	if( xTimeNow < xLastTime )
  40264a:	4b25      	ldr	r3, [pc, #148]	; (4026e0 <prvSampleTimeNow+0xa4>)
  40264c:	681b      	ldr	r3, [r3, #0]
  40264e:	4298      	cmp	r0, r3
  402650:	d23b      	bcs.n	4026ca <prvSampleTimeNow+0x8e>
  402652:	e02b      	b.n	4026ac <prvSampleTimeNow+0x70>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402654:	68db      	ldr	r3, [r3, #12]
  402656:	f8d3 a000 	ldr.w	sl, [r3]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40265a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40265c:	f104 0904 	add.w	r9, r4, #4
  402660:	4648      	mov	r0, r9
  402662:	47b0      	blx	r6
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402664:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402666:	4620      	mov	r0, r4
  402668:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40266a:	69e3      	ldr	r3, [r4, #28]
  40266c:	2b01      	cmp	r3, #1
  40266e:	d11f      	bne.n	4026b0 <prvSampleTimeNow+0x74>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402670:	69a3      	ldr	r3, [r4, #24]
  402672:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402674:	459a      	cmp	sl, r3
  402676:	d206      	bcs.n	402686 <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402678:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40267a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40267c:	4649      	mov	r1, r9
  40267e:	6828      	ldr	r0, [r5, #0]
  402680:	4b18      	ldr	r3, [pc, #96]	; (4026e4 <prvSampleTimeNow+0xa8>)
  402682:	4798      	blx	r3
  402684:	e014      	b.n	4026b0 <prvSampleTimeNow+0x74>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402686:	2100      	movs	r1, #0
  402688:	9100      	str	r1, [sp, #0]
  40268a:	460b      	mov	r3, r1
  40268c:	4652      	mov	r2, sl
  40268e:	4620      	mov	r0, r4
  402690:	4c15      	ldr	r4, [pc, #84]	; (4026e8 <prvSampleTimeNow+0xac>)
  402692:	47a0      	blx	r4
				configASSERT( xResult );
  402694:	b960      	cbnz	r0, 4026b0 <prvSampleTimeNow+0x74>
  402696:	f04f 0380 	mov.w	r3, #128	; 0x80
  40269a:	b672      	cpsid	i
  40269c:	f383 8811 	msr	BASEPRI, r3
  4026a0:	f3bf 8f6f 	isb	sy
  4026a4:	f3bf 8f4f 	dsb	sy
  4026a8:	b662      	cpsie	i
  4026aa:	e7fe      	b.n	4026aa <prvSampleTimeNow+0x6e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4026ac:	4d0f      	ldr	r5, [pc, #60]	; (4026ec <prvSampleTimeNow+0xb0>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026ae:	4e10      	ldr	r6, [pc, #64]	; (4026f0 <prvSampleTimeNow+0xb4>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4026b0:	682b      	ldr	r3, [r5, #0]
  4026b2:	681a      	ldr	r2, [r3, #0]
  4026b4:	2a00      	cmp	r2, #0
  4026b6:	d1cd      	bne.n	402654 <prvSampleTimeNow+0x18>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  4026b8:	4a0e      	ldr	r2, [pc, #56]	; (4026f4 <prvSampleTimeNow+0xb8>)
  4026ba:	6810      	ldr	r0, [r2, #0]
  4026bc:	490b      	ldr	r1, [pc, #44]	; (4026ec <prvSampleTimeNow+0xb0>)
  4026be:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4026c0:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
  4026c2:	2301      	movs	r3, #1
  4026c4:	f8c8 3000 	str.w	r3, [r8]
  4026c8:	e002      	b.n	4026d0 <prvSampleTimeNow+0x94>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  4026ca:	2300      	movs	r3, #0
  4026cc:	f8c8 3000 	str.w	r3, [r8]
	}

	xLastTime = xTimeNow;
  4026d0:	4b03      	ldr	r3, [pc, #12]	; (4026e0 <prvSampleTimeNow+0xa4>)
  4026d2:	601f      	str	r7, [r3, #0]

	return xTimeNow;
}
  4026d4:	4638      	mov	r0, r7
  4026d6:	b002      	add	sp, #8
  4026d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4026dc:	00401a89 	.word	0x00401a89
  4026e0:	20400a74 	.word	0x20400a74
  4026e4:	00400ac1 	.word	0x00400ac1
  4026e8:	004025cd 	.word	0x004025cd
  4026ec:	20400a48 	.word	0x20400a48
  4026f0:	00400af5 	.word	0x00400af5
  4026f4:	20400a7c 	.word	0x20400a7c

004026f8 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  4026f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4026fc:	b089      	sub	sp, #36	; 0x24
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4026fe:	4c68      	ldr	r4, [pc, #416]	; (4028a0 <prvTimerTask+0x1a8>)
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  402700:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 4028d0 <prvTimerTask+0x1d8>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402704:	4d67      	ldr	r5, [pc, #412]	; (4028a4 <prvTimerTask+0x1ac>)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402706:	4b68      	ldr	r3, [pc, #416]	; (4028a8 <prvTimerTask+0x1b0>)
  402708:	681b      	ldr	r3, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40270a:	681a      	ldr	r2, [r3, #0]
  40270c:	2a00      	cmp	r2, #0
  40270e:	f000 80b5 	beq.w	40287c <prvTimerTask+0x184>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402712:	68db      	ldr	r3, [r3, #12]
  402714:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  402716:	4b65      	ldr	r3, [pc, #404]	; (4028ac <prvTimerTask+0x1b4>)
  402718:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40271a:	a804      	add	r0, sp, #16
  40271c:	4b64      	ldr	r3, [pc, #400]	; (4028b0 <prvTimerTask+0x1b8>)
  40271e:	4798      	blx	r3
  402720:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402722:	9b04      	ldr	r3, [sp, #16]
  402724:	2b00      	cmp	r3, #0
  402726:	d144      	bne.n	4027b2 <prvTimerTask+0xba>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402728:	42b0      	cmp	r0, r6
  40272a:	d330      	bcc.n	40278e <prvTimerTask+0x96>
			{
				( void ) xTaskResumeAll();
  40272c:	4b61      	ldr	r3, [pc, #388]	; (4028b4 <prvTimerTask+0x1bc>)
  40272e:	4798      	blx	r3
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402730:	4b5d      	ldr	r3, [pc, #372]	; (4028a8 <prvTimerTask+0x1b0>)
  402732:	681b      	ldr	r3, [r3, #0]
  402734:	68db      	ldr	r3, [r3, #12]
  402736:	f8d3 900c 	ldr.w	r9, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40273a:	f109 0004 	add.w	r0, r9, #4
  40273e:	4b5e      	ldr	r3, [pc, #376]	; (4028b8 <prvTimerTask+0x1c0>)
  402740:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402742:	f8d9 301c 	ldr.w	r3, [r9, #28]
  402746:	2b01      	cmp	r3, #1
  402748:	d11c      	bne.n	402784 <prvTimerTask+0x8c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40274a:	f8d9 1018 	ldr.w	r1, [r9, #24]
  40274e:	4633      	mov	r3, r6
  402750:	463a      	mov	r2, r7
  402752:	4431      	add	r1, r6
  402754:	4648      	mov	r0, r9
  402756:	4f59      	ldr	r7, [pc, #356]	; (4028bc <prvTimerTask+0x1c4>)
  402758:	47b8      	blx	r7
  40275a:	2801      	cmp	r0, #1
  40275c:	d112      	bne.n	402784 <prvTimerTask+0x8c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  40275e:	2100      	movs	r1, #0
  402760:	9100      	str	r1, [sp, #0]
  402762:	460b      	mov	r3, r1
  402764:	4632      	mov	r2, r6
  402766:	4648      	mov	r0, r9
  402768:	4e55      	ldr	r6, [pc, #340]	; (4028c0 <prvTimerTask+0x1c8>)
  40276a:	47b0      	blx	r6
			configASSERT( xResult );
  40276c:	b950      	cbnz	r0, 402784 <prvTimerTask+0x8c>
  40276e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402772:	b672      	cpsid	i
  402774:	f383 8811 	msr	BASEPRI, r3
  402778:	f3bf 8f6f 	isb	sy
  40277c:	f3bf 8f4f 	dsb	sy
  402780:	b662      	cpsie	i
  402782:	e7fe      	b.n	402782 <prvTimerTask+0x8a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402784:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
  402788:	4648      	mov	r0, r9
  40278a:	4798      	blx	r3
  40278c:	e06d      	b.n	40286a <prvTimerTask+0x172>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40278e:	2200      	movs	r2, #0
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402790:	1bf1      	subs	r1, r6, r7
  402792:	6820      	ldr	r0, [r4, #0]
  402794:	4b4b      	ldr	r3, [pc, #300]	; (4028c4 <prvTimerTask+0x1cc>)
  402796:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  402798:	4b46      	ldr	r3, [pc, #280]	; (4028b4 <prvTimerTask+0x1bc>)
  40279a:	4798      	blx	r3
  40279c:	2800      	cmp	r0, #0
  40279e:	d164      	bne.n	40286a <prvTimerTask+0x172>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  4027a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4027a4:	f8c8 3000 	str.w	r3, [r8]
  4027a8:	f3bf 8f4f 	dsb	sy
  4027ac:	f3bf 8f6f 	isb	sy
  4027b0:	e05b      	b.n	40286a <prvTimerTask+0x172>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
  4027b2:	4b40      	ldr	r3, [pc, #256]	; (4028b4 <prvTimerTask+0x1bc>)
  4027b4:	4798      	blx	r3
  4027b6:	e058      	b.n	40286a <prvTimerTask+0x172>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4027b8:	9b04      	ldr	r3, [sp, #16]
  4027ba:	2b00      	cmp	r3, #0
  4027bc:	da06      	bge.n	4027cc <prvTimerTask+0xd4>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  4027be:	9907      	ldr	r1, [sp, #28]
  4027c0:	9806      	ldr	r0, [sp, #24]
  4027c2:	9b05      	ldr	r3, [sp, #20]
  4027c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  4027c6:	9b04      	ldr	r3, [sp, #16]
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	db4f      	blt.n	40286c <prvTimerTask+0x174>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4027cc:	9e06      	ldr	r6, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4027ce:	6973      	ldr	r3, [r6, #20]
  4027d0:	b10b      	cbz	r3, 4027d6 <prvTimerTask+0xde>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4027d2:	1d30      	adds	r0, r6, #4
  4027d4:	47b8      	blx	r7
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4027d6:	a803      	add	r0, sp, #12
  4027d8:	4b35      	ldr	r3, [pc, #212]	; (4028b0 <prvTimerTask+0x1b8>)
  4027da:	4798      	blx	r3

			switch( xMessage.xMessageID )
  4027dc:	9b04      	ldr	r3, [sp, #16]
  4027de:	2b09      	cmp	r3, #9
  4027e0:	d844      	bhi.n	40286c <prvTimerTask+0x174>
  4027e2:	e8df f003 	tbb	[pc, r3]
  4027e6:	0505      	.short	0x0505
  4027e8:	3f2a4305 	.word	0x3f2a4305
  4027ec:	2a430505 	.word	0x2a430505
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  4027f0:	9f05      	ldr	r7, [sp, #20]
  4027f2:	69b1      	ldr	r1, [r6, #24]
  4027f4:	463b      	mov	r3, r7
  4027f6:	4602      	mov	r2, r0
  4027f8:	4439      	add	r1, r7
  4027fa:	4630      	mov	r0, r6
  4027fc:	4f2f      	ldr	r7, [pc, #188]	; (4028bc <prvTimerTask+0x1c4>)
  4027fe:	47b8      	blx	r7
  402800:	2801      	cmp	r0, #1
  402802:	d132      	bne.n	40286a <prvTimerTask+0x172>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402804:	6a73      	ldr	r3, [r6, #36]	; 0x24
  402806:	4630      	mov	r0, r6
  402808:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40280a:	69f3      	ldr	r3, [r6, #28]
  40280c:	2b01      	cmp	r3, #1
  40280e:	d12c      	bne.n	40286a <prvTimerTask+0x172>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402810:	69b2      	ldr	r2, [r6, #24]
  402812:	2100      	movs	r1, #0
  402814:	9100      	str	r1, [sp, #0]
  402816:	460b      	mov	r3, r1
  402818:	9805      	ldr	r0, [sp, #20]
  40281a:	4402      	add	r2, r0
  40281c:	4630      	mov	r0, r6
  40281e:	4e28      	ldr	r6, [pc, #160]	; (4028c0 <prvTimerTask+0x1c8>)
  402820:	47b0      	blx	r6
							configASSERT( xResult );
  402822:	bb10      	cbnz	r0, 40286a <prvTimerTask+0x172>
  402824:	f04f 0380 	mov.w	r3, #128	; 0x80
  402828:	b672      	cpsid	i
  40282a:	f383 8811 	msr	BASEPRI, r3
  40282e:	f3bf 8f6f 	isb	sy
  402832:	f3bf 8f4f 	dsb	sy
  402836:	b662      	cpsie	i
  402838:	e7fe      	b.n	402838 <prvTimerTask+0x140>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  40283a:	9905      	ldr	r1, [sp, #20]
  40283c:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40283e:	b951      	cbnz	r1, 402856 <prvTimerTask+0x15e>
  402840:	f04f 0380 	mov.w	r3, #128	; 0x80
  402844:	b672      	cpsid	i
  402846:	f383 8811 	msr	BASEPRI, r3
  40284a:	f3bf 8f6f 	isb	sy
  40284e:	f3bf 8f4f 	dsb	sy
  402852:	b662      	cpsie	i
  402854:	e7fe      	b.n	402854 <prvTimerTask+0x15c>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402856:	4603      	mov	r3, r0
  402858:	4602      	mov	r2, r0
  40285a:	4401      	add	r1, r0
  40285c:	4630      	mov	r0, r6
  40285e:	4e17      	ldr	r6, [pc, #92]	; (4028bc <prvTimerTask+0x1c4>)
  402860:	47b0      	blx	r6
  402862:	e002      	b.n	40286a <prvTimerTask+0x172>
					break;

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
  402864:	4630      	mov	r0, r6
  402866:	4b18      	ldr	r3, [pc, #96]	; (4028c8 <prvTimerTask+0x1d0>)
  402868:	4798      	blx	r3
			pxTimer = xMessage.u.xTimerParameters.pxTimer;

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40286a:	4f13      	ldr	r7, [pc, #76]	; (4028b8 <prvTimerTask+0x1c0>)
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40286c:	2300      	movs	r3, #0
  40286e:	461a      	mov	r2, r3
  402870:	a904      	add	r1, sp, #16
  402872:	6820      	ldr	r0, [r4, #0]
  402874:	47a8      	blx	r5
  402876:	2800      	cmp	r0, #0
  402878:	d19e      	bne.n	4027b8 <prvTimerTask+0xc0>
  40287a:	e744      	b.n	402706 <prvTimerTask+0xe>
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  40287c:	4b0b      	ldr	r3, [pc, #44]	; (4028ac <prvTimerTask+0x1b4>)
  40287e:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402880:	a804      	add	r0, sp, #16
  402882:	4b0b      	ldr	r3, [pc, #44]	; (4028b0 <prvTimerTask+0x1b8>)
  402884:	4798      	blx	r3
  402886:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402888:	9b04      	ldr	r3, [sp, #16]
  40288a:	2b00      	cmp	r3, #0
  40288c:	d191      	bne.n	4027b2 <prvTimerTask+0xba>
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40288e:	4b0f      	ldr	r3, [pc, #60]	; (4028cc <prvTimerTask+0x1d4>)
  402890:	681b      	ldr	r3, [r3, #0]
  402892:	681a      	ldr	r2, [r3, #0]
  402894:	fab2 f282 	clz	r2, r2
  402898:	0952      	lsrs	r2, r2, #5
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
  40289a:	2600      	movs	r6, #0
  40289c:	e778      	b.n	402790 <prvTimerTask+0x98>
  40289e:	bf00      	nop
  4028a0:	20400a78 	.word	0x20400a78
  4028a4:	00401441 	.word	0x00401441
  4028a8:	20400a48 	.word	0x20400a48
  4028ac:	00401a79 	.word	0x00401a79
  4028b0:	0040263d 	.word	0x0040263d
  4028b4:	00401be9 	.word	0x00401be9
  4028b8:	00400af5 	.word	0x00400af5
  4028bc:	004024a9 	.word	0x004024a9
  4028c0:	004025cd 	.word	0x004025cd
  4028c4:	00401639 	.word	0x00401639
  4028c8:	00400e61 	.word	0x00400e61
  4028cc:	20400a7c 	.word	0x20400a7c
  4028d0:	e000ed04 	.word	0xe000ed04

004028d4 <task_button_SAME70>:
		vTaskDelay(500);
	}
}

static void task_button_SAME70 (void *pvParameters)
{
  4028d4:	b508      	push	{r3, lr}
	UNUSED(pvParameters);
	for (;;) {
		if(BUT_PIO->PIO_PDSR & (BUT_PIN_MASK)){
  4028d6:	4d08      	ldr	r5, [pc, #32]	; (4028f8 <task_button_SAME70+0x24>)
			pio_clear(LED_PIO_3, LED_PIN_MASK_3);
		}
		else{
			pio_set(LED_PIO_3,LED_PIN_MASK_3);
  4028d8:	4c08      	ldr	r4, [pc, #32]	; (4028fc <task_button_SAME70+0x28>)
  4028da:	4e09      	ldr	r6, [pc, #36]	; (402900 <task_button_SAME70+0x2c>)

static void task_button_SAME70 (void *pvParameters)
{
	UNUSED(pvParameters);
	for (;;) {
		if(BUT_PIO->PIO_PDSR & (BUT_PIN_MASK)){
  4028dc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4028de:	f413 6f00 	tst.w	r3, #2048	; 0x800
  4028e2:	d004      	beq.n	4028ee <task_button_SAME70+0x1a>
			pio_clear(LED_PIO_3, LED_PIN_MASK_3);
  4028e4:	2104      	movs	r1, #4
  4028e6:	4620      	mov	r0, r4
  4028e8:	4b06      	ldr	r3, [pc, #24]	; (402904 <task_button_SAME70+0x30>)
  4028ea:	4798      	blx	r3
  4028ec:	e7f6      	b.n	4028dc <task_button_SAME70+0x8>
		}
		else{
			pio_set(LED_PIO_3,LED_PIN_MASK_3);
  4028ee:	2104      	movs	r1, #4
  4028f0:	4620      	mov	r0, r4
  4028f2:	47b0      	blx	r6
  4028f4:	e7f2      	b.n	4028dc <task_button_SAME70+0x8>
  4028f6:	bf00      	nop
  4028f8:	400e0e00 	.word	0x400e0e00
  4028fc:	400e1000 	.word	0x400e1000
  402900:	0040041d 	.word	0x0040041d
  402904:	00400421 	.word	0x00400421

00402908 <task_led_OLED_3>:
		vTaskDelay(10000);
	}
}

static void task_led_OLED_3(void *pvParameters)
{
  402908:	b508      	push	{r3, lr}
	UNUSED(pvParameters);
	for (;;) {
		if(pio_get_output_data_status(LED_PIO_3, LED_PIN_MASK_3))
  40290a:	4c0a      	ldr	r4, [pc, #40]	; (402934 <task_led_OLED_3+0x2c>)
  40290c:	4d0a      	ldr	r5, [pc, #40]	; (402938 <task_led_OLED_3+0x30>)
		pio_clear(LED_PIO_3, LED_PIN_MASK_3);
		else
			pio_set(LED_PIO_3,LED_PIN_MASK_3);
  40290e:	4e0b      	ldr	r6, [pc, #44]	; (40293c <task_led_OLED_3+0x34>)

static void task_led_OLED_3(void *pvParameters)
{
	UNUSED(pvParameters);
	for (;;) {
		if(pio_get_output_data_status(LED_PIO_3, LED_PIN_MASK_3))
  402910:	2104      	movs	r1, #4
  402912:	4620      	mov	r0, r4
  402914:	47a8      	blx	r5
  402916:	b120      	cbz	r0, 402922 <task_led_OLED_3+0x1a>
		pio_clear(LED_PIO_3, LED_PIN_MASK_3);
  402918:	2104      	movs	r1, #4
  40291a:	4620      	mov	r0, r4
  40291c:	4b08      	ldr	r3, [pc, #32]	; (402940 <task_led_OLED_3+0x38>)
  40291e:	4798      	blx	r3
  402920:	e002      	b.n	402928 <task_led_OLED_3+0x20>
		else
			pio_set(LED_PIO_3,LED_PIN_MASK_3);
  402922:	2104      	movs	r1, #4
  402924:	4620      	mov	r0, r4
  402926:	47b0      	blx	r6
		vTaskDelay(500);
  402928:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40292c:	4b05      	ldr	r3, [pc, #20]	; (402944 <task_led_OLED_3+0x3c>)
  40292e:	4798      	blx	r3
	}
  402930:	e7ee      	b.n	402910 <task_led_OLED_3+0x8>
  402932:	bf00      	nop
  402934:	400e1000 	.word	0x400e1000
  402938:	0040044d 	.word	0x0040044d
  40293c:	0040041d 	.word	0x0040041d
  402940:	00400421 	.word	0x00400421
  402944:	00401d01 	.word	0x00401d01

00402948 <task_led_OLED_2>:
		vTaskDelay(100);
	}
}

static void task_led_OLED_2(void *pvParameters)
{
  402948:	b508      	push	{r3, lr}
	UNUSED(pvParameters);
	for (;;) {
		if(pio_get_output_data_status(LED_PIO_2, LED_PIN_MASK_2))
  40294a:	4c0b      	ldr	r4, [pc, #44]	; (402978 <task_led_OLED_2+0x30>)
  40294c:	4d0b      	ldr	r5, [pc, #44]	; (40297c <task_led_OLED_2+0x34>)
		pio_clear(LED_PIO_2, LED_PIN_MASK_2);
		else
			pio_set(LED_PIO_2,LED_PIN_MASK_2);
  40294e:	4e0c      	ldr	r6, [pc, #48]	; (402980 <task_led_OLED_2+0x38>)

static void task_led_OLED_2(void *pvParameters)
{
	UNUSED(pvParameters);
	for (;;) {
		if(pio_get_output_data_status(LED_PIO_2, LED_PIN_MASK_2))
  402950:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402954:	4620      	mov	r0, r4
  402956:	47a8      	blx	r5
  402958:	b128      	cbz	r0, 402966 <task_led_OLED_2+0x1e>
		pio_clear(LED_PIO_2, LED_PIN_MASK_2);
  40295a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40295e:	4620      	mov	r0, r4
  402960:	4b08      	ldr	r3, [pc, #32]	; (402984 <task_led_OLED_2+0x3c>)
  402962:	4798      	blx	r3
  402964:	e003      	b.n	40296e <task_led_OLED_2+0x26>
		else
			pio_set(LED_PIO_2,LED_PIN_MASK_2);
  402966:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40296a:	4620      	mov	r0, r4
  40296c:	47b0      	blx	r6
		vTaskDelay(10000);
  40296e:	f242 7010 	movw	r0, #10000	; 0x2710
  402972:	4b05      	ldr	r3, [pc, #20]	; (402988 <task_led_OLED_2+0x40>)
  402974:	4798      	blx	r3
	}
  402976:	e7eb      	b.n	402950 <task_led_OLED_2+0x8>
  402978:	400e1200 	.word	0x400e1200
  40297c:	0040044d 	.word	0x0040044d
  402980:	0040041d 	.word	0x0040041d
  402984:	00400421 	.word	0x00400421
  402988:	00401d01 	.word	0x00401d01

0040298c <task_led_OLED_1>:
}
/**
 * \brief This task, when activated, make LED blink at a fixed rate
 */
static void task_led_OLED_1(void *pvParameters)
{
  40298c:	b508      	push	{r3, lr}
	UNUSED(pvParameters);
	for (;;) {
		if(pio_get_output_data_status(LED_PIO_1, LED_PIN_MASK_1))
  40298e:	4c09      	ldr	r4, [pc, #36]	; (4029b4 <task_led_OLED_1+0x28>)
  402990:	4d09      	ldr	r5, [pc, #36]	; (4029b8 <task_led_OLED_1+0x2c>)
		pio_clear(LED_PIO_1, LED_PIN_MASK_1);
		else
			pio_set(LED_PIO_1,LED_PIN_MASK_1);
  402992:	4e0a      	ldr	r6, [pc, #40]	; (4029bc <task_led_OLED_1+0x30>)
 */
static void task_led_OLED_1(void *pvParameters)
{
	UNUSED(pvParameters);
	for (;;) {
		if(pio_get_output_data_status(LED_PIO_1, LED_PIN_MASK_1))
  402994:	2101      	movs	r1, #1
  402996:	4620      	mov	r0, r4
  402998:	47a8      	blx	r5
  40299a:	b120      	cbz	r0, 4029a6 <task_led_OLED_1+0x1a>
		pio_clear(LED_PIO_1, LED_PIN_MASK_1);
  40299c:	2101      	movs	r1, #1
  40299e:	4620      	mov	r0, r4
  4029a0:	4b07      	ldr	r3, [pc, #28]	; (4029c0 <task_led_OLED_1+0x34>)
  4029a2:	4798      	blx	r3
  4029a4:	e002      	b.n	4029ac <task_led_OLED_1+0x20>
		else
			pio_set(LED_PIO_1,LED_PIN_MASK_1);
  4029a6:	2101      	movs	r1, #1
  4029a8:	4620      	mov	r0, r4
  4029aa:	47b0      	blx	r6
		vTaskDelay(100);
  4029ac:	2064      	movs	r0, #100	; 0x64
  4029ae:	4b05      	ldr	r3, [pc, #20]	; (4029c4 <task_led_OLED_1+0x38>)
  4029b0:	4798      	blx	r3
	}
  4029b2:	e7ef      	b.n	402994 <task_led_OLED_1+0x8>
  4029b4:	400e0e00 	.word	0x400e0e00
  4029b8:	0040044d 	.word	0x0040044d
  4029bc:	0040041d 	.word	0x0040041d
  4029c0:	00400421 	.word	0x00400421
  4029c4:	00401d01 	.word	0x00401d01

004029c8 <task_led>:

/**
 * \brief This task, when activated, make LED blink at a fixed rate
 */
static void task_led(void *pvParameters)
{
  4029c8:	b508      	push	{r3, lr}
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4029ca:	4c07      	ldr	r4, [pc, #28]	; (4029e8 <task_led+0x20>)
		port->PIO_CODR = mask;
	} else {
		port->PIO_SODR = mask;
  4029cc:	f44f 7680 	mov.w	r6, #256	; 0x100
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0);
		vTaskDelay(1000);
  4029d0:	4d06      	ldr	r5, [pc, #24]	; (4029ec <task_led+0x24>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4029d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4029d4:	f413 7f80 	tst.w	r3, #256	; 0x100
  4029d8:	d001      	beq.n	4029de <task_led+0x16>
		port->PIO_CODR = mask;
  4029da:	6366      	str	r6, [r4, #52]	; 0x34
  4029dc:	e000      	b.n	4029e0 <task_led+0x18>
	} else {
		port->PIO_SODR = mask;
  4029de:	6326      	str	r6, [r4, #48]	; 0x30
  4029e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  4029e4:	47a8      	blx	r5
	}
  4029e6:	e7f4      	b.n	4029d2 <task_led+0xa>
  4029e8:	400e1200 	.word	0x400e1200
  4029ec:	00401d01 	.word	0x00401d01

004029f0 <task_monitor>:
/**
 * \brief This task, when activated, send every ten seconds on debug UART
 * the whole report of free heap and total tasks status
 */
static void task_monitor(void *pvParameters)
{
  4029f0:	b580      	push	{r7, lr}
	static portCHAR szList[256];
	UNUSED(pvParameters);

	for (;;) {
		printf("--- task ## %u", (unsigned int)uxTaskGetNumberOfTasks());
  4029f2:	4f09      	ldr	r7, [pc, #36]	; (402a18 <task_monitor+0x28>)
  4029f4:	4e09      	ldr	r6, [pc, #36]	; (402a1c <task_monitor+0x2c>)
  4029f6:	4d0a      	ldr	r5, [pc, #40]	; (402a20 <task_monitor+0x30>)
  4029f8:	47b8      	blx	r7
  4029fa:	4601      	mov	r1, r0
  4029fc:	4630      	mov	r0, r6
  4029fe:	47a8      	blx	r5
		vTaskList((signed portCHAR *)szList);
  402a00:	4c08      	ldr	r4, [pc, #32]	; (402a24 <task_monitor+0x34>)
  402a02:	4620      	mov	r0, r4
  402a04:	4b08      	ldr	r3, [pc, #32]	; (402a28 <task_monitor+0x38>)
  402a06:	4798      	blx	r3
		printf(szList);
  402a08:	4620      	mov	r0, r4
  402a0a:	47a8      	blx	r5
		vTaskDelay(1000);
  402a0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402a10:	4b06      	ldr	r3, [pc, #24]	; (402a2c <task_monitor+0x3c>)
  402a12:	4798      	blx	r3
  402a14:	e7f0      	b.n	4029f8 <task_monitor+0x8>
  402a16:	bf00      	nop
  402a18:	00401a95 	.word	0x00401a95
  402a1c:	004096d4 	.word	0x004096d4
  402a20:	00402ed5 	.word	0x00402ed5
  402a24:	20400a80 	.word	0x20400a80
  402a28:	0040238d 	.word	0x0040238d
  402a2c:	00401d01 	.word	0x00401d01

00402a30 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402a30:	b5f0      	push	{r4, r5, r6, r7, lr}
  402a32:	b083      	sub	sp, #12
  402a34:	4605      	mov	r5, r0
  402a36:	460c      	mov	r4, r1
	uint32_t val = 0;
  402a38:	2300      	movs	r3, #0
  402a3a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402a3c:	4b29      	ldr	r3, [pc, #164]	; (402ae4 <usart_serial_getchar+0xb4>)
  402a3e:	4298      	cmp	r0, r3
  402a40:	d107      	bne.n	402a52 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  402a42:	461f      	mov	r7, r3
  402a44:	4e28      	ldr	r6, [pc, #160]	; (402ae8 <usart_serial_getchar+0xb8>)
  402a46:	4621      	mov	r1, r4
  402a48:	4638      	mov	r0, r7
  402a4a:	47b0      	blx	r6
  402a4c:	2800      	cmp	r0, #0
  402a4e:	d1fa      	bne.n	402a46 <usart_serial_getchar+0x16>
  402a50:	e015      	b.n	402a7e <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402a52:	4b26      	ldr	r3, [pc, #152]	; (402aec <usart_serial_getchar+0xbc>)
  402a54:	4298      	cmp	r0, r3
  402a56:	d107      	bne.n	402a68 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  402a58:	461f      	mov	r7, r3
  402a5a:	4e23      	ldr	r6, [pc, #140]	; (402ae8 <usart_serial_getchar+0xb8>)
  402a5c:	4621      	mov	r1, r4
  402a5e:	4638      	mov	r0, r7
  402a60:	47b0      	blx	r6
  402a62:	2800      	cmp	r0, #0
  402a64:	d1fa      	bne.n	402a5c <usart_serial_getchar+0x2c>
  402a66:	e015      	b.n	402a94 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402a68:	4b21      	ldr	r3, [pc, #132]	; (402af0 <usart_serial_getchar+0xc0>)
  402a6a:	4298      	cmp	r0, r3
  402a6c:	d107      	bne.n	402a7e <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  402a6e:	461f      	mov	r7, r3
  402a70:	4e1d      	ldr	r6, [pc, #116]	; (402ae8 <usart_serial_getchar+0xb8>)
  402a72:	4621      	mov	r1, r4
  402a74:	4638      	mov	r0, r7
  402a76:	47b0      	blx	r6
  402a78:	2800      	cmp	r0, #0
  402a7a:	d1fa      	bne.n	402a72 <usart_serial_getchar+0x42>
  402a7c:	e017      	b.n	402aae <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402a7e:	4b1d      	ldr	r3, [pc, #116]	; (402af4 <usart_serial_getchar+0xc4>)
  402a80:	429d      	cmp	r5, r3
  402a82:	d107      	bne.n	402a94 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  402a84:	461f      	mov	r7, r3
  402a86:	4e18      	ldr	r6, [pc, #96]	; (402ae8 <usart_serial_getchar+0xb8>)
  402a88:	4621      	mov	r1, r4
  402a8a:	4638      	mov	r0, r7
  402a8c:	47b0      	blx	r6
  402a8e:	2800      	cmp	r0, #0
  402a90:	d1fa      	bne.n	402a88 <usart_serial_getchar+0x58>
  402a92:	e019      	b.n	402ac8 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402a94:	4b18      	ldr	r3, [pc, #96]	; (402af8 <usart_serial_getchar+0xc8>)
  402a96:	429d      	cmp	r5, r3
  402a98:	d109      	bne.n	402aae <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  402a9a:	461e      	mov	r6, r3
  402a9c:	4d17      	ldr	r5, [pc, #92]	; (402afc <usart_serial_getchar+0xcc>)
  402a9e:	a901      	add	r1, sp, #4
  402aa0:	4630      	mov	r0, r6
  402aa2:	47a8      	blx	r5
  402aa4:	2800      	cmp	r0, #0
  402aa6:	d1fa      	bne.n	402a9e <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  402aa8:	9b01      	ldr	r3, [sp, #4]
  402aaa:	7023      	strb	r3, [r4, #0]
  402aac:	e018      	b.n	402ae0 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402aae:	4b14      	ldr	r3, [pc, #80]	; (402b00 <usart_serial_getchar+0xd0>)
  402ab0:	429d      	cmp	r5, r3
  402ab2:	d109      	bne.n	402ac8 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  402ab4:	461e      	mov	r6, r3
  402ab6:	4d11      	ldr	r5, [pc, #68]	; (402afc <usart_serial_getchar+0xcc>)
  402ab8:	a901      	add	r1, sp, #4
  402aba:	4630      	mov	r0, r6
  402abc:	47a8      	blx	r5
  402abe:	2800      	cmp	r0, #0
  402ac0:	d1fa      	bne.n	402ab8 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  402ac2:	9b01      	ldr	r3, [sp, #4]
  402ac4:	7023      	strb	r3, [r4, #0]
  402ac6:	e00b      	b.n	402ae0 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402ac8:	4b0e      	ldr	r3, [pc, #56]	; (402b04 <usart_serial_getchar+0xd4>)
  402aca:	429d      	cmp	r5, r3
  402acc:	d108      	bne.n	402ae0 <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  402ace:	461e      	mov	r6, r3
  402ad0:	4d0a      	ldr	r5, [pc, #40]	; (402afc <usart_serial_getchar+0xcc>)
  402ad2:	a901      	add	r1, sp, #4
  402ad4:	4630      	mov	r0, r6
  402ad6:	47a8      	blx	r5
  402ad8:	2800      	cmp	r0, #0
  402ada:	d1fa      	bne.n	402ad2 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  402adc:	9b01      	ldr	r3, [sp, #4]
  402ade:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402ae0:	b003      	add	sp, #12
  402ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ae4:	400e0800 	.word	0x400e0800
  402ae8:	004006a5 	.word	0x004006a5
  402aec:	400e0a00 	.word	0x400e0a00
  402af0:	400e1a00 	.word	0x400e1a00
  402af4:	400e1c00 	.word	0x400e1c00
  402af8:	40024000 	.word	0x40024000
  402afc:	004007bd 	.word	0x004007bd
  402b00:	40028000 	.word	0x40028000
  402b04:	4002c000 	.word	0x4002c000

00402b08 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402b08:	b570      	push	{r4, r5, r6, lr}
  402b0a:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402b0c:	4b2a      	ldr	r3, [pc, #168]	; (402bb8 <usart_serial_putchar+0xb0>)
  402b0e:	4298      	cmp	r0, r3
  402b10:	d108      	bne.n	402b24 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  402b12:	461e      	mov	r6, r3
  402b14:	4d29      	ldr	r5, [pc, #164]	; (402bbc <usart_serial_putchar+0xb4>)
  402b16:	4621      	mov	r1, r4
  402b18:	4630      	mov	r0, r6
  402b1a:	47a8      	blx	r5
  402b1c:	2800      	cmp	r0, #0
  402b1e:	d1fa      	bne.n	402b16 <usart_serial_putchar+0xe>
		return 1;
  402b20:	2001      	movs	r0, #1
  402b22:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402b24:	4b26      	ldr	r3, [pc, #152]	; (402bc0 <usart_serial_putchar+0xb8>)
  402b26:	4298      	cmp	r0, r3
  402b28:	d108      	bne.n	402b3c <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  402b2a:	461e      	mov	r6, r3
  402b2c:	4d23      	ldr	r5, [pc, #140]	; (402bbc <usart_serial_putchar+0xb4>)
  402b2e:	4621      	mov	r1, r4
  402b30:	4630      	mov	r0, r6
  402b32:	47a8      	blx	r5
  402b34:	2800      	cmp	r0, #0
  402b36:	d1fa      	bne.n	402b2e <usart_serial_putchar+0x26>
		return 1;
  402b38:	2001      	movs	r0, #1
  402b3a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402b3c:	4b21      	ldr	r3, [pc, #132]	; (402bc4 <usart_serial_putchar+0xbc>)
  402b3e:	4298      	cmp	r0, r3
  402b40:	d108      	bne.n	402b54 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  402b42:	461e      	mov	r6, r3
  402b44:	4d1d      	ldr	r5, [pc, #116]	; (402bbc <usart_serial_putchar+0xb4>)
  402b46:	4621      	mov	r1, r4
  402b48:	4630      	mov	r0, r6
  402b4a:	47a8      	blx	r5
  402b4c:	2800      	cmp	r0, #0
  402b4e:	d1fa      	bne.n	402b46 <usart_serial_putchar+0x3e>
		return 1;
  402b50:	2001      	movs	r0, #1
  402b52:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402b54:	4b1c      	ldr	r3, [pc, #112]	; (402bc8 <usart_serial_putchar+0xc0>)
  402b56:	4298      	cmp	r0, r3
  402b58:	d108      	bne.n	402b6c <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  402b5a:	461e      	mov	r6, r3
  402b5c:	4d17      	ldr	r5, [pc, #92]	; (402bbc <usart_serial_putchar+0xb4>)
  402b5e:	4621      	mov	r1, r4
  402b60:	4630      	mov	r0, r6
  402b62:	47a8      	blx	r5
  402b64:	2800      	cmp	r0, #0
  402b66:	d1fa      	bne.n	402b5e <usart_serial_putchar+0x56>
		return 1;
  402b68:	2001      	movs	r0, #1
  402b6a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402b6c:	4b17      	ldr	r3, [pc, #92]	; (402bcc <usart_serial_putchar+0xc4>)
  402b6e:	4298      	cmp	r0, r3
  402b70:	d108      	bne.n	402b84 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  402b72:	461e      	mov	r6, r3
  402b74:	4d16      	ldr	r5, [pc, #88]	; (402bd0 <usart_serial_putchar+0xc8>)
  402b76:	4621      	mov	r1, r4
  402b78:	4630      	mov	r0, r6
  402b7a:	47a8      	blx	r5
  402b7c:	2800      	cmp	r0, #0
  402b7e:	d1fa      	bne.n	402b76 <usart_serial_putchar+0x6e>
		return 1;
  402b80:	2001      	movs	r0, #1
  402b82:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402b84:	4b13      	ldr	r3, [pc, #76]	; (402bd4 <usart_serial_putchar+0xcc>)
  402b86:	4298      	cmp	r0, r3
  402b88:	d108      	bne.n	402b9c <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  402b8a:	461e      	mov	r6, r3
  402b8c:	4d10      	ldr	r5, [pc, #64]	; (402bd0 <usart_serial_putchar+0xc8>)
  402b8e:	4621      	mov	r1, r4
  402b90:	4630      	mov	r0, r6
  402b92:	47a8      	blx	r5
  402b94:	2800      	cmp	r0, #0
  402b96:	d1fa      	bne.n	402b8e <usart_serial_putchar+0x86>
		return 1;
  402b98:	2001      	movs	r0, #1
  402b9a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402b9c:	4b0e      	ldr	r3, [pc, #56]	; (402bd8 <usart_serial_putchar+0xd0>)
  402b9e:	4298      	cmp	r0, r3
  402ba0:	d108      	bne.n	402bb4 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  402ba2:	461e      	mov	r6, r3
  402ba4:	4d0a      	ldr	r5, [pc, #40]	; (402bd0 <usart_serial_putchar+0xc8>)
  402ba6:	4621      	mov	r1, r4
  402ba8:	4630      	mov	r0, r6
  402baa:	47a8      	blx	r5
  402bac:	2800      	cmp	r0, #0
  402bae:	d1fa      	bne.n	402ba6 <usart_serial_putchar+0x9e>
		return 1;
  402bb0:	2001      	movs	r0, #1
  402bb2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402bb4:	2000      	movs	r0, #0
}
  402bb6:	bd70      	pop	{r4, r5, r6, pc}
  402bb8:	400e0800 	.word	0x400e0800
  402bbc:	00400691 	.word	0x00400691
  402bc0:	400e0a00 	.word	0x400e0a00
  402bc4:	400e1a00 	.word	0x400e1a00
  402bc8:	400e1c00 	.word	0x400e1c00
  402bcc:	40024000 	.word	0x40024000
  402bd0:	004007a5 	.word	0x004007a5
  402bd4:	40028000 	.word	0x40028000
  402bd8:	4002c000 	.word	0x4002c000

00402bdc <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  402bdc:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  402bde:	460a      	mov	r2, r1
  402be0:	4601      	mov	r1, r0
  402be2:	4802      	ldr	r0, [pc, #8]	; (402bec <vApplicationStackOverflowHook+0x10>)
  402be4:	4b02      	ldr	r3, [pc, #8]	; (402bf0 <vApplicationStackOverflowHook+0x14>)
  402be6:	4798      	blx	r3
  402be8:	e7fe      	b.n	402be8 <vApplicationStackOverflowHook+0xc>
  402bea:	bf00      	nop
  402bec:	004096e4 	.word	0x004096e4
  402bf0:	00402ed5 	.word	0x00402ed5

00402bf4 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  402bf4:	4770      	bx	lr
  402bf6:	bf00      	nop

00402bf8 <vApplicationMallocFailedHook>:
  402bf8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bfc:	b672      	cpsid	i
  402bfe:	f383 8811 	msr	BASEPRI, r3
  402c02:	f3bf 8f6f 	isb	sy
  402c06:	f3bf 8f4f 	dsb	sy
  402c0a:	b662      	cpsie	i
  402c0c:	e7fe      	b.n	402c0c <vApplicationMallocFailedHook+0x14>
  402c0e:	bf00      	nop

00402c10 <led_init>:
}

/**
 * @Brief Inicializa o pino do LED
 */
void led_init(int estado){
  402c10:	b570      	push	{r4, r5, r6, lr}
  402c12:	b082      	sub	sp, #8

	/**
	 * @Brief Inicializa o pino do LED 1 da OLED1 Xplained Pro
	 */
	pmc_enable_periph_clk(LED_PIO_ID_1);
  402c14:	200a      	movs	r0, #10
  402c16:	4e0e      	ldr	r6, [pc, #56]	; (402c50 <led_init+0x40>)
  402c18:	47b0      	blx	r6
    pio_set_output(LED_PIO_1, LED_PIN_MASK_1, 1, 0, 0 );
  402c1a:	2400      	movs	r4, #0
  402c1c:	9400      	str	r4, [sp, #0]
  402c1e:	4623      	mov	r3, r4
  402c20:	2201      	movs	r2, #1
  402c22:	4611      	mov	r1, r2
  402c24:	480b      	ldr	r0, [pc, #44]	; (402c54 <led_init+0x44>)
  402c26:	4d0c      	ldr	r5, [pc, #48]	; (402c58 <led_init+0x48>)
  402c28:	47a8      	blx	r5
	
	
	/**
	 * @Brief Inicializa o pino do LED 2 da OLED1 Xplained Pro
	 */	
	pmc_enable_periph_clk(LED_PIO_ID_2);
  402c2a:	200c      	movs	r0, #12
  402c2c:	47b0      	blx	r6
    pio_set_output(LED_PIO_2, LED_PIN_MASK_2, 1, 0, 0 );
  402c2e:	9400      	str	r4, [sp, #0]
  402c30:	4623      	mov	r3, r4
  402c32:	2201      	movs	r2, #1
  402c34:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402c38:	4808      	ldr	r0, [pc, #32]	; (402c5c <led_init+0x4c>)
  402c3a:	47a8      	blx	r5


	/**
	 * @Brief Inicializa o pino do LED 3 da OLED1 Xplained Pro
	 */
	pmc_enable_periph_clk(LED_PIO_ID_3);
  402c3c:	200b      	movs	r0, #11
  402c3e:	47b0      	blx	r6
    pio_set_output(LED_PIO_3, LED_PIN_MASK_3, 1, 0, 0 );
  402c40:	9400      	str	r4, [sp, #0]
  402c42:	4623      	mov	r3, r4
  402c44:	2201      	movs	r2, #1
  402c46:	2104      	movs	r1, #4
  402c48:	4805      	ldr	r0, [pc, #20]	; (402c60 <led_init+0x50>)
  402c4a:	47a8      	blx	r5
};
  402c4c:	b002      	add	sp, #8
  402c4e:	bd70      	pop	{r4, r5, r6, pc}
  402c50:	0040063d 	.word	0x0040063d
  402c54:	400e0e00 	.word	0x400e0e00
  402c58:	00400425 	.word	0x00400425
  402c5c:	400e1200 	.word	0x400e1200
  402c60:	400e1000 	.word	0x400e1000

00402c64 <but_init>:

void but_init(void){
	
	PMC->PMC_PCER0       = (1<<BUT_PIO_ID);     // Ativa clock do perifrico no PMC
  402c64:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402c68:	4b07      	ldr	r3, [pc, #28]	; (402c88 <but_init+0x24>)
  402c6a:	611a      	str	r2, [r3, #16]
	BUT_PIO->PIO_ODR	 = BUT_PIN_MASK;        // Desativa sada                   (Output DISABLE register)
  402c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  402c70:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402c74:	615a      	str	r2, [r3, #20]
	BUT_PIO->PIO_PER	 = BUT_PIN_MASK;        // Ativa controle do pino no PIO    (PIO ENABLE register)
  402c76:	601a      	str	r2, [r3, #0]
	BUT_PIO->PIO_PUER	 = BUT_PIN_MASK;        // Ativa pull-up no PIO             (PullUp ENABLE register)
  402c78:	665a      	str	r2, [r3, #100]	; 0x64
	BUT_PIO->PIO_IFER	 = BUT_PIN_MASK;        // Ativa debouncing
  402c7a:	621a      	str	r2, [r3, #32]
	BUT_PIO->PIO_IFSCER  = BUT_PIN_MASK;        // Ativa clock periferico
  402c7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	BUT_PIO->PIO_SCDR	 = BUT_DEBOUNCING_VALUE;// Configura a frequencia do debouncing
  402c80:	224f      	movs	r2, #79	; 0x4f
  402c82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  402c86:	4770      	bx	lr
  402c88:	400e0600 	.word	0x400e0600

00402c8c <main>:
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  402c8c:	b570      	push	{r4, r5, r6, lr}
  402c8e:	b08a      	sub	sp, #40	; 0x28
	/* Initialize the SAM system */
	sysclk_init();
  402c90:	4b53      	ldr	r3, [pc, #332]	; (402de0 <main+0x154>)
  402c92:	4798      	blx	r3
	board_init();
  402c94:	4b53      	ldr	r3, [pc, #332]	; (402de4 <main+0x158>)
  402c96:	4798      	blx	r3

	/************************************************************************/
	/* Inicializao I/OS                                                     */
	/************************************************************************/
	led_init(1);
  402c98:	2001      	movs	r0, #1
  402c9a:	4b53      	ldr	r3, [pc, #332]	; (402de8 <main+0x15c>)
  402c9c:	4798      	blx	r3
	but_init();
  402c9e:	4b53      	ldr	r3, [pc, #332]	; (402dec <main+0x160>)
  402ca0:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402ca2:	4d53      	ldr	r5, [pc, #332]	; (402df0 <main+0x164>)
  402ca4:	4b53      	ldr	r3, [pc, #332]	; (402df4 <main+0x168>)
  402ca6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402ca8:	4a53      	ldr	r2, [pc, #332]	; (402df8 <main+0x16c>)
  402caa:	4b54      	ldr	r3, [pc, #336]	; (402dfc <main+0x170>)
  402cac:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402cae:	4a54      	ldr	r2, [pc, #336]	; (402e00 <main+0x174>)
  402cb0:	4b54      	ldr	r3, [pc, #336]	; (402e04 <main+0x178>)
  402cb2:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  402cb4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402cb8:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  402cba:	23c0      	movs	r3, #192	; 0xc0
  402cbc:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  402cbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402cc2:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  402cc4:	2400      	movs	r4, #0
  402cc6:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402cc8:	9408      	str	r4, [sp, #32]
  402cca:	200e      	movs	r0, #14
  402ccc:	4b4e      	ldr	r3, [pc, #312]	; (402e08 <main+0x17c>)
  402cce:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402cd0:	4a4e      	ldr	r2, [pc, #312]	; (402e0c <main+0x180>)
  402cd2:	a904      	add	r1, sp, #16
  402cd4:	4628      	mov	r0, r5
  402cd6:	4b4e      	ldr	r3, [pc, #312]	; (402e10 <main+0x184>)
  402cd8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402cda:	4628      	mov	r0, r5
  402cdc:	4b4d      	ldr	r3, [pc, #308]	; (402e14 <main+0x188>)
  402cde:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402ce0:	4628      	mov	r0, r5
  402ce2:	4b4d      	ldr	r3, [pc, #308]	; (402e18 <main+0x18c>)
  402ce4:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402ce6:	4e4d      	ldr	r6, [pc, #308]	; (402e1c <main+0x190>)
  402ce8:	6833      	ldr	r3, [r6, #0]
  402cea:	4621      	mov	r1, r4
  402cec:	6898      	ldr	r0, [r3, #8]
  402cee:	4d4c      	ldr	r5, [pc, #304]	; (402e20 <main+0x194>)
  402cf0:	47a8      	blx	r5
	setbuf(stdin, NULL);
  402cf2:	6833      	ldr	r3, [r6, #0]
  402cf4:	4621      	mov	r1, r4
  402cf6:	6858      	ldr	r0, [r3, #4]
  402cf8:	47a8      	blx	r5
	/* Configure console UART. */
	stdio_serial_init(CONF_UART, &uart_serial_options);

	/* Specify that stdout should not be buffered. */
#if defined(__GNUC__)
	setbuf(stdout, NULL);
  402cfa:	6833      	ldr	r3, [r6, #0]
  402cfc:	4621      	mov	r1, r4
  402cfe:	6898      	ldr	r0, [r3, #8]
  402d00:	47a8      	blx	r5
	
	/* Initialize the console uart */
	configure_console();

	/* Output demo infomation. */
	printf("-- Freertos Example --\n\r");
  402d02:	4848      	ldr	r0, [pc, #288]	; (402e24 <main+0x198>)
  402d04:	4d48      	ldr	r5, [pc, #288]	; (402e28 <main+0x19c>)
  402d06:	47a8      	blx	r5
	printf("-- %s\n\r", BOARD_NAME);
  402d08:	4948      	ldr	r1, [pc, #288]	; (402e2c <main+0x1a0>)
  402d0a:	4849      	ldr	r0, [pc, #292]	; (402e30 <main+0x1a4>)
  402d0c:	47a8      	blx	r5
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  402d0e:	4a49      	ldr	r2, [pc, #292]	; (402e34 <main+0x1a8>)
  402d10:	4949      	ldr	r1, [pc, #292]	; (402e38 <main+0x1ac>)
  402d12:	484a      	ldr	r0, [pc, #296]	; (402e3c <main+0x1b0>)
  402d14:	47a8      	blx	r5


	/* Create task to monitor processor activity */
	if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL,
  402d16:	9403      	str	r4, [sp, #12]
  402d18:	9402      	str	r4, [sp, #8]
  402d1a:	9401      	str	r4, [sp, #4]
  402d1c:	9400      	str	r4, [sp, #0]
  402d1e:	4623      	mov	r3, r4
  402d20:	f44f 7200 	mov.w	r2, #512	; 0x200
  402d24:	4946      	ldr	r1, [pc, #280]	; (402e40 <main+0x1b4>)
  402d26:	4847      	ldr	r0, [pc, #284]	; (402e44 <main+0x1b8>)
  402d28:	4c47      	ldr	r4, [pc, #284]	; (402e48 <main+0x1bc>)
  402d2a:	47a0      	blx	r4
  402d2c:	2801      	cmp	r0, #1
  402d2e:	d001      	beq.n	402d34 <main+0xa8>
			TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Monitor task\r\n");
  402d30:	4846      	ldr	r0, [pc, #280]	; (402e4c <main+0x1c0>)
  402d32:	47a8      	blx	r5
	}
	/* Create task to button */
	if (xTaskCreate(task_button_SAME70, "Button", TASK_BUTTON_STACK_SIZE, NULL,
  402d34:	2300      	movs	r3, #0
  402d36:	9303      	str	r3, [sp, #12]
  402d38:	9302      	str	r3, [sp, #8]
  402d3a:	9301      	str	r3, [sp, #4]
  402d3c:	9300      	str	r3, [sp, #0]
  402d3e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402d42:	4943      	ldr	r1, [pc, #268]	; (402e50 <main+0x1c4>)
  402d44:	4843      	ldr	r0, [pc, #268]	; (402e54 <main+0x1c8>)
  402d46:	4c40      	ldr	r4, [pc, #256]	; (402e48 <main+0x1bc>)
  402d48:	47a0      	blx	r4
  402d4a:	2801      	cmp	r0, #1
  402d4c:	d002      	beq.n	402d54 <main+0xc8>
			TASK_BUTTON_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test button task\r\n");
  402d4e:	4842      	ldr	r0, [pc, #264]	; (402e58 <main+0x1cc>)
  402d50:	4b35      	ldr	r3, [pc, #212]	; (402e28 <main+0x19c>)
  402d52:	4798      	blx	r3
	}
	
	/* Create task to make led blink */
	if (xTaskCreate(task_led, "Led", TASK_LED_STACK_SIZE, NULL,
  402d54:	2300      	movs	r3, #0
  402d56:	9303      	str	r3, [sp, #12]
  402d58:	9302      	str	r3, [sp, #8]
  402d5a:	9301      	str	r3, [sp, #4]
  402d5c:	9300      	str	r3, [sp, #0]
  402d5e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402d62:	493e      	ldr	r1, [pc, #248]	; (402e5c <main+0x1d0>)
  402d64:	483e      	ldr	r0, [pc, #248]	; (402e60 <main+0x1d4>)
  402d66:	4c38      	ldr	r4, [pc, #224]	; (402e48 <main+0x1bc>)
  402d68:	47a0      	blx	r4
  402d6a:	2801      	cmp	r0, #1
  402d6c:	d002      	beq.n	402d74 <main+0xe8>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402d6e:	483d      	ldr	r0, [pc, #244]	; (402e64 <main+0x1d8>)
  402d70:	4b2d      	ldr	r3, [pc, #180]	; (402e28 <main+0x19c>)
  402d72:	4798      	blx	r3
	}
	
	/* Create task to make OLED leds blink */
	if (xTaskCreate(task_led_OLED_1, "Led_OLED_1", TASK_LED_STACK_SIZE, NULL,
  402d74:	2300      	movs	r3, #0
  402d76:	9303      	str	r3, [sp, #12]
  402d78:	9302      	str	r3, [sp, #8]
  402d7a:	9301      	str	r3, [sp, #4]
  402d7c:	9300      	str	r3, [sp, #0]
  402d7e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402d82:	4939      	ldr	r1, [pc, #228]	; (402e68 <main+0x1dc>)
  402d84:	4839      	ldr	r0, [pc, #228]	; (402e6c <main+0x1e0>)
  402d86:	4c30      	ldr	r4, [pc, #192]	; (402e48 <main+0x1bc>)
  402d88:	47a0      	blx	r4
  402d8a:	2801      	cmp	r0, #1
  402d8c:	d002      	beq.n	402d94 <main+0x108>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402d8e:	4835      	ldr	r0, [pc, #212]	; (402e64 <main+0x1d8>)
  402d90:	4b25      	ldr	r3, [pc, #148]	; (402e28 <main+0x19c>)
  402d92:	4798      	blx	r3
	}

	/* Create task to make OLED leds blink */
	if (xTaskCreate(task_led_OLED_2, "Led_OLED_2", TASK_LED_STACK_SIZE, NULL,
  402d94:	2300      	movs	r3, #0
  402d96:	9303      	str	r3, [sp, #12]
  402d98:	9302      	str	r3, [sp, #8]
  402d9a:	9301      	str	r3, [sp, #4]
  402d9c:	9300      	str	r3, [sp, #0]
  402d9e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402da2:	4933      	ldr	r1, [pc, #204]	; (402e70 <main+0x1e4>)
  402da4:	4833      	ldr	r0, [pc, #204]	; (402e74 <main+0x1e8>)
  402da6:	4c28      	ldr	r4, [pc, #160]	; (402e48 <main+0x1bc>)
  402da8:	47a0      	blx	r4
  402daa:	2801      	cmp	r0, #1
  402dac:	d002      	beq.n	402db4 <main+0x128>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402dae:	482d      	ldr	r0, [pc, #180]	; (402e64 <main+0x1d8>)
  402db0:	4b1d      	ldr	r3, [pc, #116]	; (402e28 <main+0x19c>)
  402db2:	4798      	blx	r3
	}

	/* Create task to make OLED leds blink */
	if (xTaskCreate(task_led_OLED_3, "Led_OLED_3", TASK_LED_STACK_SIZE, NULL,
  402db4:	2300      	movs	r3, #0
  402db6:	9303      	str	r3, [sp, #12]
  402db8:	9302      	str	r3, [sp, #8]
  402dba:	9301      	str	r3, [sp, #4]
  402dbc:	9300      	str	r3, [sp, #0]
  402dbe:	f44f 7280 	mov.w	r2, #256	; 0x100
  402dc2:	492d      	ldr	r1, [pc, #180]	; (402e78 <main+0x1ec>)
  402dc4:	482d      	ldr	r0, [pc, #180]	; (402e7c <main+0x1f0>)
  402dc6:	4c20      	ldr	r4, [pc, #128]	; (402e48 <main+0x1bc>)
  402dc8:	47a0      	blx	r4
  402dca:	2801      	cmp	r0, #1
  402dcc:	d002      	beq.n	402dd4 <main+0x148>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402dce:	4825      	ldr	r0, [pc, #148]	; (402e64 <main+0x1d8>)
  402dd0:	4b15      	ldr	r3, [pc, #84]	; (402e28 <main+0x19c>)
  402dd2:	4798      	blx	r3
	}
	/* Start the scheduler. */
	vTaskStartScheduler();
  402dd4:	4b2a      	ldr	r3, [pc, #168]	; (402e80 <main+0x1f4>)
  402dd6:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	return 0;
}
  402dd8:	2000      	movs	r0, #0
  402dda:	b00a      	add	sp, #40	; 0x28
  402ddc:	bd70      	pop	{r4, r5, r6, pc}
  402dde:	bf00      	nop
  402de0:	0040019d 	.word	0x0040019d
  402de4:	00400299 	.word	0x00400299
  402de8:	00402c11 	.word	0x00402c11
  402dec:	00402c65 	.word	0x00402c65
  402df0:	40028000 	.word	0x40028000
  402df4:	20400bbc 	.word	0x20400bbc
  402df8:	00402b09 	.word	0x00402b09
  402dfc:	20400bb8 	.word	0x20400bb8
  402e00:	00402a31 	.word	0x00402a31
  402e04:	20400bb4 	.word	0x20400bb4
  402e08:	0040063d 	.word	0x0040063d
  402e0c:	08f0d180 	.word	0x08f0d180
  402e10:	00400741 	.word	0x00400741
  402e14:	00400795 	.word	0x00400795
  402e18:	0040079d 	.word	0x0040079d
  402e1c:	20400438 	.word	0x20400438
  402e20:	00403689 	.word	0x00403689
  402e24:	004096fc 	.word	0x004096fc
  402e28:	00402ed5 	.word	0x00402ed5
  402e2c:	00409718 	.word	0x00409718
  402e30:	00409724 	.word	0x00409724
  402e34:	0040972c 	.word	0x0040972c
  402e38:	00409738 	.word	0x00409738
  402e3c:	00409744 	.word	0x00409744
  402e40:	0040975c 	.word	0x0040975c
  402e44:	004029f1 	.word	0x004029f1
  402e48:	004017c1 	.word	0x004017c1
  402e4c:	00409764 	.word	0x00409764
  402e50:	00409784 	.word	0x00409784
  402e54:	004028d5 	.word	0x004028d5
  402e58:	0040978c 	.word	0x0040978c
  402e5c:	004097b0 	.word	0x004097b0
  402e60:	004029c9 	.word	0x004029c9
  402e64:	004097b4 	.word	0x004097b4
  402e68:	004097d8 	.word	0x004097d8
  402e6c:	0040298d 	.word	0x0040298d
  402e70:	004097e4 	.word	0x004097e4
  402e74:	00402949 	.word	0x00402949
  402e78:	004097f0 	.word	0x004097f0
  402e7c:	00402909 	.word	0x00402909
  402e80:	004019e9 	.word	0x004019e9

00402e84 <__libc_init_array>:
  402e84:	b570      	push	{r4, r5, r6, lr}
  402e86:	4e0f      	ldr	r6, [pc, #60]	; (402ec4 <__libc_init_array+0x40>)
  402e88:	4d0f      	ldr	r5, [pc, #60]	; (402ec8 <__libc_init_array+0x44>)
  402e8a:	1b76      	subs	r6, r6, r5
  402e8c:	10b6      	asrs	r6, r6, #2
  402e8e:	bf18      	it	ne
  402e90:	2400      	movne	r4, #0
  402e92:	d005      	beq.n	402ea0 <__libc_init_array+0x1c>
  402e94:	3401      	adds	r4, #1
  402e96:	f855 3b04 	ldr.w	r3, [r5], #4
  402e9a:	4798      	blx	r3
  402e9c:	42a6      	cmp	r6, r4
  402e9e:	d1f9      	bne.n	402e94 <__libc_init_array+0x10>
  402ea0:	4e0a      	ldr	r6, [pc, #40]	; (402ecc <__libc_init_array+0x48>)
  402ea2:	4d0b      	ldr	r5, [pc, #44]	; (402ed0 <__libc_init_array+0x4c>)
  402ea4:	1b76      	subs	r6, r6, r5
  402ea6:	f006 fd7d 	bl	4099a4 <_init>
  402eaa:	10b6      	asrs	r6, r6, #2
  402eac:	bf18      	it	ne
  402eae:	2400      	movne	r4, #0
  402eb0:	d006      	beq.n	402ec0 <__libc_init_array+0x3c>
  402eb2:	3401      	adds	r4, #1
  402eb4:	f855 3b04 	ldr.w	r3, [r5], #4
  402eb8:	4798      	blx	r3
  402eba:	42a6      	cmp	r6, r4
  402ebc:	d1f9      	bne.n	402eb2 <__libc_init_array+0x2e>
  402ebe:	bd70      	pop	{r4, r5, r6, pc}
  402ec0:	bd70      	pop	{r4, r5, r6, pc}
  402ec2:	bf00      	nop
  402ec4:	004099b0 	.word	0x004099b0
  402ec8:	004099b0 	.word	0x004099b0
  402ecc:	004099b8 	.word	0x004099b8
  402ed0:	004099b0 	.word	0x004099b0

00402ed4 <iprintf>:
  402ed4:	b40f      	push	{r0, r1, r2, r3}
  402ed6:	b500      	push	{lr}
  402ed8:	4907      	ldr	r1, [pc, #28]	; (402ef8 <iprintf+0x24>)
  402eda:	b083      	sub	sp, #12
  402edc:	ab04      	add	r3, sp, #16
  402ede:	6808      	ldr	r0, [r1, #0]
  402ee0:	f853 2b04 	ldr.w	r2, [r3], #4
  402ee4:	6881      	ldr	r1, [r0, #8]
  402ee6:	9301      	str	r3, [sp, #4]
  402ee8:	f002 f902 	bl	4050f0 <_vfiprintf_r>
  402eec:	b003      	add	sp, #12
  402eee:	f85d eb04 	ldr.w	lr, [sp], #4
  402ef2:	b004      	add	sp, #16
  402ef4:	4770      	bx	lr
  402ef6:	bf00      	nop
  402ef8:	20400438 	.word	0x20400438

00402efc <malloc>:
  402efc:	4b02      	ldr	r3, [pc, #8]	; (402f08 <malloc+0xc>)
  402efe:	4601      	mov	r1, r0
  402f00:	6818      	ldr	r0, [r3, #0]
  402f02:	f000 b80b 	b.w	402f1c <_malloc_r>
  402f06:	bf00      	nop
  402f08:	20400438 	.word	0x20400438

00402f0c <free>:
  402f0c:	4b02      	ldr	r3, [pc, #8]	; (402f18 <free+0xc>)
  402f0e:	4601      	mov	r1, r0
  402f10:	6818      	ldr	r0, [r3, #0]
  402f12:	f004 ba57 	b.w	4073c4 <_free_r>
  402f16:	bf00      	nop
  402f18:	20400438 	.word	0x20400438

00402f1c <_malloc_r>:
  402f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f20:	f101 050b 	add.w	r5, r1, #11
  402f24:	2d16      	cmp	r5, #22
  402f26:	b083      	sub	sp, #12
  402f28:	4606      	mov	r6, r0
  402f2a:	f240 809f 	bls.w	40306c <_malloc_r+0x150>
  402f2e:	f035 0507 	bics.w	r5, r5, #7
  402f32:	f100 80bf 	bmi.w	4030b4 <_malloc_r+0x198>
  402f36:	42a9      	cmp	r1, r5
  402f38:	f200 80bc 	bhi.w	4030b4 <_malloc_r+0x198>
  402f3c:	f000 fb8e 	bl	40365c <__malloc_lock>
  402f40:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402f44:	f0c0 829c 	bcc.w	403480 <_malloc_r+0x564>
  402f48:	0a6b      	lsrs	r3, r5, #9
  402f4a:	f000 80ba 	beq.w	4030c2 <_malloc_r+0x1a6>
  402f4e:	2b04      	cmp	r3, #4
  402f50:	f200 8183 	bhi.w	40325a <_malloc_r+0x33e>
  402f54:	09a8      	lsrs	r0, r5, #6
  402f56:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  402f5a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402f5e:	3038      	adds	r0, #56	; 0x38
  402f60:	4fc4      	ldr	r7, [pc, #784]	; (403274 <_malloc_r+0x358>)
  402f62:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402f66:	f1a3 0108 	sub.w	r1, r3, #8
  402f6a:	685c      	ldr	r4, [r3, #4]
  402f6c:	42a1      	cmp	r1, r4
  402f6e:	d107      	bne.n	402f80 <_malloc_r+0x64>
  402f70:	e0ac      	b.n	4030cc <_malloc_r+0x1b0>
  402f72:	2a00      	cmp	r2, #0
  402f74:	f280 80ac 	bge.w	4030d0 <_malloc_r+0x1b4>
  402f78:	68e4      	ldr	r4, [r4, #12]
  402f7a:	42a1      	cmp	r1, r4
  402f7c:	f000 80a6 	beq.w	4030cc <_malloc_r+0x1b0>
  402f80:	6863      	ldr	r3, [r4, #4]
  402f82:	f023 0303 	bic.w	r3, r3, #3
  402f86:	1b5a      	subs	r2, r3, r5
  402f88:	2a0f      	cmp	r2, #15
  402f8a:	ddf2      	ble.n	402f72 <_malloc_r+0x56>
  402f8c:	49b9      	ldr	r1, [pc, #740]	; (403274 <_malloc_r+0x358>)
  402f8e:	693c      	ldr	r4, [r7, #16]
  402f90:	f101 0e08 	add.w	lr, r1, #8
  402f94:	4574      	cmp	r4, lr
  402f96:	f000 81b3 	beq.w	403300 <_malloc_r+0x3e4>
  402f9a:	6863      	ldr	r3, [r4, #4]
  402f9c:	f023 0303 	bic.w	r3, r3, #3
  402fa0:	1b5a      	subs	r2, r3, r5
  402fa2:	2a0f      	cmp	r2, #15
  402fa4:	f300 8199 	bgt.w	4032da <_malloc_r+0x3be>
  402fa8:	2a00      	cmp	r2, #0
  402faa:	f8c1 e014 	str.w	lr, [r1, #20]
  402fae:	f8c1 e010 	str.w	lr, [r1, #16]
  402fb2:	f280 809e 	bge.w	4030f2 <_malloc_r+0x1d6>
  402fb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402fba:	f080 8167 	bcs.w	40328c <_malloc_r+0x370>
  402fbe:	08db      	lsrs	r3, r3, #3
  402fc0:	f103 0c01 	add.w	ip, r3, #1
  402fc4:	2201      	movs	r2, #1
  402fc6:	109b      	asrs	r3, r3, #2
  402fc8:	fa02 f303 	lsl.w	r3, r2, r3
  402fcc:	684a      	ldr	r2, [r1, #4]
  402fce:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  402fd2:	f8c4 8008 	str.w	r8, [r4, #8]
  402fd6:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  402fda:	431a      	orrs	r2, r3
  402fdc:	f1a9 0308 	sub.w	r3, r9, #8
  402fe0:	60e3      	str	r3, [r4, #12]
  402fe2:	604a      	str	r2, [r1, #4]
  402fe4:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  402fe8:	f8c8 400c 	str.w	r4, [r8, #12]
  402fec:	1083      	asrs	r3, r0, #2
  402fee:	2401      	movs	r4, #1
  402ff0:	409c      	lsls	r4, r3
  402ff2:	4294      	cmp	r4, r2
  402ff4:	f200 808a 	bhi.w	40310c <_malloc_r+0x1f0>
  402ff8:	4214      	tst	r4, r2
  402ffa:	d106      	bne.n	40300a <_malloc_r+0xee>
  402ffc:	f020 0003 	bic.w	r0, r0, #3
  403000:	0064      	lsls	r4, r4, #1
  403002:	4214      	tst	r4, r2
  403004:	f100 0004 	add.w	r0, r0, #4
  403008:	d0fa      	beq.n	403000 <_malloc_r+0xe4>
  40300a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40300e:	46cc      	mov	ip, r9
  403010:	4680      	mov	r8, r0
  403012:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403016:	458c      	cmp	ip, r1
  403018:	d107      	bne.n	40302a <_malloc_r+0x10e>
  40301a:	e173      	b.n	403304 <_malloc_r+0x3e8>
  40301c:	2a00      	cmp	r2, #0
  40301e:	f280 8181 	bge.w	403324 <_malloc_r+0x408>
  403022:	68c9      	ldr	r1, [r1, #12]
  403024:	458c      	cmp	ip, r1
  403026:	f000 816d 	beq.w	403304 <_malloc_r+0x3e8>
  40302a:	684b      	ldr	r3, [r1, #4]
  40302c:	f023 0303 	bic.w	r3, r3, #3
  403030:	1b5a      	subs	r2, r3, r5
  403032:	2a0f      	cmp	r2, #15
  403034:	ddf2      	ble.n	40301c <_malloc_r+0x100>
  403036:	460c      	mov	r4, r1
  403038:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40303c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403040:	194b      	adds	r3, r1, r5
  403042:	f045 0501 	orr.w	r5, r5, #1
  403046:	604d      	str	r5, [r1, #4]
  403048:	f042 0101 	orr.w	r1, r2, #1
  40304c:	f8c8 c00c 	str.w	ip, [r8, #12]
  403050:	4630      	mov	r0, r6
  403052:	f8cc 8008 	str.w	r8, [ip, #8]
  403056:	617b      	str	r3, [r7, #20]
  403058:	613b      	str	r3, [r7, #16]
  40305a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40305e:	f8c3 e008 	str.w	lr, [r3, #8]
  403062:	6059      	str	r1, [r3, #4]
  403064:	509a      	str	r2, [r3, r2]
  403066:	f000 fafb 	bl	403660 <__malloc_unlock>
  40306a:	e01f      	b.n	4030ac <_malloc_r+0x190>
  40306c:	2910      	cmp	r1, #16
  40306e:	d821      	bhi.n	4030b4 <_malloc_r+0x198>
  403070:	f000 faf4 	bl	40365c <__malloc_lock>
  403074:	2510      	movs	r5, #16
  403076:	2306      	movs	r3, #6
  403078:	2002      	movs	r0, #2
  40307a:	4f7e      	ldr	r7, [pc, #504]	; (403274 <_malloc_r+0x358>)
  40307c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403080:	f1a3 0208 	sub.w	r2, r3, #8
  403084:	685c      	ldr	r4, [r3, #4]
  403086:	4294      	cmp	r4, r2
  403088:	f000 8145 	beq.w	403316 <_malloc_r+0x3fa>
  40308c:	6863      	ldr	r3, [r4, #4]
  40308e:	68e1      	ldr	r1, [r4, #12]
  403090:	68a5      	ldr	r5, [r4, #8]
  403092:	f023 0303 	bic.w	r3, r3, #3
  403096:	4423      	add	r3, r4
  403098:	4630      	mov	r0, r6
  40309a:	685a      	ldr	r2, [r3, #4]
  40309c:	60e9      	str	r1, [r5, #12]
  40309e:	f042 0201 	orr.w	r2, r2, #1
  4030a2:	608d      	str	r5, [r1, #8]
  4030a4:	605a      	str	r2, [r3, #4]
  4030a6:	f000 fadb 	bl	403660 <__malloc_unlock>
  4030aa:	3408      	adds	r4, #8
  4030ac:	4620      	mov	r0, r4
  4030ae:	b003      	add	sp, #12
  4030b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030b4:	2400      	movs	r4, #0
  4030b6:	230c      	movs	r3, #12
  4030b8:	4620      	mov	r0, r4
  4030ba:	6033      	str	r3, [r6, #0]
  4030bc:	b003      	add	sp, #12
  4030be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030c2:	2380      	movs	r3, #128	; 0x80
  4030c4:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4030c8:	203f      	movs	r0, #63	; 0x3f
  4030ca:	e749      	b.n	402f60 <_malloc_r+0x44>
  4030cc:	4670      	mov	r0, lr
  4030ce:	e75d      	b.n	402f8c <_malloc_r+0x70>
  4030d0:	4423      	add	r3, r4
  4030d2:	68e1      	ldr	r1, [r4, #12]
  4030d4:	685a      	ldr	r2, [r3, #4]
  4030d6:	68a5      	ldr	r5, [r4, #8]
  4030d8:	f042 0201 	orr.w	r2, r2, #1
  4030dc:	60e9      	str	r1, [r5, #12]
  4030de:	4630      	mov	r0, r6
  4030e0:	608d      	str	r5, [r1, #8]
  4030e2:	605a      	str	r2, [r3, #4]
  4030e4:	f000 fabc 	bl	403660 <__malloc_unlock>
  4030e8:	3408      	adds	r4, #8
  4030ea:	4620      	mov	r0, r4
  4030ec:	b003      	add	sp, #12
  4030ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030f2:	4423      	add	r3, r4
  4030f4:	4630      	mov	r0, r6
  4030f6:	685a      	ldr	r2, [r3, #4]
  4030f8:	f042 0201 	orr.w	r2, r2, #1
  4030fc:	605a      	str	r2, [r3, #4]
  4030fe:	f000 faaf 	bl	403660 <__malloc_unlock>
  403102:	3408      	adds	r4, #8
  403104:	4620      	mov	r0, r4
  403106:	b003      	add	sp, #12
  403108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40310c:	68bc      	ldr	r4, [r7, #8]
  40310e:	6863      	ldr	r3, [r4, #4]
  403110:	f023 0803 	bic.w	r8, r3, #3
  403114:	45a8      	cmp	r8, r5
  403116:	d304      	bcc.n	403122 <_malloc_r+0x206>
  403118:	ebc5 0308 	rsb	r3, r5, r8
  40311c:	2b0f      	cmp	r3, #15
  40311e:	f300 808c 	bgt.w	40323a <_malloc_r+0x31e>
  403122:	4b55      	ldr	r3, [pc, #340]	; (403278 <_malloc_r+0x35c>)
  403124:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403288 <_malloc_r+0x36c>
  403128:	681a      	ldr	r2, [r3, #0]
  40312a:	f8d9 3000 	ldr.w	r3, [r9]
  40312e:	3301      	adds	r3, #1
  403130:	442a      	add	r2, r5
  403132:	eb04 0a08 	add.w	sl, r4, r8
  403136:	f000 8160 	beq.w	4033fa <_malloc_r+0x4de>
  40313a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40313e:	320f      	adds	r2, #15
  403140:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403144:	f022 020f 	bic.w	r2, r2, #15
  403148:	4611      	mov	r1, r2
  40314a:	4630      	mov	r0, r6
  40314c:	9201      	str	r2, [sp, #4]
  40314e:	f000 fa89 	bl	403664 <_sbrk_r>
  403152:	f1b0 3fff 	cmp.w	r0, #4294967295
  403156:	4683      	mov	fp, r0
  403158:	9a01      	ldr	r2, [sp, #4]
  40315a:	f000 8158 	beq.w	40340e <_malloc_r+0x4f2>
  40315e:	4582      	cmp	sl, r0
  403160:	f200 80fc 	bhi.w	40335c <_malloc_r+0x440>
  403164:	4b45      	ldr	r3, [pc, #276]	; (40327c <_malloc_r+0x360>)
  403166:	6819      	ldr	r1, [r3, #0]
  403168:	45da      	cmp	sl, fp
  40316a:	4411      	add	r1, r2
  40316c:	6019      	str	r1, [r3, #0]
  40316e:	f000 8153 	beq.w	403418 <_malloc_r+0x4fc>
  403172:	f8d9 0000 	ldr.w	r0, [r9]
  403176:	f8df e110 	ldr.w	lr, [pc, #272]	; 403288 <_malloc_r+0x36c>
  40317a:	3001      	adds	r0, #1
  40317c:	bf1b      	ittet	ne
  40317e:	ebca 0a0b 	rsbne	sl, sl, fp
  403182:	4451      	addne	r1, sl
  403184:	f8ce b000 	streq.w	fp, [lr]
  403188:	6019      	strne	r1, [r3, #0]
  40318a:	f01b 0107 	ands.w	r1, fp, #7
  40318e:	f000 8117 	beq.w	4033c0 <_malloc_r+0x4a4>
  403192:	f1c1 0008 	rsb	r0, r1, #8
  403196:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40319a:	4483      	add	fp, r0
  40319c:	3108      	adds	r1, #8
  40319e:	445a      	add	r2, fp
  4031a0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4031a4:	ebc2 0901 	rsb	r9, r2, r1
  4031a8:	4649      	mov	r1, r9
  4031aa:	4630      	mov	r0, r6
  4031ac:	9301      	str	r3, [sp, #4]
  4031ae:	f000 fa59 	bl	403664 <_sbrk_r>
  4031b2:	1c43      	adds	r3, r0, #1
  4031b4:	9b01      	ldr	r3, [sp, #4]
  4031b6:	f000 813f 	beq.w	403438 <_malloc_r+0x51c>
  4031ba:	ebcb 0200 	rsb	r2, fp, r0
  4031be:	444a      	add	r2, r9
  4031c0:	f042 0201 	orr.w	r2, r2, #1
  4031c4:	6819      	ldr	r1, [r3, #0]
  4031c6:	f8c7 b008 	str.w	fp, [r7, #8]
  4031ca:	4449      	add	r1, r9
  4031cc:	42bc      	cmp	r4, r7
  4031ce:	f8cb 2004 	str.w	r2, [fp, #4]
  4031d2:	6019      	str	r1, [r3, #0]
  4031d4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40327c <_malloc_r+0x360>
  4031d8:	d016      	beq.n	403208 <_malloc_r+0x2ec>
  4031da:	f1b8 0f0f 	cmp.w	r8, #15
  4031de:	f240 80fd 	bls.w	4033dc <_malloc_r+0x4c0>
  4031e2:	6862      	ldr	r2, [r4, #4]
  4031e4:	f1a8 030c 	sub.w	r3, r8, #12
  4031e8:	f023 0307 	bic.w	r3, r3, #7
  4031ec:	18e0      	adds	r0, r4, r3
  4031ee:	f002 0201 	and.w	r2, r2, #1
  4031f2:	f04f 0e05 	mov.w	lr, #5
  4031f6:	431a      	orrs	r2, r3
  4031f8:	2b0f      	cmp	r3, #15
  4031fa:	6062      	str	r2, [r4, #4]
  4031fc:	f8c0 e004 	str.w	lr, [r0, #4]
  403200:	f8c0 e008 	str.w	lr, [r0, #8]
  403204:	f200 811c 	bhi.w	403440 <_malloc_r+0x524>
  403208:	4b1d      	ldr	r3, [pc, #116]	; (403280 <_malloc_r+0x364>)
  40320a:	68bc      	ldr	r4, [r7, #8]
  40320c:	681a      	ldr	r2, [r3, #0]
  40320e:	4291      	cmp	r1, r2
  403210:	bf88      	it	hi
  403212:	6019      	strhi	r1, [r3, #0]
  403214:	4b1b      	ldr	r3, [pc, #108]	; (403284 <_malloc_r+0x368>)
  403216:	681a      	ldr	r2, [r3, #0]
  403218:	4291      	cmp	r1, r2
  40321a:	6862      	ldr	r2, [r4, #4]
  40321c:	bf88      	it	hi
  40321e:	6019      	strhi	r1, [r3, #0]
  403220:	f022 0203 	bic.w	r2, r2, #3
  403224:	4295      	cmp	r5, r2
  403226:	eba2 0305 	sub.w	r3, r2, r5
  40322a:	d801      	bhi.n	403230 <_malloc_r+0x314>
  40322c:	2b0f      	cmp	r3, #15
  40322e:	dc04      	bgt.n	40323a <_malloc_r+0x31e>
  403230:	4630      	mov	r0, r6
  403232:	f000 fa15 	bl	403660 <__malloc_unlock>
  403236:	2400      	movs	r4, #0
  403238:	e738      	b.n	4030ac <_malloc_r+0x190>
  40323a:	1962      	adds	r2, r4, r5
  40323c:	f043 0301 	orr.w	r3, r3, #1
  403240:	f045 0501 	orr.w	r5, r5, #1
  403244:	6065      	str	r5, [r4, #4]
  403246:	4630      	mov	r0, r6
  403248:	60ba      	str	r2, [r7, #8]
  40324a:	6053      	str	r3, [r2, #4]
  40324c:	f000 fa08 	bl	403660 <__malloc_unlock>
  403250:	3408      	adds	r4, #8
  403252:	4620      	mov	r0, r4
  403254:	b003      	add	sp, #12
  403256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40325a:	2b14      	cmp	r3, #20
  40325c:	d971      	bls.n	403342 <_malloc_r+0x426>
  40325e:	2b54      	cmp	r3, #84	; 0x54
  403260:	f200 80a4 	bhi.w	4033ac <_malloc_r+0x490>
  403264:	0b28      	lsrs	r0, r5, #12
  403266:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40326a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40326e:	306e      	adds	r0, #110	; 0x6e
  403270:	e676      	b.n	402f60 <_malloc_r+0x44>
  403272:	bf00      	nop
  403274:	2040043c 	.word	0x2040043c
  403278:	20400b88 	.word	0x20400b88
  40327c:	20400b8c 	.word	0x20400b8c
  403280:	20400b84 	.word	0x20400b84
  403284:	20400b80 	.word	0x20400b80
  403288:	20400848 	.word	0x20400848
  40328c:	0a5a      	lsrs	r2, r3, #9
  40328e:	2a04      	cmp	r2, #4
  403290:	d95e      	bls.n	403350 <_malloc_r+0x434>
  403292:	2a14      	cmp	r2, #20
  403294:	f200 80b3 	bhi.w	4033fe <_malloc_r+0x4e2>
  403298:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40329c:	0049      	lsls	r1, r1, #1
  40329e:	325b      	adds	r2, #91	; 0x5b
  4032a0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4032a4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4032a8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403488 <_malloc_r+0x56c>
  4032ac:	f1ac 0c08 	sub.w	ip, ip, #8
  4032b0:	458c      	cmp	ip, r1
  4032b2:	f000 8088 	beq.w	4033c6 <_malloc_r+0x4aa>
  4032b6:	684a      	ldr	r2, [r1, #4]
  4032b8:	f022 0203 	bic.w	r2, r2, #3
  4032bc:	4293      	cmp	r3, r2
  4032be:	d202      	bcs.n	4032c6 <_malloc_r+0x3aa>
  4032c0:	6889      	ldr	r1, [r1, #8]
  4032c2:	458c      	cmp	ip, r1
  4032c4:	d1f7      	bne.n	4032b6 <_malloc_r+0x39a>
  4032c6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4032ca:	687a      	ldr	r2, [r7, #4]
  4032cc:	f8c4 c00c 	str.w	ip, [r4, #12]
  4032d0:	60a1      	str	r1, [r4, #8]
  4032d2:	f8cc 4008 	str.w	r4, [ip, #8]
  4032d6:	60cc      	str	r4, [r1, #12]
  4032d8:	e688      	b.n	402fec <_malloc_r+0xd0>
  4032da:	1963      	adds	r3, r4, r5
  4032dc:	f042 0701 	orr.w	r7, r2, #1
  4032e0:	f045 0501 	orr.w	r5, r5, #1
  4032e4:	6065      	str	r5, [r4, #4]
  4032e6:	4630      	mov	r0, r6
  4032e8:	614b      	str	r3, [r1, #20]
  4032ea:	610b      	str	r3, [r1, #16]
  4032ec:	f8c3 e00c 	str.w	lr, [r3, #12]
  4032f0:	f8c3 e008 	str.w	lr, [r3, #8]
  4032f4:	605f      	str	r7, [r3, #4]
  4032f6:	509a      	str	r2, [r3, r2]
  4032f8:	3408      	adds	r4, #8
  4032fa:	f000 f9b1 	bl	403660 <__malloc_unlock>
  4032fe:	e6d5      	b.n	4030ac <_malloc_r+0x190>
  403300:	684a      	ldr	r2, [r1, #4]
  403302:	e673      	b.n	402fec <_malloc_r+0xd0>
  403304:	f108 0801 	add.w	r8, r8, #1
  403308:	f018 0f03 	tst.w	r8, #3
  40330c:	f10c 0c08 	add.w	ip, ip, #8
  403310:	f47f ae7f 	bne.w	403012 <_malloc_r+0xf6>
  403314:	e030      	b.n	403378 <_malloc_r+0x45c>
  403316:	68dc      	ldr	r4, [r3, #12]
  403318:	42a3      	cmp	r3, r4
  40331a:	bf08      	it	eq
  40331c:	3002      	addeq	r0, #2
  40331e:	f43f ae35 	beq.w	402f8c <_malloc_r+0x70>
  403322:	e6b3      	b.n	40308c <_malloc_r+0x170>
  403324:	440b      	add	r3, r1
  403326:	460c      	mov	r4, r1
  403328:	685a      	ldr	r2, [r3, #4]
  40332a:	68c9      	ldr	r1, [r1, #12]
  40332c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403330:	f042 0201 	orr.w	r2, r2, #1
  403334:	605a      	str	r2, [r3, #4]
  403336:	4630      	mov	r0, r6
  403338:	60e9      	str	r1, [r5, #12]
  40333a:	608d      	str	r5, [r1, #8]
  40333c:	f000 f990 	bl	403660 <__malloc_unlock>
  403340:	e6b4      	b.n	4030ac <_malloc_r+0x190>
  403342:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403346:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40334a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40334e:	e607      	b.n	402f60 <_malloc_r+0x44>
  403350:	099a      	lsrs	r2, r3, #6
  403352:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403356:	0049      	lsls	r1, r1, #1
  403358:	3238      	adds	r2, #56	; 0x38
  40335a:	e7a1      	b.n	4032a0 <_malloc_r+0x384>
  40335c:	42bc      	cmp	r4, r7
  40335e:	4b4a      	ldr	r3, [pc, #296]	; (403488 <_malloc_r+0x56c>)
  403360:	f43f af00 	beq.w	403164 <_malloc_r+0x248>
  403364:	689c      	ldr	r4, [r3, #8]
  403366:	6862      	ldr	r2, [r4, #4]
  403368:	f022 0203 	bic.w	r2, r2, #3
  40336c:	e75a      	b.n	403224 <_malloc_r+0x308>
  40336e:	f859 3908 	ldr.w	r3, [r9], #-8
  403372:	4599      	cmp	r9, r3
  403374:	f040 8082 	bne.w	40347c <_malloc_r+0x560>
  403378:	f010 0f03 	tst.w	r0, #3
  40337c:	f100 30ff 	add.w	r0, r0, #4294967295
  403380:	d1f5      	bne.n	40336e <_malloc_r+0x452>
  403382:	687b      	ldr	r3, [r7, #4]
  403384:	ea23 0304 	bic.w	r3, r3, r4
  403388:	607b      	str	r3, [r7, #4]
  40338a:	0064      	lsls	r4, r4, #1
  40338c:	429c      	cmp	r4, r3
  40338e:	f63f aebd 	bhi.w	40310c <_malloc_r+0x1f0>
  403392:	2c00      	cmp	r4, #0
  403394:	f43f aeba 	beq.w	40310c <_malloc_r+0x1f0>
  403398:	421c      	tst	r4, r3
  40339a:	4640      	mov	r0, r8
  40339c:	f47f ae35 	bne.w	40300a <_malloc_r+0xee>
  4033a0:	0064      	lsls	r4, r4, #1
  4033a2:	421c      	tst	r4, r3
  4033a4:	f100 0004 	add.w	r0, r0, #4
  4033a8:	d0fa      	beq.n	4033a0 <_malloc_r+0x484>
  4033aa:	e62e      	b.n	40300a <_malloc_r+0xee>
  4033ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4033b0:	d818      	bhi.n	4033e4 <_malloc_r+0x4c8>
  4033b2:	0be8      	lsrs	r0, r5, #15
  4033b4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4033b8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4033bc:	3077      	adds	r0, #119	; 0x77
  4033be:	e5cf      	b.n	402f60 <_malloc_r+0x44>
  4033c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4033c4:	e6eb      	b.n	40319e <_malloc_r+0x282>
  4033c6:	2101      	movs	r1, #1
  4033c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4033cc:	1092      	asrs	r2, r2, #2
  4033ce:	fa01 f202 	lsl.w	r2, r1, r2
  4033d2:	431a      	orrs	r2, r3
  4033d4:	f8c8 2004 	str.w	r2, [r8, #4]
  4033d8:	4661      	mov	r1, ip
  4033da:	e777      	b.n	4032cc <_malloc_r+0x3b0>
  4033dc:	2301      	movs	r3, #1
  4033de:	f8cb 3004 	str.w	r3, [fp, #4]
  4033e2:	e725      	b.n	403230 <_malloc_r+0x314>
  4033e4:	f240 5254 	movw	r2, #1364	; 0x554
  4033e8:	4293      	cmp	r3, r2
  4033ea:	d820      	bhi.n	40342e <_malloc_r+0x512>
  4033ec:	0ca8      	lsrs	r0, r5, #18
  4033ee:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4033f2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4033f6:	307c      	adds	r0, #124	; 0x7c
  4033f8:	e5b2      	b.n	402f60 <_malloc_r+0x44>
  4033fa:	3210      	adds	r2, #16
  4033fc:	e6a4      	b.n	403148 <_malloc_r+0x22c>
  4033fe:	2a54      	cmp	r2, #84	; 0x54
  403400:	d826      	bhi.n	403450 <_malloc_r+0x534>
  403402:	0b1a      	lsrs	r2, r3, #12
  403404:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403408:	0049      	lsls	r1, r1, #1
  40340a:	326e      	adds	r2, #110	; 0x6e
  40340c:	e748      	b.n	4032a0 <_malloc_r+0x384>
  40340e:	68bc      	ldr	r4, [r7, #8]
  403410:	6862      	ldr	r2, [r4, #4]
  403412:	f022 0203 	bic.w	r2, r2, #3
  403416:	e705      	b.n	403224 <_malloc_r+0x308>
  403418:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40341c:	2800      	cmp	r0, #0
  40341e:	f47f aea8 	bne.w	403172 <_malloc_r+0x256>
  403422:	4442      	add	r2, r8
  403424:	68bb      	ldr	r3, [r7, #8]
  403426:	f042 0201 	orr.w	r2, r2, #1
  40342a:	605a      	str	r2, [r3, #4]
  40342c:	e6ec      	b.n	403208 <_malloc_r+0x2ec>
  40342e:	23fe      	movs	r3, #254	; 0xfe
  403430:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  403434:	207e      	movs	r0, #126	; 0x7e
  403436:	e593      	b.n	402f60 <_malloc_r+0x44>
  403438:	2201      	movs	r2, #1
  40343a:	f04f 0900 	mov.w	r9, #0
  40343e:	e6c1      	b.n	4031c4 <_malloc_r+0x2a8>
  403440:	f104 0108 	add.w	r1, r4, #8
  403444:	4630      	mov	r0, r6
  403446:	f003 ffbd 	bl	4073c4 <_free_r>
  40344a:	f8d9 1000 	ldr.w	r1, [r9]
  40344e:	e6db      	b.n	403208 <_malloc_r+0x2ec>
  403450:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403454:	d805      	bhi.n	403462 <_malloc_r+0x546>
  403456:	0bda      	lsrs	r2, r3, #15
  403458:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40345c:	0049      	lsls	r1, r1, #1
  40345e:	3277      	adds	r2, #119	; 0x77
  403460:	e71e      	b.n	4032a0 <_malloc_r+0x384>
  403462:	f240 5154 	movw	r1, #1364	; 0x554
  403466:	428a      	cmp	r2, r1
  403468:	d805      	bhi.n	403476 <_malloc_r+0x55a>
  40346a:	0c9a      	lsrs	r2, r3, #18
  40346c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403470:	0049      	lsls	r1, r1, #1
  403472:	327c      	adds	r2, #124	; 0x7c
  403474:	e714      	b.n	4032a0 <_malloc_r+0x384>
  403476:	21fe      	movs	r1, #254	; 0xfe
  403478:	227e      	movs	r2, #126	; 0x7e
  40347a:	e711      	b.n	4032a0 <_malloc_r+0x384>
  40347c:	687b      	ldr	r3, [r7, #4]
  40347e:	e784      	b.n	40338a <_malloc_r+0x46e>
  403480:	08e8      	lsrs	r0, r5, #3
  403482:	1c43      	adds	r3, r0, #1
  403484:	005b      	lsls	r3, r3, #1
  403486:	e5f8      	b.n	40307a <_malloc_r+0x15e>
  403488:	2040043c 	.word	0x2040043c

0040348c <memcpy>:
  40348c:	4684      	mov	ip, r0
  40348e:	ea41 0300 	orr.w	r3, r1, r0
  403492:	f013 0303 	ands.w	r3, r3, #3
  403496:	d16d      	bne.n	403574 <memcpy+0xe8>
  403498:	3a40      	subs	r2, #64	; 0x40
  40349a:	d341      	bcc.n	403520 <memcpy+0x94>
  40349c:	f851 3b04 	ldr.w	r3, [r1], #4
  4034a0:	f840 3b04 	str.w	r3, [r0], #4
  4034a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4034a8:	f840 3b04 	str.w	r3, [r0], #4
  4034ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4034b0:	f840 3b04 	str.w	r3, [r0], #4
  4034b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4034b8:	f840 3b04 	str.w	r3, [r0], #4
  4034bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4034c0:	f840 3b04 	str.w	r3, [r0], #4
  4034c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4034c8:	f840 3b04 	str.w	r3, [r0], #4
  4034cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4034d0:	f840 3b04 	str.w	r3, [r0], #4
  4034d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4034d8:	f840 3b04 	str.w	r3, [r0], #4
  4034dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4034e0:	f840 3b04 	str.w	r3, [r0], #4
  4034e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4034e8:	f840 3b04 	str.w	r3, [r0], #4
  4034ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4034f0:	f840 3b04 	str.w	r3, [r0], #4
  4034f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4034f8:	f840 3b04 	str.w	r3, [r0], #4
  4034fc:	f851 3b04 	ldr.w	r3, [r1], #4
  403500:	f840 3b04 	str.w	r3, [r0], #4
  403504:	f851 3b04 	ldr.w	r3, [r1], #4
  403508:	f840 3b04 	str.w	r3, [r0], #4
  40350c:	f851 3b04 	ldr.w	r3, [r1], #4
  403510:	f840 3b04 	str.w	r3, [r0], #4
  403514:	f851 3b04 	ldr.w	r3, [r1], #4
  403518:	f840 3b04 	str.w	r3, [r0], #4
  40351c:	3a40      	subs	r2, #64	; 0x40
  40351e:	d2bd      	bcs.n	40349c <memcpy+0x10>
  403520:	3230      	adds	r2, #48	; 0x30
  403522:	d311      	bcc.n	403548 <memcpy+0xbc>
  403524:	f851 3b04 	ldr.w	r3, [r1], #4
  403528:	f840 3b04 	str.w	r3, [r0], #4
  40352c:	f851 3b04 	ldr.w	r3, [r1], #4
  403530:	f840 3b04 	str.w	r3, [r0], #4
  403534:	f851 3b04 	ldr.w	r3, [r1], #4
  403538:	f840 3b04 	str.w	r3, [r0], #4
  40353c:	f851 3b04 	ldr.w	r3, [r1], #4
  403540:	f840 3b04 	str.w	r3, [r0], #4
  403544:	3a10      	subs	r2, #16
  403546:	d2ed      	bcs.n	403524 <memcpy+0x98>
  403548:	320c      	adds	r2, #12
  40354a:	d305      	bcc.n	403558 <memcpy+0xcc>
  40354c:	f851 3b04 	ldr.w	r3, [r1], #4
  403550:	f840 3b04 	str.w	r3, [r0], #4
  403554:	3a04      	subs	r2, #4
  403556:	d2f9      	bcs.n	40354c <memcpy+0xc0>
  403558:	3204      	adds	r2, #4
  40355a:	d008      	beq.n	40356e <memcpy+0xe2>
  40355c:	07d2      	lsls	r2, r2, #31
  40355e:	bf1c      	itt	ne
  403560:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403564:	f800 3b01 	strbne.w	r3, [r0], #1
  403568:	d301      	bcc.n	40356e <memcpy+0xe2>
  40356a:	880b      	ldrh	r3, [r1, #0]
  40356c:	8003      	strh	r3, [r0, #0]
  40356e:	4660      	mov	r0, ip
  403570:	4770      	bx	lr
  403572:	bf00      	nop
  403574:	2a08      	cmp	r2, #8
  403576:	d313      	bcc.n	4035a0 <memcpy+0x114>
  403578:	078b      	lsls	r3, r1, #30
  40357a:	d08d      	beq.n	403498 <memcpy+0xc>
  40357c:	f010 0303 	ands.w	r3, r0, #3
  403580:	d08a      	beq.n	403498 <memcpy+0xc>
  403582:	f1c3 0304 	rsb	r3, r3, #4
  403586:	1ad2      	subs	r2, r2, r3
  403588:	07db      	lsls	r3, r3, #31
  40358a:	bf1c      	itt	ne
  40358c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403590:	f800 3b01 	strbne.w	r3, [r0], #1
  403594:	d380      	bcc.n	403498 <memcpy+0xc>
  403596:	f831 3b02 	ldrh.w	r3, [r1], #2
  40359a:	f820 3b02 	strh.w	r3, [r0], #2
  40359e:	e77b      	b.n	403498 <memcpy+0xc>
  4035a0:	3a04      	subs	r2, #4
  4035a2:	d3d9      	bcc.n	403558 <memcpy+0xcc>
  4035a4:	3a01      	subs	r2, #1
  4035a6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4035aa:	f800 3b01 	strb.w	r3, [r0], #1
  4035ae:	d2f9      	bcs.n	4035a4 <memcpy+0x118>
  4035b0:	780b      	ldrb	r3, [r1, #0]
  4035b2:	7003      	strb	r3, [r0, #0]
  4035b4:	784b      	ldrb	r3, [r1, #1]
  4035b6:	7043      	strb	r3, [r0, #1]
  4035b8:	788b      	ldrb	r3, [r1, #2]
  4035ba:	7083      	strb	r3, [r0, #2]
  4035bc:	4660      	mov	r0, ip
  4035be:	4770      	bx	lr

004035c0 <memset>:
  4035c0:	b470      	push	{r4, r5, r6}
  4035c2:	0784      	lsls	r4, r0, #30
  4035c4:	d046      	beq.n	403654 <memset+0x94>
  4035c6:	1e54      	subs	r4, r2, #1
  4035c8:	2a00      	cmp	r2, #0
  4035ca:	d041      	beq.n	403650 <memset+0x90>
  4035cc:	b2cd      	uxtb	r5, r1
  4035ce:	4603      	mov	r3, r0
  4035d0:	e002      	b.n	4035d8 <memset+0x18>
  4035d2:	1e62      	subs	r2, r4, #1
  4035d4:	b3e4      	cbz	r4, 403650 <memset+0x90>
  4035d6:	4614      	mov	r4, r2
  4035d8:	f803 5b01 	strb.w	r5, [r3], #1
  4035dc:	079a      	lsls	r2, r3, #30
  4035de:	d1f8      	bne.n	4035d2 <memset+0x12>
  4035e0:	2c03      	cmp	r4, #3
  4035e2:	d92e      	bls.n	403642 <memset+0x82>
  4035e4:	b2cd      	uxtb	r5, r1
  4035e6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4035ea:	2c0f      	cmp	r4, #15
  4035ec:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4035f0:	d919      	bls.n	403626 <memset+0x66>
  4035f2:	f103 0210 	add.w	r2, r3, #16
  4035f6:	4626      	mov	r6, r4
  4035f8:	3e10      	subs	r6, #16
  4035fa:	2e0f      	cmp	r6, #15
  4035fc:	f842 5c10 	str.w	r5, [r2, #-16]
  403600:	f842 5c0c 	str.w	r5, [r2, #-12]
  403604:	f842 5c08 	str.w	r5, [r2, #-8]
  403608:	f842 5c04 	str.w	r5, [r2, #-4]
  40360c:	f102 0210 	add.w	r2, r2, #16
  403610:	d8f2      	bhi.n	4035f8 <memset+0x38>
  403612:	f1a4 0210 	sub.w	r2, r4, #16
  403616:	f022 020f 	bic.w	r2, r2, #15
  40361a:	f004 040f 	and.w	r4, r4, #15
  40361e:	3210      	adds	r2, #16
  403620:	2c03      	cmp	r4, #3
  403622:	4413      	add	r3, r2
  403624:	d90d      	bls.n	403642 <memset+0x82>
  403626:	461e      	mov	r6, r3
  403628:	4622      	mov	r2, r4
  40362a:	3a04      	subs	r2, #4
  40362c:	2a03      	cmp	r2, #3
  40362e:	f846 5b04 	str.w	r5, [r6], #4
  403632:	d8fa      	bhi.n	40362a <memset+0x6a>
  403634:	1f22      	subs	r2, r4, #4
  403636:	f022 0203 	bic.w	r2, r2, #3
  40363a:	3204      	adds	r2, #4
  40363c:	4413      	add	r3, r2
  40363e:	f004 0403 	and.w	r4, r4, #3
  403642:	b12c      	cbz	r4, 403650 <memset+0x90>
  403644:	b2c9      	uxtb	r1, r1
  403646:	441c      	add	r4, r3
  403648:	f803 1b01 	strb.w	r1, [r3], #1
  40364c:	42a3      	cmp	r3, r4
  40364e:	d1fb      	bne.n	403648 <memset+0x88>
  403650:	bc70      	pop	{r4, r5, r6}
  403652:	4770      	bx	lr
  403654:	4614      	mov	r4, r2
  403656:	4603      	mov	r3, r0
  403658:	e7c2      	b.n	4035e0 <memset+0x20>
  40365a:	bf00      	nop

0040365c <__malloc_lock>:
  40365c:	4770      	bx	lr
  40365e:	bf00      	nop

00403660 <__malloc_unlock>:
  403660:	4770      	bx	lr
  403662:	bf00      	nop

00403664 <_sbrk_r>:
  403664:	b538      	push	{r3, r4, r5, lr}
  403666:	4c07      	ldr	r4, [pc, #28]	; (403684 <_sbrk_r+0x20>)
  403668:	2300      	movs	r3, #0
  40366a:	4605      	mov	r5, r0
  40366c:	4608      	mov	r0, r1
  40366e:	6023      	str	r3, [r4, #0]
  403670:	f7fd f9e2 	bl	400a38 <_sbrk>
  403674:	1c43      	adds	r3, r0, #1
  403676:	d000      	beq.n	40367a <_sbrk_r+0x16>
  403678:	bd38      	pop	{r3, r4, r5, pc}
  40367a:	6823      	ldr	r3, [r4, #0]
  40367c:	2b00      	cmp	r3, #0
  40367e:	d0fb      	beq.n	403678 <_sbrk_r+0x14>
  403680:	602b      	str	r3, [r5, #0]
  403682:	bd38      	pop	{r3, r4, r5, pc}
  403684:	20400c00 	.word	0x20400c00

00403688 <setbuf>:
  403688:	2900      	cmp	r1, #0
  40368a:	bf0c      	ite	eq
  40368c:	2202      	moveq	r2, #2
  40368e:	2200      	movne	r2, #0
  403690:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403694:	f000 b800 	b.w	403698 <setvbuf>

00403698 <setvbuf>:
  403698:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40369c:	4c51      	ldr	r4, [pc, #324]	; (4037e4 <setvbuf+0x14c>)
  40369e:	6825      	ldr	r5, [r4, #0]
  4036a0:	b083      	sub	sp, #12
  4036a2:	4604      	mov	r4, r0
  4036a4:	460f      	mov	r7, r1
  4036a6:	4690      	mov	r8, r2
  4036a8:	461e      	mov	r6, r3
  4036aa:	b115      	cbz	r5, 4036b2 <setvbuf+0x1a>
  4036ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4036ae:	2b00      	cmp	r3, #0
  4036b0:	d079      	beq.n	4037a6 <setvbuf+0x10e>
  4036b2:	f1b8 0f02 	cmp.w	r8, #2
  4036b6:	d004      	beq.n	4036c2 <setvbuf+0x2a>
  4036b8:	f1b8 0f01 	cmp.w	r8, #1
  4036bc:	d87f      	bhi.n	4037be <setvbuf+0x126>
  4036be:	2e00      	cmp	r6, #0
  4036c0:	db7d      	blt.n	4037be <setvbuf+0x126>
  4036c2:	4621      	mov	r1, r4
  4036c4:	4628      	mov	r0, r5
  4036c6:	f003 fd1f 	bl	407108 <_fflush_r>
  4036ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4036cc:	b141      	cbz	r1, 4036e0 <setvbuf+0x48>
  4036ce:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4036d2:	4299      	cmp	r1, r3
  4036d4:	d002      	beq.n	4036dc <setvbuf+0x44>
  4036d6:	4628      	mov	r0, r5
  4036d8:	f003 fe74 	bl	4073c4 <_free_r>
  4036dc:	2300      	movs	r3, #0
  4036de:	6323      	str	r3, [r4, #48]	; 0x30
  4036e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4036e4:	2200      	movs	r2, #0
  4036e6:	61a2      	str	r2, [r4, #24]
  4036e8:	6062      	str	r2, [r4, #4]
  4036ea:	061a      	lsls	r2, r3, #24
  4036ec:	d454      	bmi.n	403798 <setvbuf+0x100>
  4036ee:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4036f2:	f023 0303 	bic.w	r3, r3, #3
  4036f6:	f1b8 0f02 	cmp.w	r8, #2
  4036fa:	81a3      	strh	r3, [r4, #12]
  4036fc:	d039      	beq.n	403772 <setvbuf+0xda>
  4036fe:	ab01      	add	r3, sp, #4
  403700:	466a      	mov	r2, sp
  403702:	4621      	mov	r1, r4
  403704:	4628      	mov	r0, r5
  403706:	f004 f8ff 	bl	407908 <__swhatbuf_r>
  40370a:	89a3      	ldrh	r3, [r4, #12]
  40370c:	4318      	orrs	r0, r3
  40370e:	81a0      	strh	r0, [r4, #12]
  403710:	b326      	cbz	r6, 40375c <setvbuf+0xc4>
  403712:	b327      	cbz	r7, 40375e <setvbuf+0xc6>
  403714:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403716:	2b00      	cmp	r3, #0
  403718:	d04d      	beq.n	4037b6 <setvbuf+0x11e>
  40371a:	9b00      	ldr	r3, [sp, #0]
  40371c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  403720:	6027      	str	r7, [r4, #0]
  403722:	429e      	cmp	r6, r3
  403724:	bf1c      	itt	ne
  403726:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40372a:	81a0      	strhne	r0, [r4, #12]
  40372c:	f1b8 0f01 	cmp.w	r8, #1
  403730:	bf08      	it	eq
  403732:	f040 0001 	orreq.w	r0, r0, #1
  403736:	b283      	uxth	r3, r0
  403738:	bf08      	it	eq
  40373a:	81a0      	strheq	r0, [r4, #12]
  40373c:	f003 0008 	and.w	r0, r3, #8
  403740:	b280      	uxth	r0, r0
  403742:	6127      	str	r7, [r4, #16]
  403744:	6166      	str	r6, [r4, #20]
  403746:	b318      	cbz	r0, 403790 <setvbuf+0xf8>
  403748:	f013 0001 	ands.w	r0, r3, #1
  40374c:	d02f      	beq.n	4037ae <setvbuf+0x116>
  40374e:	2000      	movs	r0, #0
  403750:	4276      	negs	r6, r6
  403752:	61a6      	str	r6, [r4, #24]
  403754:	60a0      	str	r0, [r4, #8]
  403756:	b003      	add	sp, #12
  403758:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40375c:	9e00      	ldr	r6, [sp, #0]
  40375e:	4630      	mov	r0, r6
  403760:	f7ff fbcc 	bl	402efc <malloc>
  403764:	4607      	mov	r7, r0
  403766:	b368      	cbz	r0, 4037c4 <setvbuf+0x12c>
  403768:	89a3      	ldrh	r3, [r4, #12]
  40376a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40376e:	81a3      	strh	r3, [r4, #12]
  403770:	e7d0      	b.n	403714 <setvbuf+0x7c>
  403772:	2000      	movs	r0, #0
  403774:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403778:	f043 0302 	orr.w	r3, r3, #2
  40377c:	2500      	movs	r5, #0
  40377e:	2101      	movs	r1, #1
  403780:	81a3      	strh	r3, [r4, #12]
  403782:	60a5      	str	r5, [r4, #8]
  403784:	6022      	str	r2, [r4, #0]
  403786:	6122      	str	r2, [r4, #16]
  403788:	6161      	str	r1, [r4, #20]
  40378a:	b003      	add	sp, #12
  40378c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403790:	60a0      	str	r0, [r4, #8]
  403792:	b003      	add	sp, #12
  403794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403798:	6921      	ldr	r1, [r4, #16]
  40379a:	4628      	mov	r0, r5
  40379c:	f003 fe12 	bl	4073c4 <_free_r>
  4037a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4037a4:	e7a3      	b.n	4036ee <setvbuf+0x56>
  4037a6:	4628      	mov	r0, r5
  4037a8:	f003 fd42 	bl	407230 <__sinit>
  4037ac:	e781      	b.n	4036b2 <setvbuf+0x1a>
  4037ae:	60a6      	str	r6, [r4, #8]
  4037b0:	b003      	add	sp, #12
  4037b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4037b6:	4628      	mov	r0, r5
  4037b8:	f003 fd3a 	bl	407230 <__sinit>
  4037bc:	e7ad      	b.n	40371a <setvbuf+0x82>
  4037be:	f04f 30ff 	mov.w	r0, #4294967295
  4037c2:	e7e2      	b.n	40378a <setvbuf+0xf2>
  4037c4:	f8dd 9000 	ldr.w	r9, [sp]
  4037c8:	45b1      	cmp	r9, r6
  4037ca:	d006      	beq.n	4037da <setvbuf+0x142>
  4037cc:	4648      	mov	r0, r9
  4037ce:	f7ff fb95 	bl	402efc <malloc>
  4037d2:	4607      	mov	r7, r0
  4037d4:	b108      	cbz	r0, 4037da <setvbuf+0x142>
  4037d6:	464e      	mov	r6, r9
  4037d8:	e7c6      	b.n	403768 <setvbuf+0xd0>
  4037da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4037de:	f04f 30ff 	mov.w	r0, #4294967295
  4037e2:	e7c7      	b.n	403774 <setvbuf+0xdc>
  4037e4:	20400438 	.word	0x20400438

004037e8 <sprintf>:
  4037e8:	b40e      	push	{r1, r2, r3}
  4037ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4037ec:	b09c      	sub	sp, #112	; 0x70
  4037ee:	ab21      	add	r3, sp, #132	; 0x84
  4037f0:	490f      	ldr	r1, [pc, #60]	; (403830 <sprintf+0x48>)
  4037f2:	f853 2b04 	ldr.w	r2, [r3], #4
  4037f6:	9301      	str	r3, [sp, #4]
  4037f8:	4605      	mov	r5, r0
  4037fa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4037fe:	6808      	ldr	r0, [r1, #0]
  403800:	9502      	str	r5, [sp, #8]
  403802:	f44f 7702 	mov.w	r7, #520	; 0x208
  403806:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40380a:	a902      	add	r1, sp, #8
  40380c:	9506      	str	r5, [sp, #24]
  40380e:	f8ad 7014 	strh.w	r7, [sp, #20]
  403812:	9404      	str	r4, [sp, #16]
  403814:	9407      	str	r4, [sp, #28]
  403816:	f8ad 6016 	strh.w	r6, [sp, #22]
  40381a:	f000 f8df 	bl	4039dc <_svfprintf_r>
  40381e:	9b02      	ldr	r3, [sp, #8]
  403820:	2200      	movs	r2, #0
  403822:	701a      	strb	r2, [r3, #0]
  403824:	b01c      	add	sp, #112	; 0x70
  403826:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40382a:	b003      	add	sp, #12
  40382c:	4770      	bx	lr
  40382e:	bf00      	nop
  403830:	20400438 	.word	0x20400438

00403834 <strcpy>:
  403834:	ea80 0201 	eor.w	r2, r0, r1
  403838:	4684      	mov	ip, r0
  40383a:	f012 0f03 	tst.w	r2, #3
  40383e:	d14f      	bne.n	4038e0 <strcpy+0xac>
  403840:	f011 0f03 	tst.w	r1, #3
  403844:	d132      	bne.n	4038ac <strcpy+0x78>
  403846:	f84d 4d04 	str.w	r4, [sp, #-4]!
  40384a:	f011 0f04 	tst.w	r1, #4
  40384e:	f851 3b04 	ldr.w	r3, [r1], #4
  403852:	d00b      	beq.n	40386c <strcpy+0x38>
  403854:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403858:	439a      	bics	r2, r3
  40385a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40385e:	bf04      	itt	eq
  403860:	f84c 3b04 	streq.w	r3, [ip], #4
  403864:	f851 3b04 	ldreq.w	r3, [r1], #4
  403868:	d116      	bne.n	403898 <strcpy+0x64>
  40386a:	bf00      	nop
  40386c:	f851 4b04 	ldr.w	r4, [r1], #4
  403870:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403874:	439a      	bics	r2, r3
  403876:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40387a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  40387e:	d10b      	bne.n	403898 <strcpy+0x64>
  403880:	f84c 3b04 	str.w	r3, [ip], #4
  403884:	43a2      	bics	r2, r4
  403886:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40388a:	bf04      	itt	eq
  40388c:	f851 3b04 	ldreq.w	r3, [r1], #4
  403890:	f84c 4b04 	streq.w	r4, [ip], #4
  403894:	d0ea      	beq.n	40386c <strcpy+0x38>
  403896:	4623      	mov	r3, r4
  403898:	f80c 3b01 	strb.w	r3, [ip], #1
  40389c:	f013 0fff 	tst.w	r3, #255	; 0xff
  4038a0:	ea4f 2333 	mov.w	r3, r3, ror #8
  4038a4:	d1f8      	bne.n	403898 <strcpy+0x64>
  4038a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4038aa:	4770      	bx	lr
  4038ac:	f011 0f01 	tst.w	r1, #1
  4038b0:	d006      	beq.n	4038c0 <strcpy+0x8c>
  4038b2:	f811 2b01 	ldrb.w	r2, [r1], #1
  4038b6:	f80c 2b01 	strb.w	r2, [ip], #1
  4038ba:	2a00      	cmp	r2, #0
  4038bc:	bf08      	it	eq
  4038be:	4770      	bxeq	lr
  4038c0:	f011 0f02 	tst.w	r1, #2
  4038c4:	d0bf      	beq.n	403846 <strcpy+0x12>
  4038c6:	f831 2b02 	ldrh.w	r2, [r1], #2
  4038ca:	f012 0fff 	tst.w	r2, #255	; 0xff
  4038ce:	bf16      	itet	ne
  4038d0:	f82c 2b02 	strhne.w	r2, [ip], #2
  4038d4:	f88c 2000 	strbeq.w	r2, [ip]
  4038d8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  4038dc:	d1b3      	bne.n	403846 <strcpy+0x12>
  4038de:	4770      	bx	lr
  4038e0:	f811 2b01 	ldrb.w	r2, [r1], #1
  4038e4:	f80c 2b01 	strb.w	r2, [ip], #1
  4038e8:	2a00      	cmp	r2, #0
  4038ea:	d1f9      	bne.n	4038e0 <strcpy+0xac>
  4038ec:	4770      	bx	lr
  4038ee:	bf00      	nop
	...

00403900 <strlen>:
  403900:	f890 f000 	pld	[r0]
  403904:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403908:	f020 0107 	bic.w	r1, r0, #7
  40390c:	f06f 0c00 	mvn.w	ip, #0
  403910:	f010 0407 	ands.w	r4, r0, #7
  403914:	f891 f020 	pld	[r1, #32]
  403918:	f040 8049 	bne.w	4039ae <strlen+0xae>
  40391c:	f04f 0400 	mov.w	r4, #0
  403920:	f06f 0007 	mvn.w	r0, #7
  403924:	e9d1 2300 	ldrd	r2, r3, [r1]
  403928:	f891 f040 	pld	[r1, #64]	; 0x40
  40392c:	f100 0008 	add.w	r0, r0, #8
  403930:	fa82 f24c 	uadd8	r2, r2, ip
  403934:	faa4 f28c 	sel	r2, r4, ip
  403938:	fa83 f34c 	uadd8	r3, r3, ip
  40393c:	faa2 f38c 	sel	r3, r2, ip
  403940:	bb4b      	cbnz	r3, 403996 <strlen+0x96>
  403942:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403946:	fa82 f24c 	uadd8	r2, r2, ip
  40394a:	f100 0008 	add.w	r0, r0, #8
  40394e:	faa4 f28c 	sel	r2, r4, ip
  403952:	fa83 f34c 	uadd8	r3, r3, ip
  403956:	faa2 f38c 	sel	r3, r2, ip
  40395a:	b9e3      	cbnz	r3, 403996 <strlen+0x96>
  40395c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403960:	fa82 f24c 	uadd8	r2, r2, ip
  403964:	f100 0008 	add.w	r0, r0, #8
  403968:	faa4 f28c 	sel	r2, r4, ip
  40396c:	fa83 f34c 	uadd8	r3, r3, ip
  403970:	faa2 f38c 	sel	r3, r2, ip
  403974:	b97b      	cbnz	r3, 403996 <strlen+0x96>
  403976:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40397a:	f101 0120 	add.w	r1, r1, #32
  40397e:	fa82 f24c 	uadd8	r2, r2, ip
  403982:	f100 0008 	add.w	r0, r0, #8
  403986:	faa4 f28c 	sel	r2, r4, ip
  40398a:	fa83 f34c 	uadd8	r3, r3, ip
  40398e:	faa2 f38c 	sel	r3, r2, ip
  403992:	2b00      	cmp	r3, #0
  403994:	d0c6      	beq.n	403924 <strlen+0x24>
  403996:	2a00      	cmp	r2, #0
  403998:	bf04      	itt	eq
  40399a:	3004      	addeq	r0, #4
  40399c:	461a      	moveq	r2, r3
  40399e:	ba12      	rev	r2, r2
  4039a0:	fab2 f282 	clz	r2, r2
  4039a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4039a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4039ac:	4770      	bx	lr
  4039ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4039b2:	f004 0503 	and.w	r5, r4, #3
  4039b6:	f1c4 0000 	rsb	r0, r4, #0
  4039ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4039be:	f014 0f04 	tst.w	r4, #4
  4039c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4039c6:	fa0c f505 	lsl.w	r5, ip, r5
  4039ca:	ea62 0205 	orn	r2, r2, r5
  4039ce:	bf1c      	itt	ne
  4039d0:	ea63 0305 	ornne	r3, r3, r5
  4039d4:	4662      	movne	r2, ip
  4039d6:	f04f 0400 	mov.w	r4, #0
  4039da:	e7a9      	b.n	403930 <strlen+0x30>

004039dc <_svfprintf_r>:
  4039dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039e0:	b0c1      	sub	sp, #260	; 0x104
  4039e2:	460c      	mov	r4, r1
  4039e4:	9109      	str	r1, [sp, #36]	; 0x24
  4039e6:	4615      	mov	r5, r2
  4039e8:	930e      	str	r3, [sp, #56]	; 0x38
  4039ea:	900a      	str	r0, [sp, #40]	; 0x28
  4039ec:	f003 ff88 	bl	407900 <_localeconv_r>
  4039f0:	6803      	ldr	r3, [r0, #0]
  4039f2:	9317      	str	r3, [sp, #92]	; 0x5c
  4039f4:	4618      	mov	r0, r3
  4039f6:	f7ff ff83 	bl	403900 <strlen>
  4039fa:	89a3      	ldrh	r3, [r4, #12]
  4039fc:	9016      	str	r0, [sp, #88]	; 0x58
  4039fe:	061e      	lsls	r6, r3, #24
  403a00:	d503      	bpl.n	403a0a <_svfprintf_r+0x2e>
  403a02:	6923      	ldr	r3, [r4, #16]
  403a04:	2b00      	cmp	r3, #0
  403a06:	f001 8119 	beq.w	404c3c <_svfprintf_r+0x1260>
  403a0a:	2300      	movs	r3, #0
  403a0c:	461a      	mov	r2, r3
  403a0e:	9312      	str	r3, [sp, #72]	; 0x48
  403a10:	9325      	str	r3, [sp, #148]	; 0x94
  403a12:	9324      	str	r3, [sp, #144]	; 0x90
  403a14:	9319      	str	r3, [sp, #100]	; 0x64
  403a16:	930b      	str	r3, [sp, #44]	; 0x2c
  403a18:	f8df a464 	ldr.w	sl, [pc, #1124]	; 403e80 <_svfprintf_r+0x4a4>
  403a1c:	9214      	str	r2, [sp, #80]	; 0x50
  403a1e:	ab30      	add	r3, sp, #192	; 0xc0
  403a20:	9323      	str	r3, [sp, #140]	; 0x8c
  403a22:	4699      	mov	r9, r3
  403a24:	9215      	str	r2, [sp, #84]	; 0x54
  403a26:	46a8      	mov	r8, r5
  403a28:	f898 3000 	ldrb.w	r3, [r8]
  403a2c:	4644      	mov	r4, r8
  403a2e:	b1eb      	cbz	r3, 403a6c <_svfprintf_r+0x90>
  403a30:	2b25      	cmp	r3, #37	; 0x25
  403a32:	d102      	bne.n	403a3a <_svfprintf_r+0x5e>
  403a34:	e01a      	b.n	403a6c <_svfprintf_r+0x90>
  403a36:	2b25      	cmp	r3, #37	; 0x25
  403a38:	d003      	beq.n	403a42 <_svfprintf_r+0x66>
  403a3a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403a3e:	2b00      	cmp	r3, #0
  403a40:	d1f9      	bne.n	403a36 <_svfprintf_r+0x5a>
  403a42:	ebc8 0504 	rsb	r5, r8, r4
  403a46:	b18d      	cbz	r5, 403a6c <_svfprintf_r+0x90>
  403a48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a4a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a4c:	f8c9 8000 	str.w	r8, [r9]
  403a50:	3301      	adds	r3, #1
  403a52:	442a      	add	r2, r5
  403a54:	2b07      	cmp	r3, #7
  403a56:	f8c9 5004 	str.w	r5, [r9, #4]
  403a5a:	9225      	str	r2, [sp, #148]	; 0x94
  403a5c:	9324      	str	r3, [sp, #144]	; 0x90
  403a5e:	f300 80a6 	bgt.w	403bae <_svfprintf_r+0x1d2>
  403a62:	f109 0908 	add.w	r9, r9, #8
  403a66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a68:	442b      	add	r3, r5
  403a6a:	930b      	str	r3, [sp, #44]	; 0x2c
  403a6c:	7823      	ldrb	r3, [r4, #0]
  403a6e:	2b00      	cmp	r3, #0
  403a70:	f000 80a6 	beq.w	403bc0 <_svfprintf_r+0x1e4>
  403a74:	2300      	movs	r3, #0
  403a76:	461a      	mov	r2, r3
  403a78:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403a7c:	4619      	mov	r1, r3
  403a7e:	930c      	str	r3, [sp, #48]	; 0x30
  403a80:	9307      	str	r3, [sp, #28]
  403a82:	f04f 3bff 	mov.w	fp, #4294967295
  403a86:	7863      	ldrb	r3, [r4, #1]
  403a88:	f104 0801 	add.w	r8, r4, #1
  403a8c:	465d      	mov	r5, fp
  403a8e:	f108 0801 	add.w	r8, r8, #1
  403a92:	f1a3 0020 	sub.w	r0, r3, #32
  403a96:	2858      	cmp	r0, #88	; 0x58
  403a98:	f200 8425 	bhi.w	4042e6 <_svfprintf_r+0x90a>
  403a9c:	e8df f010 	tbh	[pc, r0, lsl #1]
  403aa0:	04230388 	.word	0x04230388
  403aa4:	03900423 	.word	0x03900423
  403aa8:	04230423 	.word	0x04230423
  403aac:	04230423 	.word	0x04230423
  403ab0:	04230423 	.word	0x04230423
  403ab4:	03a50397 	.word	0x03a50397
  403ab8:	005d0423 	.word	0x005d0423
  403abc:	042300e2 	.word	0x042300e2
  403ac0:	010500fe 	.word	0x010500fe
  403ac4:	01050105 	.word	0x01050105
  403ac8:	01050105 	.word	0x01050105
  403acc:	01050105 	.word	0x01050105
  403ad0:	01050105 	.word	0x01050105
  403ad4:	04230423 	.word	0x04230423
  403ad8:	04230423 	.word	0x04230423
  403adc:	04230423 	.word	0x04230423
  403ae0:	04230423 	.word	0x04230423
  403ae4:	04230423 	.word	0x04230423
  403ae8:	02810115 	.word	0x02810115
  403aec:	02810423 	.word	0x02810423
  403af0:	04230423 	.word	0x04230423
  403af4:	04230423 	.word	0x04230423
  403af8:	042302c6 	.word	0x042302c6
  403afc:	02cd0423 	.word	0x02cd0423
  403b00:	04230423 	.word	0x04230423
  403b04:	04230423 	.word	0x04230423
  403b08:	02f70423 	.word	0x02f70423
  403b0c:	04230423 	.word	0x04230423
  403b10:	04230325 	.word	0x04230325
  403b14:	04230423 	.word	0x04230423
  403b18:	04230423 	.word	0x04230423
  403b1c:	04230423 	.word	0x04230423
  403b20:	04230423 	.word	0x04230423
  403b24:	03660423 	.word	0x03660423
  403b28:	02810379 	.word	0x02810379
  403b2c:	02810281 	.word	0x02810281
  403b30:	03790381 	.word	0x03790381
  403b34:	04230423 	.word	0x04230423
  403b38:	042303d1 	.word	0x042303d1
  403b3c:	00a303db 	.word	0x00a303db
  403b40:	03ee0064 	.word	0x03ee0064
  403b44:	03f50423 	.word	0x03f50423
  403b48:	03aa0423 	.word	0x03aa0423
  403b4c:	04230423 	.word	0x04230423
  403b50:	03bc      	.short	0x03bc
  403b52:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b54:	930e      	str	r3, [sp, #56]	; 0x38
  403b56:	4240      	negs	r0, r0
  403b58:	900c      	str	r0, [sp, #48]	; 0x30
  403b5a:	9b07      	ldr	r3, [sp, #28]
  403b5c:	f043 0304 	orr.w	r3, r3, #4
  403b60:	9307      	str	r3, [sp, #28]
  403b62:	f898 3000 	ldrb.w	r3, [r8]
  403b66:	e792      	b.n	403a8e <_svfprintf_r+0xb2>
  403b68:	980e      	ldr	r0, [sp, #56]	; 0x38
  403b6a:	46ab      	mov	fp, r5
  403b6c:	2100      	movs	r1, #0
  403b6e:	6804      	ldr	r4, [r0, #0]
  403b70:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403b74:	1d07      	adds	r7, r0, #4
  403b76:	9807      	ldr	r0, [sp, #28]
  403b78:	2330      	movs	r3, #48	; 0x30
  403b7a:	2278      	movs	r2, #120	; 0x78
  403b7c:	458b      	cmp	fp, r1
  403b7e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403b82:	f04f 0500 	mov.w	r5, #0
  403b86:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  403b8a:	f040 0302 	orr.w	r3, r0, #2
  403b8e:	f2c0 83c7 	blt.w	404320 <_svfprintf_r+0x944>
  403b92:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  403b96:	f043 0302 	orr.w	r3, r3, #2
  403b9a:	9307      	str	r3, [sp, #28]
  403b9c:	ea54 0305 	orrs.w	r3, r4, r5
  403ba0:	970e      	str	r7, [sp, #56]	; 0x38
  403ba2:	f000 8393 	beq.w	4042cc <_svfprintf_r+0x8f0>
  403ba6:	460f      	mov	r7, r1
  403ba8:	9211      	str	r2, [sp, #68]	; 0x44
  403baa:	48b3      	ldr	r0, [pc, #716]	; (403e78 <_svfprintf_r+0x49c>)
  403bac:	e2ce      	b.n	40414c <_svfprintf_r+0x770>
  403bae:	aa23      	add	r2, sp, #140	; 0x8c
  403bb0:	9909      	ldr	r1, [sp, #36]	; 0x24
  403bb2:	980a      	ldr	r0, [sp, #40]	; 0x28
  403bb4:	f004 fd12 	bl	4085dc <__ssprint_r>
  403bb8:	b948      	cbnz	r0, 403bce <_svfprintf_r+0x1f2>
  403bba:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403bbe:	e752      	b.n	403a66 <_svfprintf_r+0x8a>
  403bc0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403bc2:	b123      	cbz	r3, 403bce <_svfprintf_r+0x1f2>
  403bc4:	980a      	ldr	r0, [sp, #40]	; 0x28
  403bc6:	9909      	ldr	r1, [sp, #36]	; 0x24
  403bc8:	aa23      	add	r2, sp, #140	; 0x8c
  403bca:	f004 fd07 	bl	4085dc <__ssprint_r>
  403bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bd0:	899b      	ldrh	r3, [r3, #12]
  403bd2:	f013 0f40 	tst.w	r3, #64	; 0x40
  403bd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bd8:	bf18      	it	ne
  403bda:	f04f 33ff 	movne.w	r3, #4294967295
  403bde:	4618      	mov	r0, r3
  403be0:	b041      	add	sp, #260	; 0x104
  403be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403be6:	9311      	str	r3, [sp, #68]	; 0x44
  403be8:	46ab      	mov	fp, r5
  403bea:	2a00      	cmp	r2, #0
  403bec:	f041 8223 	bne.w	405036 <_svfprintf_r+0x165a>
  403bf0:	9a07      	ldr	r2, [sp, #28]
  403bf2:	f012 0320 	ands.w	r3, r2, #32
  403bf6:	f000 822e 	beq.w	404056 <_svfprintf_r+0x67a>
  403bfa:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403bfc:	3707      	adds	r7, #7
  403bfe:	f027 0307 	bic.w	r3, r7, #7
  403c02:	2700      	movs	r7, #0
  403c04:	f103 0108 	add.w	r1, r3, #8
  403c08:	45bb      	cmp	fp, r7
  403c0a:	910e      	str	r1, [sp, #56]	; 0x38
  403c0c:	e9d3 4500 	ldrd	r4, r5, [r3]
  403c10:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403c14:	f2c0 8752 	blt.w	404abc <_svfprintf_r+0x10e0>
  403c18:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  403c1c:	9307      	str	r3, [sp, #28]
  403c1e:	ea54 0305 	orrs.w	r3, r4, r5
  403c22:	f000 8375 	beq.w	404310 <_svfprintf_r+0x934>
  403c26:	ae30      	add	r6, sp, #192	; 0xc0
  403c28:	08e2      	lsrs	r2, r4, #3
  403c2a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403c2e:	08e9      	lsrs	r1, r5, #3
  403c30:	f004 0307 	and.w	r3, r4, #7
  403c34:	460d      	mov	r5, r1
  403c36:	4614      	mov	r4, r2
  403c38:	3330      	adds	r3, #48	; 0x30
  403c3a:	ea54 0205 	orrs.w	r2, r4, r5
  403c3e:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403c42:	d1f1      	bne.n	403c28 <_svfprintf_r+0x24c>
  403c44:	9a07      	ldr	r2, [sp, #28]
  403c46:	07d1      	lsls	r1, r2, #31
  403c48:	f140 8084 	bpl.w	403d54 <_svfprintf_r+0x378>
  403c4c:	2b30      	cmp	r3, #48	; 0x30
  403c4e:	f000 8081 	beq.w	403d54 <_svfprintf_r+0x378>
  403c52:	2230      	movs	r2, #48	; 0x30
  403c54:	1e73      	subs	r3, r6, #1
  403c56:	f806 2c01 	strb.w	r2, [r6, #-1]
  403c5a:	aa30      	add	r2, sp, #192	; 0xc0
  403c5c:	1ad2      	subs	r2, r2, r3
  403c5e:	920d      	str	r2, [sp, #52]	; 0x34
  403c60:	461e      	mov	r6, r3
  403c62:	e07a      	b.n	403d5a <_svfprintf_r+0x37e>
  403c64:	f898 3000 	ldrb.w	r3, [r8]
  403c68:	2b2a      	cmp	r3, #42	; 0x2a
  403c6a:	f108 0401 	add.w	r4, r8, #1
  403c6e:	f001 81b1 	beq.w	404fd4 <_svfprintf_r+0x15f8>
  403c72:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c76:	2809      	cmp	r0, #9
  403c78:	bf98      	it	ls
  403c7a:	2500      	movls	r5, #0
  403c7c:	f201 8164 	bhi.w	404f48 <_svfprintf_r+0x156c>
  403c80:	f814 3b01 	ldrb.w	r3, [r4], #1
  403c84:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  403c88:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  403c8c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c90:	2809      	cmp	r0, #9
  403c92:	d9f5      	bls.n	403c80 <_svfprintf_r+0x2a4>
  403c94:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  403c98:	46a0      	mov	r8, r4
  403c9a:	e6fa      	b.n	403a92 <_svfprintf_r+0xb6>
  403c9c:	9b07      	ldr	r3, [sp, #28]
  403c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403ca2:	9307      	str	r3, [sp, #28]
  403ca4:	f898 3000 	ldrb.w	r3, [r8]
  403ca8:	e6f1      	b.n	403a8e <_svfprintf_r+0xb2>
  403caa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403cae:	2300      	movs	r3, #0
  403cb0:	461c      	mov	r4, r3
  403cb2:	f818 3b01 	ldrb.w	r3, [r8], #1
  403cb6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403cba:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403cbe:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403cc2:	2809      	cmp	r0, #9
  403cc4:	d9f5      	bls.n	403cb2 <_svfprintf_r+0x2d6>
  403cc6:	940c      	str	r4, [sp, #48]	; 0x30
  403cc8:	e6e3      	b.n	403a92 <_svfprintf_r+0xb6>
  403cca:	9311      	str	r3, [sp, #68]	; 0x44
  403ccc:	46ab      	mov	fp, r5
  403cce:	2a00      	cmp	r2, #0
  403cd0:	f041 81c9 	bne.w	405066 <_svfprintf_r+0x168a>
  403cd4:	9b07      	ldr	r3, [sp, #28]
  403cd6:	f043 0310 	orr.w	r3, r3, #16
  403cda:	9307      	str	r3, [sp, #28]
  403cdc:	9b07      	ldr	r3, [sp, #28]
  403cde:	0698      	lsls	r0, r3, #26
  403ce0:	f140 8530 	bpl.w	404744 <_svfprintf_r+0xd68>
  403ce4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403ce6:	3707      	adds	r7, #7
  403ce8:	f027 0707 	bic.w	r7, r7, #7
  403cec:	e9d7 2300 	ldrd	r2, r3, [r7]
  403cf0:	f107 0108 	add.w	r1, r7, #8
  403cf4:	910e      	str	r1, [sp, #56]	; 0x38
  403cf6:	4614      	mov	r4, r2
  403cf8:	461d      	mov	r5, r3
  403cfa:	2a00      	cmp	r2, #0
  403cfc:	f173 0300 	sbcs.w	r3, r3, #0
  403d00:	f2c0 855b 	blt.w	4047ba <_svfprintf_r+0xdde>
  403d04:	f1bb 0f00 	cmp.w	fp, #0
  403d08:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403d0c:	f2c0 8538 	blt.w	404780 <_svfprintf_r+0xda4>
  403d10:	9b07      	ldr	r3, [sp, #28]
  403d12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403d16:	9307      	str	r3, [sp, #28]
  403d18:	ea54 0305 	orrs.w	r3, r4, r5
  403d1c:	f000 81db 	beq.w	4040d6 <_svfprintf_r+0x6fa>
  403d20:	2d00      	cmp	r5, #0
  403d22:	bf08      	it	eq
  403d24:	2c0a      	cmpeq	r4, #10
  403d26:	f0c0 81db 	bcc.w	4040e0 <_svfprintf_r+0x704>
  403d2a:	ae30      	add	r6, sp, #192	; 0xc0
  403d2c:	4620      	mov	r0, r4
  403d2e:	4629      	mov	r1, r5
  403d30:	220a      	movs	r2, #10
  403d32:	2300      	movs	r3, #0
  403d34:	f005 fb2e 	bl	409394 <__aeabi_uldivmod>
  403d38:	3230      	adds	r2, #48	; 0x30
  403d3a:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403d3e:	4620      	mov	r0, r4
  403d40:	4629      	mov	r1, r5
  403d42:	2300      	movs	r3, #0
  403d44:	220a      	movs	r2, #10
  403d46:	f005 fb25 	bl	409394 <__aeabi_uldivmod>
  403d4a:	4604      	mov	r4, r0
  403d4c:	460d      	mov	r5, r1
  403d4e:	ea54 0305 	orrs.w	r3, r4, r5
  403d52:	d1eb      	bne.n	403d2c <_svfprintf_r+0x350>
  403d54:	ab30      	add	r3, sp, #192	; 0xc0
  403d56:	1b9b      	subs	r3, r3, r6
  403d58:	930d      	str	r3, [sp, #52]	; 0x34
  403d5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d5c:	455b      	cmp	r3, fp
  403d5e:	bfb8      	it	lt
  403d60:	465b      	movlt	r3, fp
  403d62:	9308      	str	r3, [sp, #32]
  403d64:	2300      	movs	r3, #0
  403d66:	9313      	str	r3, [sp, #76]	; 0x4c
  403d68:	b117      	cbz	r7, 403d70 <_svfprintf_r+0x394>
  403d6a:	9b08      	ldr	r3, [sp, #32]
  403d6c:	3301      	adds	r3, #1
  403d6e:	9308      	str	r3, [sp, #32]
  403d70:	9b07      	ldr	r3, [sp, #28]
  403d72:	f013 0302 	ands.w	r3, r3, #2
  403d76:	930f      	str	r3, [sp, #60]	; 0x3c
  403d78:	d002      	beq.n	403d80 <_svfprintf_r+0x3a4>
  403d7a:	9b08      	ldr	r3, [sp, #32]
  403d7c:	3302      	adds	r3, #2
  403d7e:	9308      	str	r3, [sp, #32]
  403d80:	9b07      	ldr	r3, [sp, #28]
  403d82:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403d86:	9310      	str	r3, [sp, #64]	; 0x40
  403d88:	f040 82d7 	bne.w	40433a <_svfprintf_r+0x95e>
  403d8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d8e:	9a08      	ldr	r2, [sp, #32]
  403d90:	1a9d      	subs	r5, r3, r2
  403d92:	2d00      	cmp	r5, #0
  403d94:	f340 82d1 	ble.w	40433a <_svfprintf_r+0x95e>
  403d98:	2d10      	cmp	r5, #16
  403d9a:	9925      	ldr	r1, [sp, #148]	; 0x94
  403d9c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403d9e:	4f37      	ldr	r7, [pc, #220]	; (403e7c <_svfprintf_r+0x4a0>)
  403da0:	dd27      	ble.n	403df2 <_svfprintf_r+0x416>
  403da2:	9618      	str	r6, [sp, #96]	; 0x60
  403da4:	4648      	mov	r0, r9
  403da6:	2410      	movs	r4, #16
  403da8:	46b9      	mov	r9, r7
  403daa:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403dac:	462f      	mov	r7, r5
  403dae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403db0:	e004      	b.n	403dbc <_svfprintf_r+0x3e0>
  403db2:	3f10      	subs	r7, #16
  403db4:	2f10      	cmp	r7, #16
  403db6:	f100 0008 	add.w	r0, r0, #8
  403dba:	dd16      	ble.n	403dea <_svfprintf_r+0x40e>
  403dbc:	3201      	adds	r2, #1
  403dbe:	4b2f      	ldr	r3, [pc, #188]	; (403e7c <_svfprintf_r+0x4a0>)
  403dc0:	9224      	str	r2, [sp, #144]	; 0x90
  403dc2:	3110      	adds	r1, #16
  403dc4:	2a07      	cmp	r2, #7
  403dc6:	9125      	str	r1, [sp, #148]	; 0x94
  403dc8:	e880 0018 	stmia.w	r0, {r3, r4}
  403dcc:	ddf1      	ble.n	403db2 <_svfprintf_r+0x3d6>
  403dce:	aa23      	add	r2, sp, #140	; 0x8c
  403dd0:	4631      	mov	r1, r6
  403dd2:	4628      	mov	r0, r5
  403dd4:	f004 fc02 	bl	4085dc <__ssprint_r>
  403dd8:	2800      	cmp	r0, #0
  403dda:	f47f aef8 	bne.w	403bce <_svfprintf_r+0x1f2>
  403dde:	3f10      	subs	r7, #16
  403de0:	2f10      	cmp	r7, #16
  403de2:	9925      	ldr	r1, [sp, #148]	; 0x94
  403de4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403de6:	a830      	add	r0, sp, #192	; 0xc0
  403de8:	dce8      	bgt.n	403dbc <_svfprintf_r+0x3e0>
  403dea:	9e18      	ldr	r6, [sp, #96]	; 0x60
  403dec:	463d      	mov	r5, r7
  403dee:	464f      	mov	r7, r9
  403df0:	4681      	mov	r9, r0
  403df2:	3201      	adds	r2, #1
  403df4:	186c      	adds	r4, r5, r1
  403df6:	2a07      	cmp	r2, #7
  403df8:	9425      	str	r4, [sp, #148]	; 0x94
  403dfa:	9224      	str	r2, [sp, #144]	; 0x90
  403dfc:	f8c9 7000 	str.w	r7, [r9]
  403e00:	f8c9 5004 	str.w	r5, [r9, #4]
  403e04:	f300 8428 	bgt.w	404658 <_svfprintf_r+0xc7c>
  403e08:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403e0c:	f109 0908 	add.w	r9, r9, #8
  403e10:	b177      	cbz	r7, 403e30 <_svfprintf_r+0x454>
  403e12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e14:	3301      	adds	r3, #1
  403e16:	3401      	adds	r4, #1
  403e18:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  403e1c:	2201      	movs	r2, #1
  403e1e:	2b07      	cmp	r3, #7
  403e20:	9425      	str	r4, [sp, #148]	; 0x94
  403e22:	9324      	str	r3, [sp, #144]	; 0x90
  403e24:	e889 0006 	stmia.w	r9, {r1, r2}
  403e28:	f300 83a0 	bgt.w	40456c <_svfprintf_r+0xb90>
  403e2c:	f109 0908 	add.w	r9, r9, #8
  403e30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e32:	b16b      	cbz	r3, 403e50 <_svfprintf_r+0x474>
  403e34:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e36:	3301      	adds	r3, #1
  403e38:	3402      	adds	r4, #2
  403e3a:	a91c      	add	r1, sp, #112	; 0x70
  403e3c:	2202      	movs	r2, #2
  403e3e:	2b07      	cmp	r3, #7
  403e40:	9425      	str	r4, [sp, #148]	; 0x94
  403e42:	9324      	str	r3, [sp, #144]	; 0x90
  403e44:	e889 0006 	stmia.w	r9, {r1, r2}
  403e48:	f300 839c 	bgt.w	404584 <_svfprintf_r+0xba8>
  403e4c:	f109 0908 	add.w	r9, r9, #8
  403e50:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403e52:	2b80      	cmp	r3, #128	; 0x80
  403e54:	f000 82d5 	beq.w	404402 <_svfprintf_r+0xa26>
  403e58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e5a:	ebc3 070b 	rsb	r7, r3, fp
  403e5e:	2f00      	cmp	r7, #0
  403e60:	dd39      	ble.n	403ed6 <_svfprintf_r+0x4fa>
  403e62:	4a07      	ldr	r2, [pc, #28]	; (403e80 <_svfprintf_r+0x4a4>)
  403e64:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e66:	920f      	str	r2, [sp, #60]	; 0x3c
  403e68:	2f10      	cmp	r7, #16
  403e6a:	dd28      	ble.n	403ebe <_svfprintf_r+0x4e2>
  403e6c:	4622      	mov	r2, r4
  403e6e:	f04f 0b10 	mov.w	fp, #16
  403e72:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403e74:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403e76:	e00a      	b.n	403e8e <_svfprintf_r+0x4b2>
  403e78:	00409838 	.word	0x00409838
  403e7c:	00409858 	.word	0x00409858
  403e80:	00409804 	.word	0x00409804
  403e84:	3f10      	subs	r7, #16
  403e86:	2f10      	cmp	r7, #16
  403e88:	f109 0908 	add.w	r9, r9, #8
  403e8c:	dd16      	ble.n	403ebc <_svfprintf_r+0x4e0>
  403e8e:	3301      	adds	r3, #1
  403e90:	3210      	adds	r2, #16
  403e92:	2b07      	cmp	r3, #7
  403e94:	9225      	str	r2, [sp, #148]	; 0x94
  403e96:	9324      	str	r3, [sp, #144]	; 0x90
  403e98:	e889 0c00 	stmia.w	r9, {sl, fp}
  403e9c:	ddf2      	ble.n	403e84 <_svfprintf_r+0x4a8>
  403e9e:	aa23      	add	r2, sp, #140	; 0x8c
  403ea0:	4621      	mov	r1, r4
  403ea2:	4628      	mov	r0, r5
  403ea4:	f004 fb9a 	bl	4085dc <__ssprint_r>
  403ea8:	2800      	cmp	r0, #0
  403eaa:	f47f ae90 	bne.w	403bce <_svfprintf_r+0x1f2>
  403eae:	3f10      	subs	r7, #16
  403eb0:	2f10      	cmp	r7, #16
  403eb2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403eb4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403eb6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403eba:	dce8      	bgt.n	403e8e <_svfprintf_r+0x4b2>
  403ebc:	4614      	mov	r4, r2
  403ebe:	3301      	adds	r3, #1
  403ec0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403ec2:	9324      	str	r3, [sp, #144]	; 0x90
  403ec4:	443c      	add	r4, r7
  403ec6:	2b07      	cmp	r3, #7
  403ec8:	9425      	str	r4, [sp, #148]	; 0x94
  403eca:	e889 0084 	stmia.w	r9, {r2, r7}
  403ece:	f300 8341 	bgt.w	404554 <_svfprintf_r+0xb78>
  403ed2:	f109 0908 	add.w	r9, r9, #8
  403ed6:	9b07      	ldr	r3, [sp, #28]
  403ed8:	05da      	lsls	r2, r3, #23
  403eda:	f100 8230 	bmi.w	40433e <_svfprintf_r+0x962>
  403ede:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ee0:	990d      	ldr	r1, [sp, #52]	; 0x34
  403ee2:	f8c9 6000 	str.w	r6, [r9]
  403ee6:	3301      	adds	r3, #1
  403ee8:	440c      	add	r4, r1
  403eea:	2b07      	cmp	r3, #7
  403eec:	9425      	str	r4, [sp, #148]	; 0x94
  403eee:	f8c9 1004 	str.w	r1, [r9, #4]
  403ef2:	9324      	str	r3, [sp, #144]	; 0x90
  403ef4:	f300 8318 	bgt.w	404528 <_svfprintf_r+0xb4c>
  403ef8:	f109 0908 	add.w	r9, r9, #8
  403efc:	9b07      	ldr	r3, [sp, #28]
  403efe:	0759      	lsls	r1, r3, #29
  403f00:	d53f      	bpl.n	403f82 <_svfprintf_r+0x5a6>
  403f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f04:	9a08      	ldr	r2, [sp, #32]
  403f06:	1a9d      	subs	r5, r3, r2
  403f08:	2d00      	cmp	r5, #0
  403f0a:	dd3a      	ble.n	403f82 <_svfprintf_r+0x5a6>
  403f0c:	2d10      	cmp	r5, #16
  403f0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f10:	4fbc      	ldr	r7, [pc, #752]	; (404204 <_svfprintf_r+0x828>)
  403f12:	dd23      	ble.n	403f5c <_svfprintf_r+0x580>
  403f14:	4622      	mov	r2, r4
  403f16:	2610      	movs	r6, #16
  403f18:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403f1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403f1e:	e004      	b.n	403f2a <_svfprintf_r+0x54e>
  403f20:	3d10      	subs	r5, #16
  403f22:	2d10      	cmp	r5, #16
  403f24:	f109 0908 	add.w	r9, r9, #8
  403f28:	dd17      	ble.n	403f5a <_svfprintf_r+0x57e>
  403f2a:	3301      	adds	r3, #1
  403f2c:	49b5      	ldr	r1, [pc, #724]	; (404204 <_svfprintf_r+0x828>)
  403f2e:	9324      	str	r3, [sp, #144]	; 0x90
  403f30:	3210      	adds	r2, #16
  403f32:	2b07      	cmp	r3, #7
  403f34:	9225      	str	r2, [sp, #148]	; 0x94
  403f36:	e889 0042 	stmia.w	r9, {r1, r6}
  403f3a:	ddf1      	ble.n	403f20 <_svfprintf_r+0x544>
  403f3c:	aa23      	add	r2, sp, #140	; 0x8c
  403f3e:	4621      	mov	r1, r4
  403f40:	4658      	mov	r0, fp
  403f42:	f004 fb4b 	bl	4085dc <__ssprint_r>
  403f46:	2800      	cmp	r0, #0
  403f48:	f47f ae41 	bne.w	403bce <_svfprintf_r+0x1f2>
  403f4c:	3d10      	subs	r5, #16
  403f4e:	2d10      	cmp	r5, #16
  403f50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403f52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f54:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403f58:	dce7      	bgt.n	403f2a <_svfprintf_r+0x54e>
  403f5a:	4614      	mov	r4, r2
  403f5c:	3301      	adds	r3, #1
  403f5e:	442c      	add	r4, r5
  403f60:	2b07      	cmp	r3, #7
  403f62:	9425      	str	r4, [sp, #148]	; 0x94
  403f64:	9324      	str	r3, [sp, #144]	; 0x90
  403f66:	f8c9 7000 	str.w	r7, [r9]
  403f6a:	f8c9 5004 	str.w	r5, [r9, #4]
  403f6e:	dd08      	ble.n	403f82 <_svfprintf_r+0x5a6>
  403f70:	aa23      	add	r2, sp, #140	; 0x8c
  403f72:	9909      	ldr	r1, [sp, #36]	; 0x24
  403f74:	980a      	ldr	r0, [sp, #40]	; 0x28
  403f76:	f004 fb31 	bl	4085dc <__ssprint_r>
  403f7a:	2800      	cmp	r0, #0
  403f7c:	f47f ae27 	bne.w	403bce <_svfprintf_r+0x1f2>
  403f80:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403f86:	9908      	ldr	r1, [sp, #32]
  403f88:	428a      	cmp	r2, r1
  403f8a:	bfac      	ite	ge
  403f8c:	189b      	addge	r3, r3, r2
  403f8e:	185b      	addlt	r3, r3, r1
  403f90:	930b      	str	r3, [sp, #44]	; 0x2c
  403f92:	2c00      	cmp	r4, #0
  403f94:	f040 82d4 	bne.w	404540 <_svfprintf_r+0xb64>
  403f98:	2300      	movs	r3, #0
  403f9a:	9324      	str	r3, [sp, #144]	; 0x90
  403f9c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403fa0:	e542      	b.n	403a28 <_svfprintf_r+0x4c>
  403fa2:	9311      	str	r3, [sp, #68]	; 0x44
  403fa4:	46ab      	mov	fp, r5
  403fa6:	2a00      	cmp	r2, #0
  403fa8:	f041 8059 	bne.w	40505e <_svfprintf_r+0x1682>
  403fac:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403fae:	3707      	adds	r7, #7
  403fb0:	f027 0307 	bic.w	r3, r7, #7
  403fb4:	f103 0208 	add.w	r2, r3, #8
  403fb8:	920e      	str	r2, [sp, #56]	; 0x38
  403fba:	681a      	ldr	r2, [r3, #0]
  403fbc:	9214      	str	r2, [sp, #80]	; 0x50
  403fbe:	685b      	ldr	r3, [r3, #4]
  403fc0:	9315      	str	r3, [sp, #84]	; 0x54
  403fc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403fc4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403fc6:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403fca:	4628      	mov	r0, r5
  403fcc:	4621      	mov	r1, r4
  403fce:	f04f 32ff 	mov.w	r2, #4294967295
  403fd2:	4b8d      	ldr	r3, [pc, #564]	; (404208 <_svfprintf_r+0x82c>)
  403fd4:	f005 f9a0 	bl	409318 <__aeabi_dcmpun>
  403fd8:	2800      	cmp	r0, #0
  403fda:	f040 84c1 	bne.w	404960 <_svfprintf_r+0xf84>
  403fde:	4628      	mov	r0, r5
  403fe0:	4621      	mov	r1, r4
  403fe2:	f04f 32ff 	mov.w	r2, #4294967295
  403fe6:	4b88      	ldr	r3, [pc, #544]	; (404208 <_svfprintf_r+0x82c>)
  403fe8:	f005 f978 	bl	4092dc <__aeabi_dcmple>
  403fec:	2800      	cmp	r0, #0
  403fee:	f040 84b7 	bne.w	404960 <_svfprintf_r+0xf84>
  403ff2:	9814      	ldr	r0, [sp, #80]	; 0x50
  403ff4:	9915      	ldr	r1, [sp, #84]	; 0x54
  403ff6:	2200      	movs	r2, #0
  403ff8:	2300      	movs	r3, #0
  403ffa:	f005 f965 	bl	4092c8 <__aeabi_dcmplt>
  403ffe:	2800      	cmp	r0, #0
  404000:	f040 874b 	bne.w	404e9a <_svfprintf_r+0x14be>
  404004:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404008:	4e80      	ldr	r6, [pc, #512]	; (40420c <_svfprintf_r+0x830>)
  40400a:	4b81      	ldr	r3, [pc, #516]	; (404210 <_svfprintf_r+0x834>)
  40400c:	9907      	ldr	r1, [sp, #28]
  40400e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404012:	9107      	str	r1, [sp, #28]
  404014:	9911      	ldr	r1, [sp, #68]	; 0x44
  404016:	2203      	movs	r2, #3
  404018:	f04f 0b00 	mov.w	fp, #0
  40401c:	9208      	str	r2, [sp, #32]
  40401e:	2947      	cmp	r1, #71	; 0x47
  404020:	bfd8      	it	le
  404022:	461e      	movle	r6, r3
  404024:	920d      	str	r2, [sp, #52]	; 0x34
  404026:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40402a:	e69d      	b.n	403d68 <_svfprintf_r+0x38c>
  40402c:	9b07      	ldr	r3, [sp, #28]
  40402e:	f043 0308 	orr.w	r3, r3, #8
  404032:	9307      	str	r3, [sp, #28]
  404034:	f898 3000 	ldrb.w	r3, [r8]
  404038:	e529      	b.n	403a8e <_svfprintf_r+0xb2>
  40403a:	9311      	str	r3, [sp, #68]	; 0x44
  40403c:	46ab      	mov	fp, r5
  40403e:	2a00      	cmp	r2, #0
  404040:	f041 8009 	bne.w	405056 <_svfprintf_r+0x167a>
  404044:	9b07      	ldr	r3, [sp, #28]
  404046:	f043 0310 	orr.w	r3, r3, #16
  40404a:	9307      	str	r3, [sp, #28]
  40404c:	9a07      	ldr	r2, [sp, #28]
  40404e:	f012 0320 	ands.w	r3, r2, #32
  404052:	f47f add2 	bne.w	403bfa <_svfprintf_r+0x21e>
  404056:	9907      	ldr	r1, [sp, #28]
  404058:	f011 0210 	ands.w	r2, r1, #16
  40405c:	f000 8507 	beq.w	404a6e <_svfprintf_r+0x1092>
  404060:	980e      	ldr	r0, [sp, #56]	; 0x38
  404062:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404066:	f1bb 0f00 	cmp.w	fp, #0
  40406a:	6804      	ldr	r4, [r0, #0]
  40406c:	f100 0704 	add.w	r7, r0, #4
  404070:	f04f 0500 	mov.w	r5, #0
  404074:	f2c0 8521 	blt.w	404aba <_svfprintf_r+0x10de>
  404078:	460a      	mov	r2, r1
  40407a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40407e:	9207      	str	r2, [sp, #28]
  404080:	ea54 0205 	orrs.w	r2, r4, r5
  404084:	970e      	str	r7, [sp, #56]	; 0x38
  404086:	f000 8143 	beq.w	404310 <_svfprintf_r+0x934>
  40408a:	461f      	mov	r7, r3
  40408c:	e5cb      	b.n	403c26 <_svfprintf_r+0x24a>
  40408e:	9311      	str	r3, [sp, #68]	; 0x44
  404090:	46ab      	mov	fp, r5
  404092:	2a00      	cmp	r2, #0
  404094:	f040 87d7 	bne.w	405046 <_svfprintf_r+0x166a>
  404098:	9b07      	ldr	r3, [sp, #28]
  40409a:	f043 0310 	orr.w	r3, r3, #16
  40409e:	9307      	str	r3, [sp, #28]
  4040a0:	9a07      	ldr	r2, [sp, #28]
  4040a2:	f012 0320 	ands.w	r3, r2, #32
  4040a6:	f000 8332 	beq.w	40470e <_svfprintf_r+0xd32>
  4040aa:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4040ac:	3707      	adds	r7, #7
  4040ae:	f027 0307 	bic.w	r3, r7, #7
  4040b2:	2700      	movs	r7, #0
  4040b4:	f103 0108 	add.w	r1, r3, #8
  4040b8:	45bb      	cmp	fp, r7
  4040ba:	910e      	str	r1, [sp, #56]	; 0x38
  4040bc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4040c0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4040c4:	f2c0 835c 	blt.w	404780 <_svfprintf_r+0xda4>
  4040c8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4040cc:	9307      	str	r3, [sp, #28]
  4040ce:	ea54 0305 	orrs.w	r3, r4, r5
  4040d2:	f47f ae25 	bne.w	403d20 <_svfprintf_r+0x344>
  4040d6:	f1bb 0f00 	cmp.w	fp, #0
  4040da:	f000 80fe 	beq.w	4042da <_svfprintf_r+0x8fe>
  4040de:	2400      	movs	r4, #0
  4040e0:	ae40      	add	r6, sp, #256	; 0x100
  4040e2:	3430      	adds	r4, #48	; 0x30
  4040e4:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4040e8:	e634      	b.n	403d54 <_svfprintf_r+0x378>
  4040ea:	9311      	str	r3, [sp, #68]	; 0x44
  4040ec:	46ab      	mov	fp, r5
  4040ee:	2a00      	cmp	r2, #0
  4040f0:	f040 87a5 	bne.w	40503e <_svfprintf_r+0x1662>
  4040f4:	9b07      	ldr	r3, [sp, #28]
  4040f6:	4847      	ldr	r0, [pc, #284]	; (404214 <_svfprintf_r+0x838>)
  4040f8:	069d      	lsls	r5, r3, #26
  4040fa:	f140 8097 	bpl.w	40422c <_svfprintf_r+0x850>
  4040fe:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404100:	3707      	adds	r7, #7
  404102:	f027 0307 	bic.w	r3, r7, #7
  404106:	e9d3 4500 	ldrd	r4, r5, [r3]
  40410a:	f103 0208 	add.w	r2, r3, #8
  40410e:	920e      	str	r2, [sp, #56]	; 0x38
  404110:	9a07      	ldr	r2, [sp, #28]
  404112:	f012 0701 	ands.w	r7, r2, #1
  404116:	f000 8241 	beq.w	40459c <_svfprintf_r+0xbc0>
  40411a:	ea54 0305 	orrs.w	r3, r4, r5
  40411e:	f000 84f5 	beq.w	404b0c <_svfprintf_r+0x1130>
  404122:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404126:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40412a:	2700      	movs	r7, #0
  40412c:	9a07      	ldr	r2, [sp, #28]
  40412e:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404132:	2330      	movs	r3, #48	; 0x30
  404134:	45bb      	cmp	fp, r7
  404136:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40413a:	f042 0302 	orr.w	r3, r2, #2
  40413e:	f2c0 86a9 	blt.w	404e94 <_svfprintf_r+0x14b8>
  404142:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404146:	f043 0302 	orr.w	r3, r3, #2
  40414a:	9307      	str	r3, [sp, #28]
  40414c:	ae30      	add	r6, sp, #192	; 0xc0
  40414e:	0923      	lsrs	r3, r4, #4
  404150:	f004 010f 	and.w	r1, r4, #15
  404154:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404158:	092a      	lsrs	r2, r5, #4
  40415a:	461c      	mov	r4, r3
  40415c:	4615      	mov	r5, r2
  40415e:	5c43      	ldrb	r3, [r0, r1]
  404160:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404164:	ea54 0305 	orrs.w	r3, r4, r5
  404168:	d1f1      	bne.n	40414e <_svfprintf_r+0x772>
  40416a:	e5f3      	b.n	403d54 <_svfprintf_r+0x378>
  40416c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40416e:	9311      	str	r3, [sp, #68]	; 0x44
  404170:	680a      	ldr	r2, [r1, #0]
  404172:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404176:	2300      	movs	r3, #0
  404178:	460a      	mov	r2, r1
  40417a:	461f      	mov	r7, r3
  40417c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404180:	3204      	adds	r2, #4
  404182:	2301      	movs	r3, #1
  404184:	9308      	str	r3, [sp, #32]
  404186:	46bb      	mov	fp, r7
  404188:	9713      	str	r7, [sp, #76]	; 0x4c
  40418a:	920e      	str	r2, [sp, #56]	; 0x38
  40418c:	930d      	str	r3, [sp, #52]	; 0x34
  40418e:	ae26      	add	r6, sp, #152	; 0x98
  404190:	e5ee      	b.n	403d70 <_svfprintf_r+0x394>
  404192:	9311      	str	r3, [sp, #68]	; 0x44
  404194:	46ab      	mov	fp, r5
  404196:	2a00      	cmp	r2, #0
  404198:	f43f ada0 	beq.w	403cdc <_svfprintf_r+0x300>
  40419c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4041a0:	e59c      	b.n	403cdc <_svfprintf_r+0x300>
  4041a2:	9b07      	ldr	r3, [sp, #28]
  4041a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4041a8:	9307      	str	r3, [sp, #28]
  4041aa:	f898 3000 	ldrb.w	r3, [r8]
  4041ae:	e46e      	b.n	403a8e <_svfprintf_r+0xb2>
  4041b0:	f898 3000 	ldrb.w	r3, [r8]
  4041b4:	2900      	cmp	r1, #0
  4041b6:	f47f ac6a 	bne.w	403a8e <_svfprintf_r+0xb2>
  4041ba:	2201      	movs	r2, #1
  4041bc:	2120      	movs	r1, #32
  4041be:	e466      	b.n	403a8e <_svfprintf_r+0xb2>
  4041c0:	9b07      	ldr	r3, [sp, #28]
  4041c2:	f043 0301 	orr.w	r3, r3, #1
  4041c6:	9307      	str	r3, [sp, #28]
  4041c8:	f898 3000 	ldrb.w	r3, [r8]
  4041cc:	e45f      	b.n	403a8e <_svfprintf_r+0xb2>
  4041ce:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4041d0:	6823      	ldr	r3, [r4, #0]
  4041d2:	930c      	str	r3, [sp, #48]	; 0x30
  4041d4:	4618      	mov	r0, r3
  4041d6:	2800      	cmp	r0, #0
  4041d8:	4623      	mov	r3, r4
  4041da:	f103 0304 	add.w	r3, r3, #4
  4041de:	f6ff acb8 	blt.w	403b52 <_svfprintf_r+0x176>
  4041e2:	930e      	str	r3, [sp, #56]	; 0x38
  4041e4:	f898 3000 	ldrb.w	r3, [r8]
  4041e8:	e451      	b.n	403a8e <_svfprintf_r+0xb2>
  4041ea:	f898 3000 	ldrb.w	r3, [r8]
  4041ee:	2201      	movs	r2, #1
  4041f0:	212b      	movs	r1, #43	; 0x2b
  4041f2:	e44c      	b.n	403a8e <_svfprintf_r+0xb2>
  4041f4:	9311      	str	r3, [sp, #68]	; 0x44
  4041f6:	46ab      	mov	fp, r5
  4041f8:	2a00      	cmp	r2, #0
  4041fa:	f43f af51 	beq.w	4040a0 <_svfprintf_r+0x6c4>
  4041fe:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404202:	e74d      	b.n	4040a0 <_svfprintf_r+0x6c4>
  404204:	00409858 	.word	0x00409858
  404208:	7fefffff 	.word	0x7fefffff
  40420c:	00409818 	.word	0x00409818
  404210:	00409814 	.word	0x00409814
  404214:	00409824 	.word	0x00409824
  404218:	9311      	str	r3, [sp, #68]	; 0x44
  40421a:	46ab      	mov	fp, r5
  40421c:	2a00      	cmp	r2, #0
  40421e:	f040 8703 	bne.w	405028 <_svfprintf_r+0x164c>
  404222:	9b07      	ldr	r3, [sp, #28]
  404224:	4899      	ldr	r0, [pc, #612]	; (40448c <_svfprintf_r+0xab0>)
  404226:	069d      	lsls	r5, r3, #26
  404228:	f53f af69 	bmi.w	4040fe <_svfprintf_r+0x722>
  40422c:	9b07      	ldr	r3, [sp, #28]
  40422e:	06dc      	lsls	r4, r3, #27
  404230:	f140 845e 	bpl.w	404af0 <_svfprintf_r+0x1114>
  404234:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404236:	4613      	mov	r3, r2
  404238:	3304      	adds	r3, #4
  40423a:	6814      	ldr	r4, [r2, #0]
  40423c:	930e      	str	r3, [sp, #56]	; 0x38
  40423e:	2500      	movs	r5, #0
  404240:	e766      	b.n	404110 <_svfprintf_r+0x734>
  404242:	f898 3000 	ldrb.w	r3, [r8]
  404246:	2b6c      	cmp	r3, #108	; 0x6c
  404248:	f000 84e1 	beq.w	404c0e <_svfprintf_r+0x1232>
  40424c:	9807      	ldr	r0, [sp, #28]
  40424e:	f040 0010 	orr.w	r0, r0, #16
  404252:	9007      	str	r0, [sp, #28]
  404254:	e41b      	b.n	403a8e <_svfprintf_r+0xb2>
  404256:	2a00      	cmp	r2, #0
  404258:	f040 86db 	bne.w	405012 <_svfprintf_r+0x1636>
  40425c:	9b07      	ldr	r3, [sp, #28]
  40425e:	069b      	lsls	r3, r3, #26
  404260:	f140 842f 	bpl.w	404ac2 <_svfprintf_r+0x10e6>
  404264:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404266:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404268:	6813      	ldr	r3, [r2, #0]
  40426a:	17cd      	asrs	r5, r1, #31
  40426c:	4608      	mov	r0, r1
  40426e:	3204      	adds	r2, #4
  404270:	4629      	mov	r1, r5
  404272:	920e      	str	r2, [sp, #56]	; 0x38
  404274:	e9c3 0100 	strd	r0, r1, [r3]
  404278:	f7ff bbd6 	b.w	403a28 <_svfprintf_r+0x4c>
  40427c:	9b07      	ldr	r3, [sp, #28]
  40427e:	f043 0320 	orr.w	r3, r3, #32
  404282:	9307      	str	r3, [sp, #28]
  404284:	f898 3000 	ldrb.w	r3, [r8]
  404288:	e401      	b.n	403a8e <_svfprintf_r+0xb2>
  40428a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40428c:	9311      	str	r3, [sp, #68]	; 0x44
  40428e:	6816      	ldr	r6, [r2, #0]
  404290:	2400      	movs	r4, #0
  404292:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  404296:	1d17      	adds	r7, r2, #4
  404298:	2e00      	cmp	r6, #0
  40429a:	f000 85bd 	beq.w	404e18 <_svfprintf_r+0x143c>
  40429e:	2d00      	cmp	r5, #0
  4042a0:	f2c0 850f 	blt.w	404cc2 <_svfprintf_r+0x12e6>
  4042a4:	462a      	mov	r2, r5
  4042a6:	4621      	mov	r1, r4
  4042a8:	4630      	mov	r0, r6
  4042aa:	f003 fba1 	bl	4079f0 <memchr>
  4042ae:	2800      	cmp	r0, #0
  4042b0:	f000 8604 	beq.w	404ebc <_svfprintf_r+0x14e0>
  4042b4:	1b83      	subs	r3, r0, r6
  4042b6:	930d      	str	r3, [sp, #52]	; 0x34
  4042b8:	46a3      	mov	fp, r4
  4042ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4042be:	970e      	str	r7, [sp, #56]	; 0x38
  4042c0:	9308      	str	r3, [sp, #32]
  4042c2:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4042c6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4042ca:	e54d      	b.n	403d68 <_svfprintf_r+0x38c>
  4042cc:	486f      	ldr	r0, [pc, #444]	; (40448c <_svfprintf_r+0xab0>)
  4042ce:	9211      	str	r2, [sp, #68]	; 0x44
  4042d0:	f1bb 0f00 	cmp.w	fp, #0
  4042d4:	f040 8173 	bne.w	4045be <_svfprintf_r+0xbe2>
  4042d8:	465f      	mov	r7, fp
  4042da:	f04f 0b00 	mov.w	fp, #0
  4042de:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4042e2:	ae30      	add	r6, sp, #192	; 0xc0
  4042e4:	e539      	b.n	403d5a <_svfprintf_r+0x37e>
  4042e6:	9311      	str	r3, [sp, #68]	; 0x44
  4042e8:	2a00      	cmp	r2, #0
  4042ea:	f040 86b0 	bne.w	40504e <_svfprintf_r+0x1672>
  4042ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4042f0:	2a00      	cmp	r2, #0
  4042f2:	f43f ac65 	beq.w	403bc0 <_svfprintf_r+0x1e4>
  4042f6:	2300      	movs	r3, #0
  4042f8:	2101      	movs	r1, #1
  4042fa:	461f      	mov	r7, r3
  4042fc:	9108      	str	r1, [sp, #32]
  4042fe:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404302:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404306:	469b      	mov	fp, r3
  404308:	9313      	str	r3, [sp, #76]	; 0x4c
  40430a:	910d      	str	r1, [sp, #52]	; 0x34
  40430c:	ae26      	add	r6, sp, #152	; 0x98
  40430e:	e52f      	b.n	403d70 <_svfprintf_r+0x394>
  404310:	f1bb 0f00 	cmp.w	fp, #0
  404314:	f000 85dd 	beq.w	404ed2 <_svfprintf_r+0x14f6>
  404318:	2700      	movs	r7, #0
  40431a:	2400      	movs	r4, #0
  40431c:	2500      	movs	r5, #0
  40431e:	e482      	b.n	403c26 <_svfprintf_r+0x24a>
  404320:	485a      	ldr	r0, [pc, #360]	; (40448c <_svfprintf_r+0xab0>)
  404322:	9307      	str	r3, [sp, #28]
  404324:	9211      	str	r2, [sp, #68]	; 0x44
  404326:	ea54 0305 	orrs.w	r3, r4, r5
  40432a:	970e      	str	r7, [sp, #56]	; 0x38
  40432c:	f04f 0700 	mov.w	r7, #0
  404330:	f47f af0c 	bne.w	40414c <_svfprintf_r+0x770>
  404334:	2400      	movs	r4, #0
  404336:	2500      	movs	r5, #0
  404338:	e708      	b.n	40414c <_svfprintf_r+0x770>
  40433a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40433c:	e568      	b.n	403e10 <_svfprintf_r+0x434>
  40433e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404340:	2b65      	cmp	r3, #101	; 0x65
  404342:	f340 80a9 	ble.w	404498 <_svfprintf_r+0xabc>
  404346:	9814      	ldr	r0, [sp, #80]	; 0x50
  404348:	9915      	ldr	r1, [sp, #84]	; 0x54
  40434a:	2200      	movs	r2, #0
  40434c:	2300      	movs	r3, #0
  40434e:	f004 ffb1 	bl	4092b4 <__aeabi_dcmpeq>
  404352:	2800      	cmp	r0, #0
  404354:	f000 8135 	beq.w	4045c2 <_svfprintf_r+0xbe6>
  404358:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40435a:	4a4d      	ldr	r2, [pc, #308]	; (404490 <_svfprintf_r+0xab4>)
  40435c:	f8c9 2000 	str.w	r2, [r9]
  404360:	3301      	adds	r3, #1
  404362:	3401      	adds	r4, #1
  404364:	2201      	movs	r2, #1
  404366:	2b07      	cmp	r3, #7
  404368:	9425      	str	r4, [sp, #148]	; 0x94
  40436a:	9324      	str	r3, [sp, #144]	; 0x90
  40436c:	f8c9 2004 	str.w	r2, [r9, #4]
  404370:	f300 83e6 	bgt.w	404b40 <_svfprintf_r+0x1164>
  404374:	f109 0908 	add.w	r9, r9, #8
  404378:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40437a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40437c:	4293      	cmp	r3, r2
  40437e:	db03      	blt.n	404388 <_svfprintf_r+0x9ac>
  404380:	9b07      	ldr	r3, [sp, #28]
  404382:	07db      	lsls	r3, r3, #31
  404384:	f57f adba 	bpl.w	403efc <_svfprintf_r+0x520>
  404388:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40438a:	9916      	ldr	r1, [sp, #88]	; 0x58
  40438c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40438e:	f8c9 2000 	str.w	r2, [r9]
  404392:	3301      	adds	r3, #1
  404394:	440c      	add	r4, r1
  404396:	2b07      	cmp	r3, #7
  404398:	9425      	str	r4, [sp, #148]	; 0x94
  40439a:	f8c9 1004 	str.w	r1, [r9, #4]
  40439e:	9324      	str	r3, [sp, #144]	; 0x90
  4043a0:	f300 843f 	bgt.w	404c22 <_svfprintf_r+0x1246>
  4043a4:	f109 0908 	add.w	r9, r9, #8
  4043a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4043aa:	1e5d      	subs	r5, r3, #1
  4043ac:	2d00      	cmp	r5, #0
  4043ae:	f77f ada5 	ble.w	403efc <_svfprintf_r+0x520>
  4043b2:	4a38      	ldr	r2, [pc, #224]	; (404494 <_svfprintf_r+0xab8>)
  4043b4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043b6:	920f      	str	r2, [sp, #60]	; 0x3c
  4043b8:	2d10      	cmp	r5, #16
  4043ba:	f340 81e6 	ble.w	40478a <_svfprintf_r+0xdae>
  4043be:	2610      	movs	r6, #16
  4043c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4043c2:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4043c6:	e005      	b.n	4043d4 <_svfprintf_r+0x9f8>
  4043c8:	f109 0908 	add.w	r9, r9, #8
  4043cc:	3d10      	subs	r5, #16
  4043ce:	2d10      	cmp	r5, #16
  4043d0:	f340 81db 	ble.w	40478a <_svfprintf_r+0xdae>
  4043d4:	3301      	adds	r3, #1
  4043d6:	3410      	adds	r4, #16
  4043d8:	2b07      	cmp	r3, #7
  4043da:	9425      	str	r4, [sp, #148]	; 0x94
  4043dc:	9324      	str	r3, [sp, #144]	; 0x90
  4043de:	f8c9 a000 	str.w	sl, [r9]
  4043e2:	f8c9 6004 	str.w	r6, [r9, #4]
  4043e6:	ddef      	ble.n	4043c8 <_svfprintf_r+0x9ec>
  4043e8:	aa23      	add	r2, sp, #140	; 0x8c
  4043ea:	4659      	mov	r1, fp
  4043ec:	4638      	mov	r0, r7
  4043ee:	f004 f8f5 	bl	4085dc <__ssprint_r>
  4043f2:	2800      	cmp	r0, #0
  4043f4:	f47f abeb 	bne.w	403bce <_svfprintf_r+0x1f2>
  4043f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4043fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043fc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404400:	e7e4      	b.n	4043cc <_svfprintf_r+0x9f0>
  404402:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404404:	9a08      	ldr	r2, [sp, #32]
  404406:	1a9f      	subs	r7, r3, r2
  404408:	2f00      	cmp	r7, #0
  40440a:	f77f ad25 	ble.w	403e58 <_svfprintf_r+0x47c>
  40440e:	4a21      	ldr	r2, [pc, #132]	; (404494 <_svfprintf_r+0xab8>)
  404410:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404412:	920f      	str	r2, [sp, #60]	; 0x3c
  404414:	2f10      	cmp	r7, #16
  404416:	dd2b      	ble.n	404470 <_svfprintf_r+0xa94>
  404418:	464a      	mov	r2, r9
  40441a:	4621      	mov	r1, r4
  40441c:	46b9      	mov	r9, r7
  40441e:	2510      	movs	r5, #16
  404420:	4637      	mov	r7, r6
  404422:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404424:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404426:	e006      	b.n	404436 <_svfprintf_r+0xa5a>
  404428:	f1a9 0910 	sub.w	r9, r9, #16
  40442c:	f1b9 0f10 	cmp.w	r9, #16
  404430:	f102 0208 	add.w	r2, r2, #8
  404434:	dd18      	ble.n	404468 <_svfprintf_r+0xa8c>
  404436:	3301      	adds	r3, #1
  404438:	3110      	adds	r1, #16
  40443a:	2b07      	cmp	r3, #7
  40443c:	9125      	str	r1, [sp, #148]	; 0x94
  40443e:	9324      	str	r3, [sp, #144]	; 0x90
  404440:	f8c2 a000 	str.w	sl, [r2]
  404444:	6055      	str	r5, [r2, #4]
  404446:	ddef      	ble.n	404428 <_svfprintf_r+0xa4c>
  404448:	aa23      	add	r2, sp, #140	; 0x8c
  40444a:	4631      	mov	r1, r6
  40444c:	4620      	mov	r0, r4
  40444e:	f004 f8c5 	bl	4085dc <__ssprint_r>
  404452:	2800      	cmp	r0, #0
  404454:	f47f abbb 	bne.w	403bce <_svfprintf_r+0x1f2>
  404458:	f1a9 0910 	sub.w	r9, r9, #16
  40445c:	f1b9 0f10 	cmp.w	r9, #16
  404460:	9925      	ldr	r1, [sp, #148]	; 0x94
  404462:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404464:	aa30      	add	r2, sp, #192	; 0xc0
  404466:	dce6      	bgt.n	404436 <_svfprintf_r+0xa5a>
  404468:	463e      	mov	r6, r7
  40446a:	460c      	mov	r4, r1
  40446c:	464f      	mov	r7, r9
  40446e:	4691      	mov	r9, r2
  404470:	3301      	adds	r3, #1
  404472:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404474:	9324      	str	r3, [sp, #144]	; 0x90
  404476:	443c      	add	r4, r7
  404478:	2b07      	cmp	r3, #7
  40447a:	9425      	str	r4, [sp, #148]	; 0x94
  40447c:	e889 0084 	stmia.w	r9, {r2, r7}
  404480:	f300 8245 	bgt.w	40490e <_svfprintf_r+0xf32>
  404484:	f109 0908 	add.w	r9, r9, #8
  404488:	e4e6      	b.n	403e58 <_svfprintf_r+0x47c>
  40448a:	bf00      	nop
  40448c:	00409838 	.word	0x00409838
  404490:	00409854 	.word	0x00409854
  404494:	00409804 	.word	0x00409804
  404498:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40449a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40449c:	2b01      	cmp	r3, #1
  40449e:	f340 8208 	ble.w	4048b2 <_svfprintf_r+0xed6>
  4044a2:	3501      	adds	r5, #1
  4044a4:	3401      	adds	r4, #1
  4044a6:	2301      	movs	r3, #1
  4044a8:	2d07      	cmp	r5, #7
  4044aa:	9425      	str	r4, [sp, #148]	; 0x94
  4044ac:	9524      	str	r5, [sp, #144]	; 0x90
  4044ae:	f8c9 6000 	str.w	r6, [r9]
  4044b2:	f8c9 3004 	str.w	r3, [r9, #4]
  4044b6:	f300 820d 	bgt.w	4048d4 <_svfprintf_r+0xef8>
  4044ba:	f109 0908 	add.w	r9, r9, #8
  4044be:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4044c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4044c2:	f8c9 3000 	str.w	r3, [r9]
  4044c6:	3501      	adds	r5, #1
  4044c8:	4414      	add	r4, r2
  4044ca:	2d07      	cmp	r5, #7
  4044cc:	9425      	str	r4, [sp, #148]	; 0x94
  4044ce:	9524      	str	r5, [sp, #144]	; 0x90
  4044d0:	f8c9 2004 	str.w	r2, [r9, #4]
  4044d4:	f300 820e 	bgt.w	4048f4 <_svfprintf_r+0xf18>
  4044d8:	f109 0908 	add.w	r9, r9, #8
  4044dc:	2300      	movs	r3, #0
  4044de:	9814      	ldr	r0, [sp, #80]	; 0x50
  4044e0:	9915      	ldr	r1, [sp, #84]	; 0x54
  4044e2:	2200      	movs	r2, #0
  4044e4:	f004 fee6 	bl	4092b4 <__aeabi_dcmpeq>
  4044e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044ea:	2800      	cmp	r0, #0
  4044ec:	f040 80c3 	bne.w	404676 <_svfprintf_r+0xc9a>
  4044f0:	3b01      	subs	r3, #1
  4044f2:	3501      	adds	r5, #1
  4044f4:	3601      	adds	r6, #1
  4044f6:	441c      	add	r4, r3
  4044f8:	2d07      	cmp	r5, #7
  4044fa:	9524      	str	r5, [sp, #144]	; 0x90
  4044fc:	9425      	str	r4, [sp, #148]	; 0x94
  4044fe:	f8c9 6000 	str.w	r6, [r9]
  404502:	f8c9 3004 	str.w	r3, [r9, #4]
  404506:	f300 80f5 	bgt.w	4046f4 <_svfprintf_r+0xd18>
  40450a:	f109 0908 	add.w	r9, r9, #8
  40450e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404510:	f8c9 2004 	str.w	r2, [r9, #4]
  404514:	3501      	adds	r5, #1
  404516:	4414      	add	r4, r2
  404518:	ab1f      	add	r3, sp, #124	; 0x7c
  40451a:	2d07      	cmp	r5, #7
  40451c:	9425      	str	r4, [sp, #148]	; 0x94
  40451e:	9524      	str	r5, [sp, #144]	; 0x90
  404520:	f8c9 3000 	str.w	r3, [r9]
  404524:	f77f ace8 	ble.w	403ef8 <_svfprintf_r+0x51c>
  404528:	aa23      	add	r2, sp, #140	; 0x8c
  40452a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40452c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40452e:	f004 f855 	bl	4085dc <__ssprint_r>
  404532:	2800      	cmp	r0, #0
  404534:	f47f ab4b 	bne.w	403bce <_svfprintf_r+0x1f2>
  404538:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40453a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40453e:	e4dd      	b.n	403efc <_svfprintf_r+0x520>
  404540:	aa23      	add	r2, sp, #140	; 0x8c
  404542:	9909      	ldr	r1, [sp, #36]	; 0x24
  404544:	980a      	ldr	r0, [sp, #40]	; 0x28
  404546:	f004 f849 	bl	4085dc <__ssprint_r>
  40454a:	2800      	cmp	r0, #0
  40454c:	f43f ad24 	beq.w	403f98 <_svfprintf_r+0x5bc>
  404550:	f7ff bb3d 	b.w	403bce <_svfprintf_r+0x1f2>
  404554:	aa23      	add	r2, sp, #140	; 0x8c
  404556:	9909      	ldr	r1, [sp, #36]	; 0x24
  404558:	980a      	ldr	r0, [sp, #40]	; 0x28
  40455a:	f004 f83f 	bl	4085dc <__ssprint_r>
  40455e:	2800      	cmp	r0, #0
  404560:	f47f ab35 	bne.w	403bce <_svfprintf_r+0x1f2>
  404564:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404566:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40456a:	e4b4      	b.n	403ed6 <_svfprintf_r+0x4fa>
  40456c:	aa23      	add	r2, sp, #140	; 0x8c
  40456e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404570:	980a      	ldr	r0, [sp, #40]	; 0x28
  404572:	f004 f833 	bl	4085dc <__ssprint_r>
  404576:	2800      	cmp	r0, #0
  404578:	f47f ab29 	bne.w	403bce <_svfprintf_r+0x1f2>
  40457c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40457e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404582:	e455      	b.n	403e30 <_svfprintf_r+0x454>
  404584:	aa23      	add	r2, sp, #140	; 0x8c
  404586:	9909      	ldr	r1, [sp, #36]	; 0x24
  404588:	980a      	ldr	r0, [sp, #40]	; 0x28
  40458a:	f004 f827 	bl	4085dc <__ssprint_r>
  40458e:	2800      	cmp	r0, #0
  404590:	f47f ab1d 	bne.w	403bce <_svfprintf_r+0x1f2>
  404594:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404596:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40459a:	e459      	b.n	403e50 <_svfprintf_r+0x474>
  40459c:	f1bb 0f00 	cmp.w	fp, #0
  4045a0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4045a4:	f2c0 82d8 	blt.w	404b58 <_svfprintf_r+0x117c>
  4045a8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4045ac:	9307      	str	r3, [sp, #28]
  4045ae:	ea54 0305 	orrs.w	r3, r4, r5
  4045b2:	f47f adcb 	bne.w	40414c <_svfprintf_r+0x770>
  4045b6:	f1bb 0f00 	cmp.w	fp, #0
  4045ba:	f43f ae8d 	beq.w	4042d8 <_svfprintf_r+0x8fc>
  4045be:	2700      	movs	r7, #0
  4045c0:	e6b8      	b.n	404334 <_svfprintf_r+0x958>
  4045c2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4045c4:	2d00      	cmp	r5, #0
  4045c6:	f340 82ca 	ble.w	404b5e <_svfprintf_r+0x1182>
  4045ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4045ce:	4293      	cmp	r3, r2
  4045d0:	bfa8      	it	ge
  4045d2:	4613      	movge	r3, r2
  4045d4:	2b00      	cmp	r3, #0
  4045d6:	461d      	mov	r5, r3
  4045d8:	dd0d      	ble.n	4045f6 <_svfprintf_r+0xc1a>
  4045da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045dc:	f8c9 6000 	str.w	r6, [r9]
  4045e0:	3301      	adds	r3, #1
  4045e2:	442c      	add	r4, r5
  4045e4:	2b07      	cmp	r3, #7
  4045e6:	9425      	str	r4, [sp, #148]	; 0x94
  4045e8:	f8c9 5004 	str.w	r5, [r9, #4]
  4045ec:	9324      	str	r3, [sp, #144]	; 0x90
  4045ee:	f300 839c 	bgt.w	404d2a <_svfprintf_r+0x134e>
  4045f2:	f109 0908 	add.w	r9, r9, #8
  4045f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045f8:	2d00      	cmp	r5, #0
  4045fa:	bfa8      	it	ge
  4045fc:	1b5b      	subge	r3, r3, r5
  4045fe:	2b00      	cmp	r3, #0
  404600:	461d      	mov	r5, r3
  404602:	f340 80f6 	ble.w	4047f2 <_svfprintf_r+0xe16>
  404606:	4aba      	ldr	r2, [pc, #744]	; (4048f0 <_svfprintf_r+0xf14>)
  404608:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40460a:	920f      	str	r2, [sp, #60]	; 0x3c
  40460c:	2d10      	cmp	r5, #16
  40460e:	f340 828a 	ble.w	404b26 <_svfprintf_r+0x114a>
  404612:	4622      	mov	r2, r4
  404614:	2710      	movs	r7, #16
  404616:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40461a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40461c:	e005      	b.n	40462a <_svfprintf_r+0xc4e>
  40461e:	f109 0908 	add.w	r9, r9, #8
  404622:	3d10      	subs	r5, #16
  404624:	2d10      	cmp	r5, #16
  404626:	f340 827d 	ble.w	404b24 <_svfprintf_r+0x1148>
  40462a:	3301      	adds	r3, #1
  40462c:	3210      	adds	r2, #16
  40462e:	2b07      	cmp	r3, #7
  404630:	9225      	str	r2, [sp, #148]	; 0x94
  404632:	9324      	str	r3, [sp, #144]	; 0x90
  404634:	f8c9 a000 	str.w	sl, [r9]
  404638:	f8c9 7004 	str.w	r7, [r9, #4]
  40463c:	ddef      	ble.n	40461e <_svfprintf_r+0xc42>
  40463e:	aa23      	add	r2, sp, #140	; 0x8c
  404640:	4621      	mov	r1, r4
  404642:	4658      	mov	r0, fp
  404644:	f003 ffca 	bl	4085dc <__ssprint_r>
  404648:	2800      	cmp	r0, #0
  40464a:	f47f aac0 	bne.w	403bce <_svfprintf_r+0x1f2>
  40464e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404650:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404652:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404656:	e7e4      	b.n	404622 <_svfprintf_r+0xc46>
  404658:	aa23      	add	r2, sp, #140	; 0x8c
  40465a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40465c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40465e:	f003 ffbd 	bl	4085dc <__ssprint_r>
  404662:	2800      	cmp	r0, #0
  404664:	f47f aab3 	bne.w	403bce <_svfprintf_r+0x1f2>
  404668:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40466c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40466e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404672:	f7ff bbcd 	b.w	403e10 <_svfprintf_r+0x434>
  404676:	1e5e      	subs	r6, r3, #1
  404678:	2e00      	cmp	r6, #0
  40467a:	f77f af48 	ble.w	40450e <_svfprintf_r+0xb32>
  40467e:	4b9c      	ldr	r3, [pc, #624]	; (4048f0 <_svfprintf_r+0xf14>)
  404680:	930f      	str	r3, [sp, #60]	; 0x3c
  404682:	2e10      	cmp	r6, #16
  404684:	dd2c      	ble.n	4046e0 <_svfprintf_r+0xd04>
  404686:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  40468a:	2710      	movs	r7, #16
  40468c:	46b0      	mov	r8, r6
  40468e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404692:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404694:	e006      	b.n	4046a4 <_svfprintf_r+0xcc8>
  404696:	f1a8 0810 	sub.w	r8, r8, #16
  40469a:	f1b8 0f10 	cmp.w	r8, #16
  40469e:	f109 0908 	add.w	r9, r9, #8
  4046a2:	dd1a      	ble.n	4046da <_svfprintf_r+0xcfe>
  4046a4:	3501      	adds	r5, #1
  4046a6:	3410      	adds	r4, #16
  4046a8:	2d07      	cmp	r5, #7
  4046aa:	9425      	str	r4, [sp, #148]	; 0x94
  4046ac:	9524      	str	r5, [sp, #144]	; 0x90
  4046ae:	f8c9 a000 	str.w	sl, [r9]
  4046b2:	f8c9 7004 	str.w	r7, [r9, #4]
  4046b6:	ddee      	ble.n	404696 <_svfprintf_r+0xcba>
  4046b8:	aa23      	add	r2, sp, #140	; 0x8c
  4046ba:	4631      	mov	r1, r6
  4046bc:	4658      	mov	r0, fp
  4046be:	f003 ff8d 	bl	4085dc <__ssprint_r>
  4046c2:	2800      	cmp	r0, #0
  4046c4:	f47f aa83 	bne.w	403bce <_svfprintf_r+0x1f2>
  4046c8:	f1a8 0810 	sub.w	r8, r8, #16
  4046cc:	f1b8 0f10 	cmp.w	r8, #16
  4046d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4046d2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4046d4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4046d8:	dce4      	bgt.n	4046a4 <_svfprintf_r+0xcc8>
  4046da:	4646      	mov	r6, r8
  4046dc:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4046e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046e2:	3501      	adds	r5, #1
  4046e4:	4434      	add	r4, r6
  4046e6:	2d07      	cmp	r5, #7
  4046e8:	9425      	str	r4, [sp, #148]	; 0x94
  4046ea:	9524      	str	r5, [sp, #144]	; 0x90
  4046ec:	e889 0048 	stmia.w	r9, {r3, r6}
  4046f0:	f77f af0b 	ble.w	40450a <_svfprintf_r+0xb2e>
  4046f4:	aa23      	add	r2, sp, #140	; 0x8c
  4046f6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4046f8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4046fa:	f003 ff6f 	bl	4085dc <__ssprint_r>
  4046fe:	2800      	cmp	r0, #0
  404700:	f47f aa65 	bne.w	403bce <_svfprintf_r+0x1f2>
  404704:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404706:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404708:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40470c:	e6ff      	b.n	40450e <_svfprintf_r+0xb32>
  40470e:	9907      	ldr	r1, [sp, #28]
  404710:	f011 0210 	ands.w	r2, r1, #16
  404714:	f000 8108 	beq.w	404928 <_svfprintf_r+0xf4c>
  404718:	980e      	ldr	r0, [sp, #56]	; 0x38
  40471a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40471e:	f1bb 0f00 	cmp.w	fp, #0
  404722:	6804      	ldr	r4, [r0, #0]
  404724:	f100 0704 	add.w	r7, r0, #4
  404728:	f04f 0500 	mov.w	r5, #0
  40472c:	db26      	blt.n	40477c <_svfprintf_r+0xda0>
  40472e:	460a      	mov	r2, r1
  404730:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404734:	9207      	str	r2, [sp, #28]
  404736:	ea54 0205 	orrs.w	r2, r4, r5
  40473a:	970e      	str	r7, [sp, #56]	; 0x38
  40473c:	461f      	mov	r7, r3
  40473e:	f47f aaef 	bne.w	403d20 <_svfprintf_r+0x344>
  404742:	e4c8      	b.n	4040d6 <_svfprintf_r+0x6fa>
  404744:	9b07      	ldr	r3, [sp, #28]
  404746:	06d9      	lsls	r1, r3, #27
  404748:	d42a      	bmi.n	4047a0 <_svfprintf_r+0xdc4>
  40474a:	9b07      	ldr	r3, [sp, #28]
  40474c:	065a      	lsls	r2, r3, #25
  40474e:	d527      	bpl.n	4047a0 <_svfprintf_r+0xdc4>
  404750:	990e      	ldr	r1, [sp, #56]	; 0x38
  404752:	f9b1 4000 	ldrsh.w	r4, [r1]
  404756:	3104      	adds	r1, #4
  404758:	17e5      	asrs	r5, r4, #31
  40475a:	4622      	mov	r2, r4
  40475c:	462b      	mov	r3, r5
  40475e:	910e      	str	r1, [sp, #56]	; 0x38
  404760:	f7ff bacb 	b.w	403cfa <_svfprintf_r+0x31e>
  404764:	990e      	ldr	r1, [sp, #56]	; 0x38
  404766:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40476a:	f1bb 0f00 	cmp.w	fp, #0
  40476e:	680c      	ldr	r4, [r1, #0]
  404770:	f101 0704 	add.w	r7, r1, #4
  404774:	f04f 0500 	mov.w	r5, #0
  404778:	f280 8247 	bge.w	404c0a <_svfprintf_r+0x122e>
  40477c:	970e      	str	r7, [sp, #56]	; 0x38
  40477e:	461f      	mov	r7, r3
  404780:	ea54 0305 	orrs.w	r3, r4, r5
  404784:	f47f aacc 	bne.w	403d20 <_svfprintf_r+0x344>
  404788:	e4aa      	b.n	4040e0 <_svfprintf_r+0x704>
  40478a:	3301      	adds	r3, #1
  40478c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40478e:	9324      	str	r3, [sp, #144]	; 0x90
  404790:	442c      	add	r4, r5
  404792:	2b07      	cmp	r3, #7
  404794:	9425      	str	r4, [sp, #148]	; 0x94
  404796:	e889 0024 	stmia.w	r9, {r2, r5}
  40479a:	f77f abad 	ble.w	403ef8 <_svfprintf_r+0x51c>
  40479e:	e6c3      	b.n	404528 <_svfprintf_r+0xb4c>
  4047a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4047a2:	6814      	ldr	r4, [r2, #0]
  4047a4:	4613      	mov	r3, r2
  4047a6:	3304      	adds	r3, #4
  4047a8:	17e5      	asrs	r5, r4, #31
  4047aa:	4622      	mov	r2, r4
  4047ac:	930e      	str	r3, [sp, #56]	; 0x38
  4047ae:	2a00      	cmp	r2, #0
  4047b0:	462b      	mov	r3, r5
  4047b2:	f173 0300 	sbcs.w	r3, r3, #0
  4047b6:	f6bf aaa5 	bge.w	403d04 <_svfprintf_r+0x328>
  4047ba:	4264      	negs	r4, r4
  4047bc:	f04f 072d 	mov.w	r7, #45	; 0x2d
  4047c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4047c4:	f1bb 0f00 	cmp.w	fp, #0
  4047c8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4047cc:	f6ff aaa8 	blt.w	403d20 <_svfprintf_r+0x344>
  4047d0:	9b07      	ldr	r3, [sp, #28]
  4047d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4047d6:	9307      	str	r3, [sp, #28]
  4047d8:	f7ff baa2 	b.w	403d20 <_svfprintf_r+0x344>
  4047dc:	aa23      	add	r2, sp, #140	; 0x8c
  4047de:	9909      	ldr	r1, [sp, #36]	; 0x24
  4047e0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4047e2:	f003 fefb 	bl	4085dc <__ssprint_r>
  4047e6:	2800      	cmp	r0, #0
  4047e8:	f47f a9f1 	bne.w	403bce <_svfprintf_r+0x1f2>
  4047ec:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4047ee:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4047f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4047f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4047f6:	4432      	add	r2, r6
  4047f8:	4617      	mov	r7, r2
  4047fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4047fc:	4293      	cmp	r3, r2
  4047fe:	db47      	blt.n	404890 <_svfprintf_r+0xeb4>
  404800:	9a07      	ldr	r2, [sp, #28]
  404802:	07d5      	lsls	r5, r2, #31
  404804:	d444      	bmi.n	404890 <_svfprintf_r+0xeb4>
  404806:	9912      	ldr	r1, [sp, #72]	; 0x48
  404808:	440e      	add	r6, r1
  40480a:	1bf5      	subs	r5, r6, r7
  40480c:	1acb      	subs	r3, r1, r3
  40480e:	429d      	cmp	r5, r3
  404810:	bfa8      	it	ge
  404812:	461d      	movge	r5, r3
  404814:	2d00      	cmp	r5, #0
  404816:	462e      	mov	r6, r5
  404818:	dd0d      	ble.n	404836 <_svfprintf_r+0xe5a>
  40481a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40481c:	f8c9 7000 	str.w	r7, [r9]
  404820:	3201      	adds	r2, #1
  404822:	442c      	add	r4, r5
  404824:	2a07      	cmp	r2, #7
  404826:	9425      	str	r4, [sp, #148]	; 0x94
  404828:	f8c9 5004 	str.w	r5, [r9, #4]
  40482c:	9224      	str	r2, [sp, #144]	; 0x90
  40482e:	f300 830b 	bgt.w	404e48 <_svfprintf_r+0x146c>
  404832:	f109 0908 	add.w	r9, r9, #8
  404836:	2e00      	cmp	r6, #0
  404838:	bfac      	ite	ge
  40483a:	1b9d      	subge	r5, r3, r6
  40483c:	461d      	movlt	r5, r3
  40483e:	2d00      	cmp	r5, #0
  404840:	f77f ab5c 	ble.w	403efc <_svfprintf_r+0x520>
  404844:	4a2a      	ldr	r2, [pc, #168]	; (4048f0 <_svfprintf_r+0xf14>)
  404846:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404848:	920f      	str	r2, [sp, #60]	; 0x3c
  40484a:	2d10      	cmp	r5, #16
  40484c:	dd9d      	ble.n	40478a <_svfprintf_r+0xdae>
  40484e:	2610      	movs	r6, #16
  404850:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404852:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404856:	e004      	b.n	404862 <_svfprintf_r+0xe86>
  404858:	f109 0908 	add.w	r9, r9, #8
  40485c:	3d10      	subs	r5, #16
  40485e:	2d10      	cmp	r5, #16
  404860:	dd93      	ble.n	40478a <_svfprintf_r+0xdae>
  404862:	3301      	adds	r3, #1
  404864:	3410      	adds	r4, #16
  404866:	2b07      	cmp	r3, #7
  404868:	9425      	str	r4, [sp, #148]	; 0x94
  40486a:	9324      	str	r3, [sp, #144]	; 0x90
  40486c:	f8c9 a000 	str.w	sl, [r9]
  404870:	f8c9 6004 	str.w	r6, [r9, #4]
  404874:	ddf0      	ble.n	404858 <_svfprintf_r+0xe7c>
  404876:	aa23      	add	r2, sp, #140	; 0x8c
  404878:	4659      	mov	r1, fp
  40487a:	4638      	mov	r0, r7
  40487c:	f003 feae 	bl	4085dc <__ssprint_r>
  404880:	2800      	cmp	r0, #0
  404882:	f47f a9a4 	bne.w	403bce <_svfprintf_r+0x1f2>
  404886:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404888:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40488a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40488e:	e7e5      	b.n	40485c <_svfprintf_r+0xe80>
  404890:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404892:	9816      	ldr	r0, [sp, #88]	; 0x58
  404894:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404896:	f8c9 1000 	str.w	r1, [r9]
  40489a:	3201      	adds	r2, #1
  40489c:	4404      	add	r4, r0
  40489e:	2a07      	cmp	r2, #7
  4048a0:	9425      	str	r4, [sp, #148]	; 0x94
  4048a2:	f8c9 0004 	str.w	r0, [r9, #4]
  4048a6:	9224      	str	r2, [sp, #144]	; 0x90
  4048a8:	f300 82a9 	bgt.w	404dfe <_svfprintf_r+0x1422>
  4048ac:	f109 0908 	add.w	r9, r9, #8
  4048b0:	e7a9      	b.n	404806 <_svfprintf_r+0xe2a>
  4048b2:	9b07      	ldr	r3, [sp, #28]
  4048b4:	07d8      	lsls	r0, r3, #31
  4048b6:	f53f adf4 	bmi.w	4044a2 <_svfprintf_r+0xac6>
  4048ba:	3501      	adds	r5, #1
  4048bc:	3401      	adds	r4, #1
  4048be:	2301      	movs	r3, #1
  4048c0:	2d07      	cmp	r5, #7
  4048c2:	9425      	str	r4, [sp, #148]	; 0x94
  4048c4:	9524      	str	r5, [sp, #144]	; 0x90
  4048c6:	f8c9 6000 	str.w	r6, [r9]
  4048ca:	f8c9 3004 	str.w	r3, [r9, #4]
  4048ce:	f77f ae1c 	ble.w	40450a <_svfprintf_r+0xb2e>
  4048d2:	e70f      	b.n	4046f4 <_svfprintf_r+0xd18>
  4048d4:	aa23      	add	r2, sp, #140	; 0x8c
  4048d6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4048d8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4048da:	f003 fe7f 	bl	4085dc <__ssprint_r>
  4048de:	2800      	cmp	r0, #0
  4048e0:	f47f a975 	bne.w	403bce <_svfprintf_r+0x1f2>
  4048e4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048e6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4048e8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4048ec:	e5e7      	b.n	4044be <_svfprintf_r+0xae2>
  4048ee:	bf00      	nop
  4048f0:	00409804 	.word	0x00409804
  4048f4:	aa23      	add	r2, sp, #140	; 0x8c
  4048f6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4048f8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4048fa:	f003 fe6f 	bl	4085dc <__ssprint_r>
  4048fe:	2800      	cmp	r0, #0
  404900:	f47f a965 	bne.w	403bce <_svfprintf_r+0x1f2>
  404904:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404906:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404908:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40490c:	e5e6      	b.n	4044dc <_svfprintf_r+0xb00>
  40490e:	aa23      	add	r2, sp, #140	; 0x8c
  404910:	9909      	ldr	r1, [sp, #36]	; 0x24
  404912:	980a      	ldr	r0, [sp, #40]	; 0x28
  404914:	f003 fe62 	bl	4085dc <__ssprint_r>
  404918:	2800      	cmp	r0, #0
  40491a:	f47f a958 	bne.w	403bce <_svfprintf_r+0x1f2>
  40491e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404920:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404924:	f7ff ba98 	b.w	403e58 <_svfprintf_r+0x47c>
  404928:	9907      	ldr	r1, [sp, #28]
  40492a:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  40492e:	f43f af19 	beq.w	404764 <_svfprintf_r+0xd88>
  404932:	980e      	ldr	r0, [sp, #56]	; 0x38
  404934:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404938:	f1bb 0f00 	cmp.w	fp, #0
  40493c:	8804      	ldrh	r4, [r0, #0]
  40493e:	f100 0704 	add.w	r7, r0, #4
  404942:	f04f 0500 	mov.w	r5, #0
  404946:	f2c0 81b9 	blt.w	404cbc <_svfprintf_r+0x12e0>
  40494a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40494e:	9307      	str	r3, [sp, #28]
  404950:	ea54 0305 	orrs.w	r3, r4, r5
  404954:	970e      	str	r7, [sp, #56]	; 0x38
  404956:	4617      	mov	r7, r2
  404958:	f47f a9e2 	bne.w	403d20 <_svfprintf_r+0x344>
  40495c:	f7ff bbbb 	b.w	4040d6 <_svfprintf_r+0x6fa>
  404960:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404962:	4622      	mov	r2, r4
  404964:	4620      	mov	r0, r4
  404966:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404968:	4623      	mov	r3, r4
  40496a:	4621      	mov	r1, r4
  40496c:	f004 fcd4 	bl	409318 <__aeabi_dcmpun>
  404970:	2800      	cmp	r0, #0
  404972:	f040 8317 	bne.w	404fa4 <_svfprintf_r+0x15c8>
  404976:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404978:	f1bb 3fff 	cmp.w	fp, #4294967295
  40497c:	f023 0320 	bic.w	r3, r3, #32
  404980:	930d      	str	r3, [sp, #52]	; 0x34
  404982:	f000 8270 	beq.w	404e66 <_svfprintf_r+0x148a>
  404986:	2b47      	cmp	r3, #71	; 0x47
  404988:	f000 8192 	beq.w	404cb0 <_svfprintf_r+0x12d4>
  40498c:	9b07      	ldr	r3, [sp, #28]
  40498e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404992:	9310      	str	r3, [sp, #64]	; 0x40
  404994:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404996:	1e1f      	subs	r7, r3, #0
  404998:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40499a:	9308      	str	r3, [sp, #32]
  40499c:	bfbb      	ittet	lt
  40499e:	463b      	movlt	r3, r7
  4049a0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4049a4:	2300      	movge	r3, #0
  4049a6:	232d      	movlt	r3, #45	; 0x2d
  4049a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4049aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4049ac:	2b66      	cmp	r3, #102	; 0x66
  4049ae:	f000 825d 	beq.w	404e6c <_svfprintf_r+0x1490>
  4049b2:	2b46      	cmp	r3, #70	; 0x46
  4049b4:	f000 8151 	beq.w	404c5a <_svfprintf_r+0x127e>
  4049b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4049ba:	9a08      	ldr	r2, [sp, #32]
  4049bc:	2b45      	cmp	r3, #69	; 0x45
  4049be:	a821      	add	r0, sp, #132	; 0x84
  4049c0:	a91e      	add	r1, sp, #120	; 0x78
  4049c2:	bf0c      	ite	eq
  4049c4:	f10b 0501 	addeq.w	r5, fp, #1
  4049c8:	465d      	movne	r5, fp
  4049ca:	9004      	str	r0, [sp, #16]
  4049cc:	9103      	str	r1, [sp, #12]
  4049ce:	a81d      	add	r0, sp, #116	; 0x74
  4049d0:	2102      	movs	r1, #2
  4049d2:	463b      	mov	r3, r7
  4049d4:	9002      	str	r0, [sp, #8]
  4049d6:	9501      	str	r5, [sp, #4]
  4049d8:	9100      	str	r1, [sp, #0]
  4049da:	980a      	ldr	r0, [sp, #40]	; 0x28
  4049dc:	f001 fbc4 	bl	406168 <_dtoa_r>
  4049e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4049e2:	2b67      	cmp	r3, #103	; 0x67
  4049e4:	4606      	mov	r6, r0
  4049e6:	f040 8290 	bne.w	404f0a <_svfprintf_r+0x152e>
  4049ea:	9b07      	ldr	r3, [sp, #28]
  4049ec:	07da      	lsls	r2, r3, #31
  4049ee:	f140 82af 	bpl.w	404f50 <_svfprintf_r+0x1574>
  4049f2:	1974      	adds	r4, r6, r5
  4049f4:	9808      	ldr	r0, [sp, #32]
  4049f6:	4639      	mov	r1, r7
  4049f8:	2200      	movs	r2, #0
  4049fa:	2300      	movs	r3, #0
  4049fc:	f004 fc5a 	bl	4092b4 <__aeabi_dcmpeq>
  404a00:	2800      	cmp	r0, #0
  404a02:	f040 8190 	bne.w	404d26 <_svfprintf_r+0x134a>
  404a06:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404a08:	429c      	cmp	r4, r3
  404a0a:	d906      	bls.n	404a1a <_svfprintf_r+0x103e>
  404a0c:	2130      	movs	r1, #48	; 0x30
  404a0e:	1c5a      	adds	r2, r3, #1
  404a10:	9221      	str	r2, [sp, #132]	; 0x84
  404a12:	7019      	strb	r1, [r3, #0]
  404a14:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404a16:	429c      	cmp	r4, r3
  404a18:	d8f9      	bhi.n	404a0e <_svfprintf_r+0x1032>
  404a1a:	1b9b      	subs	r3, r3, r6
  404a1c:	9312      	str	r3, [sp, #72]	; 0x48
  404a1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a20:	2b47      	cmp	r3, #71	; 0x47
  404a22:	f000 8179 	beq.w	404d18 <_svfprintf_r+0x133c>
  404a26:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404a28:	2b65      	cmp	r3, #101	; 0x65
  404a2a:	f340 827d 	ble.w	404f28 <_svfprintf_r+0x154c>
  404a2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404a30:	2b66      	cmp	r3, #102	; 0x66
  404a32:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404a34:	9313      	str	r3, [sp, #76]	; 0x4c
  404a36:	f000 825b 	beq.w	404ef0 <_svfprintf_r+0x1514>
  404a3a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404a3c:	9912      	ldr	r1, [sp, #72]	; 0x48
  404a3e:	428a      	cmp	r2, r1
  404a40:	f2c0 8230 	blt.w	404ea4 <_svfprintf_r+0x14c8>
  404a44:	9b07      	ldr	r3, [sp, #28]
  404a46:	07d9      	lsls	r1, r3, #31
  404a48:	f100 8284 	bmi.w	404f54 <_svfprintf_r+0x1578>
  404a4c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404a50:	920d      	str	r2, [sp, #52]	; 0x34
  404a52:	2267      	movs	r2, #103	; 0x67
  404a54:	9211      	str	r2, [sp, #68]	; 0x44
  404a56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a58:	2a00      	cmp	r2, #0
  404a5a:	f040 8153 	bne.w	404d04 <_svfprintf_r+0x1328>
  404a5e:	9308      	str	r3, [sp, #32]
  404a60:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404a62:	9307      	str	r3, [sp, #28]
  404a64:	4693      	mov	fp, r2
  404a66:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404a6a:	f7ff b97d 	b.w	403d68 <_svfprintf_r+0x38c>
  404a6e:	9907      	ldr	r1, [sp, #28]
  404a70:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  404a74:	d015      	beq.n	404aa2 <_svfprintf_r+0x10c6>
  404a76:	980e      	ldr	r0, [sp, #56]	; 0x38
  404a78:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404a7c:	f1bb 0f00 	cmp.w	fp, #0
  404a80:	8804      	ldrh	r4, [r0, #0]
  404a82:	f100 0704 	add.w	r7, r0, #4
  404a86:	f04f 0500 	mov.w	r5, #0
  404a8a:	db16      	blt.n	404aba <_svfprintf_r+0x10de>
  404a8c:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  404a90:	9307      	str	r3, [sp, #28]
  404a92:	ea54 0305 	orrs.w	r3, r4, r5
  404a96:	970e      	str	r7, [sp, #56]	; 0x38
  404a98:	f43f ac3a 	beq.w	404310 <_svfprintf_r+0x934>
  404a9c:	4617      	mov	r7, r2
  404a9e:	f7ff b8c2 	b.w	403c26 <_svfprintf_r+0x24a>
  404aa2:	990e      	ldr	r1, [sp, #56]	; 0x38
  404aa4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404aa8:	f1bb 0f00 	cmp.w	fp, #0
  404aac:	680c      	ldr	r4, [r1, #0]
  404aae:	f101 0704 	add.w	r7, r1, #4
  404ab2:	f04f 0500 	mov.w	r5, #0
  404ab6:	f280 80a5 	bge.w	404c04 <_svfprintf_r+0x1228>
  404aba:	970e      	str	r7, [sp, #56]	; 0x38
  404abc:	2700      	movs	r7, #0
  404abe:	f7ff b8b2 	b.w	403c26 <_svfprintf_r+0x24a>
  404ac2:	9b07      	ldr	r3, [sp, #28]
  404ac4:	06df      	lsls	r7, r3, #27
  404ac6:	d40b      	bmi.n	404ae0 <_svfprintf_r+0x1104>
  404ac8:	9b07      	ldr	r3, [sp, #28]
  404aca:	065e      	lsls	r6, r3, #25
  404acc:	d508      	bpl.n	404ae0 <_svfprintf_r+0x1104>
  404ace:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404ad0:	6813      	ldr	r3, [r2, #0]
  404ad2:	3204      	adds	r2, #4
  404ad4:	920e      	str	r2, [sp, #56]	; 0x38
  404ad6:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404ada:	801a      	strh	r2, [r3, #0]
  404adc:	f7fe bfa4 	b.w	403a28 <_svfprintf_r+0x4c>
  404ae0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404ae2:	6813      	ldr	r3, [r2, #0]
  404ae4:	3204      	adds	r2, #4
  404ae6:	920e      	str	r2, [sp, #56]	; 0x38
  404ae8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404aea:	601a      	str	r2, [r3, #0]
  404aec:	f7fe bf9c 	b.w	403a28 <_svfprintf_r+0x4c>
  404af0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404af2:	9b07      	ldr	r3, [sp, #28]
  404af4:	f013 0f40 	tst.w	r3, #64	; 0x40
  404af8:	4613      	mov	r3, r2
  404afa:	f103 0304 	add.w	r3, r3, #4
  404afe:	bf0c      	ite	eq
  404b00:	6814      	ldreq	r4, [r2, #0]
  404b02:	8814      	ldrhne	r4, [r2, #0]
  404b04:	930e      	str	r3, [sp, #56]	; 0x38
  404b06:	2500      	movs	r5, #0
  404b08:	f7ff bb02 	b.w	404110 <_svfprintf_r+0x734>
  404b0c:	2700      	movs	r7, #0
  404b0e:	45bb      	cmp	fp, r7
  404b10:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404b14:	f6ff ac0e 	blt.w	404334 <_svfprintf_r+0x958>
  404b18:	9b07      	ldr	r3, [sp, #28]
  404b1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404b1e:	9307      	str	r3, [sp, #28]
  404b20:	f7ff bbd6 	b.w	4042d0 <_svfprintf_r+0x8f4>
  404b24:	4614      	mov	r4, r2
  404b26:	3301      	adds	r3, #1
  404b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404b2a:	9324      	str	r3, [sp, #144]	; 0x90
  404b2c:	442c      	add	r4, r5
  404b2e:	2b07      	cmp	r3, #7
  404b30:	9425      	str	r4, [sp, #148]	; 0x94
  404b32:	e889 0024 	stmia.w	r9, {r2, r5}
  404b36:	f73f ae51 	bgt.w	4047dc <_svfprintf_r+0xe00>
  404b3a:	f109 0908 	add.w	r9, r9, #8
  404b3e:	e658      	b.n	4047f2 <_svfprintf_r+0xe16>
  404b40:	aa23      	add	r2, sp, #140	; 0x8c
  404b42:	9909      	ldr	r1, [sp, #36]	; 0x24
  404b44:	980a      	ldr	r0, [sp, #40]	; 0x28
  404b46:	f003 fd49 	bl	4085dc <__ssprint_r>
  404b4a:	2800      	cmp	r0, #0
  404b4c:	f47f a83f 	bne.w	403bce <_svfprintf_r+0x1f2>
  404b50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b52:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b56:	e40f      	b.n	404378 <_svfprintf_r+0x99c>
  404b58:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404b5a:	f7ff bbe4 	b.w	404326 <_svfprintf_r+0x94a>
  404b5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b60:	4ab5      	ldr	r2, [pc, #724]	; (404e38 <_svfprintf_r+0x145c>)
  404b62:	f8c9 2000 	str.w	r2, [r9]
  404b66:	3301      	adds	r3, #1
  404b68:	3401      	adds	r4, #1
  404b6a:	2201      	movs	r2, #1
  404b6c:	2b07      	cmp	r3, #7
  404b6e:	9425      	str	r4, [sp, #148]	; 0x94
  404b70:	9324      	str	r3, [sp, #144]	; 0x90
  404b72:	f8c9 2004 	str.w	r2, [r9, #4]
  404b76:	f300 808e 	bgt.w	404c96 <_svfprintf_r+0x12ba>
  404b7a:	f109 0908 	add.w	r9, r9, #8
  404b7e:	b92d      	cbnz	r5, 404b8c <_svfprintf_r+0x11b0>
  404b80:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b82:	b91b      	cbnz	r3, 404b8c <_svfprintf_r+0x11b0>
  404b84:	9b07      	ldr	r3, [sp, #28]
  404b86:	07df      	lsls	r7, r3, #31
  404b88:	f57f a9b8 	bpl.w	403efc <_svfprintf_r+0x520>
  404b8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b8e:	9916      	ldr	r1, [sp, #88]	; 0x58
  404b90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404b92:	f8c9 2000 	str.w	r2, [r9]
  404b96:	3301      	adds	r3, #1
  404b98:	440c      	add	r4, r1
  404b9a:	2b07      	cmp	r3, #7
  404b9c:	9425      	str	r4, [sp, #148]	; 0x94
  404b9e:	f8c9 1004 	str.w	r1, [r9, #4]
  404ba2:	9324      	str	r3, [sp, #144]	; 0x90
  404ba4:	f300 81c2 	bgt.w	404f2c <_svfprintf_r+0x1550>
  404ba8:	f109 0908 	add.w	r9, r9, #8
  404bac:	426d      	negs	r5, r5
  404bae:	2d00      	cmp	r5, #0
  404bb0:	f340 809b 	ble.w	404cea <_svfprintf_r+0x130e>
  404bb4:	4aa1      	ldr	r2, [pc, #644]	; (404e3c <_svfprintf_r+0x1460>)
  404bb6:	920f      	str	r2, [sp, #60]	; 0x3c
  404bb8:	2d10      	cmp	r5, #16
  404bba:	f340 80c3 	ble.w	404d44 <_svfprintf_r+0x1368>
  404bbe:	4622      	mov	r2, r4
  404bc0:	2710      	movs	r7, #16
  404bc2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404bc6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404bc8:	e005      	b.n	404bd6 <_svfprintf_r+0x11fa>
  404bca:	f109 0908 	add.w	r9, r9, #8
  404bce:	3d10      	subs	r5, #16
  404bd0:	2d10      	cmp	r5, #16
  404bd2:	f340 80b6 	ble.w	404d42 <_svfprintf_r+0x1366>
  404bd6:	3301      	adds	r3, #1
  404bd8:	3210      	adds	r2, #16
  404bda:	2b07      	cmp	r3, #7
  404bdc:	9225      	str	r2, [sp, #148]	; 0x94
  404bde:	9324      	str	r3, [sp, #144]	; 0x90
  404be0:	f8c9 a000 	str.w	sl, [r9]
  404be4:	f8c9 7004 	str.w	r7, [r9, #4]
  404be8:	ddef      	ble.n	404bca <_svfprintf_r+0x11ee>
  404bea:	aa23      	add	r2, sp, #140	; 0x8c
  404bec:	4621      	mov	r1, r4
  404bee:	4658      	mov	r0, fp
  404bf0:	f003 fcf4 	bl	4085dc <__ssprint_r>
  404bf4:	2800      	cmp	r0, #0
  404bf6:	f47e afea 	bne.w	403bce <_svfprintf_r+0x1f2>
  404bfa:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404bfc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bfe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c02:	e7e4      	b.n	404bce <_svfprintf_r+0x11f2>
  404c04:	9a07      	ldr	r2, [sp, #28]
  404c06:	f7ff ba38 	b.w	40407a <_svfprintf_r+0x69e>
  404c0a:	9a07      	ldr	r2, [sp, #28]
  404c0c:	e590      	b.n	404730 <_svfprintf_r+0xd54>
  404c0e:	9b07      	ldr	r3, [sp, #28]
  404c10:	f043 0320 	orr.w	r3, r3, #32
  404c14:	9307      	str	r3, [sp, #28]
  404c16:	f108 0801 	add.w	r8, r8, #1
  404c1a:	f898 3000 	ldrb.w	r3, [r8]
  404c1e:	f7fe bf36 	b.w	403a8e <_svfprintf_r+0xb2>
  404c22:	aa23      	add	r2, sp, #140	; 0x8c
  404c24:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c26:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c28:	f003 fcd8 	bl	4085dc <__ssprint_r>
  404c2c:	2800      	cmp	r0, #0
  404c2e:	f47e afce 	bne.w	403bce <_svfprintf_r+0x1f2>
  404c32:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c34:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c38:	f7ff bbb6 	b.w	4043a8 <_svfprintf_r+0x9cc>
  404c3c:	2140      	movs	r1, #64	; 0x40
  404c3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c40:	f7fe f96c 	bl	402f1c <_malloc_r>
  404c44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404c46:	6010      	str	r0, [r2, #0]
  404c48:	6110      	str	r0, [r2, #16]
  404c4a:	2800      	cmp	r0, #0
  404c4c:	f000 81e5 	beq.w	40501a <_svfprintf_r+0x163e>
  404c50:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404c52:	2340      	movs	r3, #64	; 0x40
  404c54:	6153      	str	r3, [r2, #20]
  404c56:	f7fe bed8 	b.w	403a0a <_svfprintf_r+0x2e>
  404c5a:	a821      	add	r0, sp, #132	; 0x84
  404c5c:	a91e      	add	r1, sp, #120	; 0x78
  404c5e:	9004      	str	r0, [sp, #16]
  404c60:	9103      	str	r1, [sp, #12]
  404c62:	a81d      	add	r0, sp, #116	; 0x74
  404c64:	2103      	movs	r1, #3
  404c66:	9002      	str	r0, [sp, #8]
  404c68:	9a08      	ldr	r2, [sp, #32]
  404c6a:	f8cd b004 	str.w	fp, [sp, #4]
  404c6e:	463b      	mov	r3, r7
  404c70:	9100      	str	r1, [sp, #0]
  404c72:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c74:	f001 fa78 	bl	406168 <_dtoa_r>
  404c78:	465d      	mov	r5, fp
  404c7a:	4606      	mov	r6, r0
  404c7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c7e:	2b46      	cmp	r3, #70	; 0x46
  404c80:	eb06 0405 	add.w	r4, r6, r5
  404c84:	f47f aeb6 	bne.w	4049f4 <_svfprintf_r+0x1018>
  404c88:	7833      	ldrb	r3, [r6, #0]
  404c8a:	2b30      	cmp	r3, #48	; 0x30
  404c8c:	f000 817c 	beq.w	404f88 <_svfprintf_r+0x15ac>
  404c90:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404c92:	442c      	add	r4, r5
  404c94:	e6ae      	b.n	4049f4 <_svfprintf_r+0x1018>
  404c96:	aa23      	add	r2, sp, #140	; 0x8c
  404c98:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c9a:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c9c:	f003 fc9e 	bl	4085dc <__ssprint_r>
  404ca0:	2800      	cmp	r0, #0
  404ca2:	f47e af94 	bne.w	403bce <_svfprintf_r+0x1f2>
  404ca6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404ca8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404caa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404cae:	e766      	b.n	404b7e <_svfprintf_r+0x11a2>
  404cb0:	f1bb 0f00 	cmp.w	fp, #0
  404cb4:	bf08      	it	eq
  404cb6:	f04f 0b01 	moveq.w	fp, #1
  404cba:	e667      	b.n	40498c <_svfprintf_r+0xfb0>
  404cbc:	970e      	str	r7, [sp, #56]	; 0x38
  404cbe:	4617      	mov	r7, r2
  404cc0:	e55e      	b.n	404780 <_svfprintf_r+0xda4>
  404cc2:	4630      	mov	r0, r6
  404cc4:	f7fe fe1c 	bl	403900 <strlen>
  404cc8:	46a3      	mov	fp, r4
  404cca:	4603      	mov	r3, r0
  404ccc:	900d      	str	r0, [sp, #52]	; 0x34
  404cce:	f7ff baf4 	b.w	4042ba <_svfprintf_r+0x8de>
  404cd2:	aa23      	add	r2, sp, #140	; 0x8c
  404cd4:	9909      	ldr	r1, [sp, #36]	; 0x24
  404cd6:	980a      	ldr	r0, [sp, #40]	; 0x28
  404cd8:	f003 fc80 	bl	4085dc <__ssprint_r>
  404cdc:	2800      	cmp	r0, #0
  404cde:	f47e af76 	bne.w	403bce <_svfprintf_r+0x1f2>
  404ce2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ce4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ce6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404cea:	9912      	ldr	r1, [sp, #72]	; 0x48
  404cec:	f8c9 6000 	str.w	r6, [r9]
  404cf0:	3301      	adds	r3, #1
  404cf2:	440c      	add	r4, r1
  404cf4:	2b07      	cmp	r3, #7
  404cf6:	9425      	str	r4, [sp, #148]	; 0x94
  404cf8:	9324      	str	r3, [sp, #144]	; 0x90
  404cfa:	f8c9 1004 	str.w	r1, [r9, #4]
  404cfe:	f77f a8fb 	ble.w	403ef8 <_svfprintf_r+0x51c>
  404d02:	e411      	b.n	404528 <_svfprintf_r+0xb4c>
  404d04:	272d      	movs	r7, #45	; 0x2d
  404d06:	9308      	str	r3, [sp, #32]
  404d08:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404d0a:	9307      	str	r3, [sp, #28]
  404d0c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404d10:	f04f 0b00 	mov.w	fp, #0
  404d14:	f7ff b829 	b.w	403d6a <_svfprintf_r+0x38e>
  404d18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404d1a:	1cdd      	adds	r5, r3, #3
  404d1c:	db1e      	blt.n	404d5c <_svfprintf_r+0x1380>
  404d1e:	459b      	cmp	fp, r3
  404d20:	db1c      	blt.n	404d5c <_svfprintf_r+0x1380>
  404d22:	9313      	str	r3, [sp, #76]	; 0x4c
  404d24:	e689      	b.n	404a3a <_svfprintf_r+0x105e>
  404d26:	4623      	mov	r3, r4
  404d28:	e677      	b.n	404a1a <_svfprintf_r+0x103e>
  404d2a:	aa23      	add	r2, sp, #140	; 0x8c
  404d2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d30:	f003 fc54 	bl	4085dc <__ssprint_r>
  404d34:	2800      	cmp	r0, #0
  404d36:	f47e af4a 	bne.w	403bce <_svfprintf_r+0x1f2>
  404d3a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d3c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d40:	e459      	b.n	4045f6 <_svfprintf_r+0xc1a>
  404d42:	4614      	mov	r4, r2
  404d44:	3301      	adds	r3, #1
  404d46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d48:	9324      	str	r3, [sp, #144]	; 0x90
  404d4a:	442c      	add	r4, r5
  404d4c:	2b07      	cmp	r3, #7
  404d4e:	9425      	str	r4, [sp, #148]	; 0x94
  404d50:	e889 0024 	stmia.w	r9, {r2, r5}
  404d54:	dcbd      	bgt.n	404cd2 <_svfprintf_r+0x12f6>
  404d56:	f109 0908 	add.w	r9, r9, #8
  404d5a:	e7c6      	b.n	404cea <_svfprintf_r+0x130e>
  404d5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d5e:	3a02      	subs	r2, #2
  404d60:	9211      	str	r2, [sp, #68]	; 0x44
  404d62:	3b01      	subs	r3, #1
  404d64:	2b00      	cmp	r3, #0
  404d66:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404d6a:	931d      	str	r3, [sp, #116]	; 0x74
  404d6c:	bfb8      	it	lt
  404d6e:	425b      	neglt	r3, r3
  404d70:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  404d74:	bfb4      	ite	lt
  404d76:	222d      	movlt	r2, #45	; 0x2d
  404d78:	222b      	movge	r2, #43	; 0x2b
  404d7a:	2b09      	cmp	r3, #9
  404d7c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  404d80:	f340 80f1 	ble.w	404f66 <_svfprintf_r+0x158a>
  404d84:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  404d88:	4604      	mov	r4, r0
  404d8a:	4a2d      	ldr	r2, [pc, #180]	; (404e40 <_svfprintf_r+0x1464>)
  404d8c:	fb82 2103 	smull	r2, r1, r2, r3
  404d90:	17da      	asrs	r2, r3, #31
  404d92:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  404d96:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  404d9a:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  404d9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
  404da2:	2a09      	cmp	r2, #9
  404da4:	4613      	mov	r3, r2
  404da6:	f804 1d01 	strb.w	r1, [r4, #-1]!
  404daa:	dcee      	bgt.n	404d8a <_svfprintf_r+0x13ae>
  404dac:	4621      	mov	r1, r4
  404dae:	3330      	adds	r3, #48	; 0x30
  404db0:	b2da      	uxtb	r2, r3
  404db2:	f801 2d01 	strb.w	r2, [r1, #-1]!
  404db6:	4288      	cmp	r0, r1
  404db8:	f240 813a 	bls.w	405030 <_svfprintf_r+0x1654>
  404dbc:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  404dc0:	4623      	mov	r3, r4
  404dc2:	e001      	b.n	404dc8 <_svfprintf_r+0x13ec>
  404dc4:	f813 2b01 	ldrb.w	r2, [r3], #1
  404dc8:	f801 2b01 	strb.w	r2, [r1], #1
  404dcc:	4298      	cmp	r0, r3
  404dce:	d1f9      	bne.n	404dc4 <_svfprintf_r+0x13e8>
  404dd0:	1c43      	adds	r3, r0, #1
  404dd2:	1b1b      	subs	r3, r3, r4
  404dd4:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  404dd8:	4413      	add	r3, r2
  404dda:	aa1f      	add	r2, sp, #124	; 0x7c
  404ddc:	1a9b      	subs	r3, r3, r2
  404dde:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404de0:	9319      	str	r3, [sp, #100]	; 0x64
  404de2:	2a01      	cmp	r2, #1
  404de4:	4413      	add	r3, r2
  404de6:	930d      	str	r3, [sp, #52]	; 0x34
  404de8:	f340 80ea 	ble.w	404fc0 <_svfprintf_r+0x15e4>
  404dec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404dee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404df0:	4413      	add	r3, r2
  404df2:	2200      	movs	r2, #0
  404df4:	930d      	str	r3, [sp, #52]	; 0x34
  404df6:	9213      	str	r2, [sp, #76]	; 0x4c
  404df8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404dfc:	e62b      	b.n	404a56 <_svfprintf_r+0x107a>
  404dfe:	aa23      	add	r2, sp, #140	; 0x8c
  404e00:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e02:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e04:	f003 fbea 	bl	4085dc <__ssprint_r>
  404e08:	2800      	cmp	r0, #0
  404e0a:	f47e aee0 	bne.w	403bce <_svfprintf_r+0x1f2>
  404e0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404e10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e12:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e16:	e4f6      	b.n	404806 <_svfprintf_r+0xe2a>
  404e18:	2d06      	cmp	r5, #6
  404e1a:	462b      	mov	r3, r5
  404e1c:	bf28      	it	cs
  404e1e:	2306      	movcs	r3, #6
  404e20:	930d      	str	r3, [sp, #52]	; 0x34
  404e22:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e26:	46b3      	mov	fp, r6
  404e28:	970e      	str	r7, [sp, #56]	; 0x38
  404e2a:	9613      	str	r6, [sp, #76]	; 0x4c
  404e2c:	4637      	mov	r7, r6
  404e2e:	9308      	str	r3, [sp, #32]
  404e30:	4e04      	ldr	r6, [pc, #16]	; (404e44 <_svfprintf_r+0x1468>)
  404e32:	f7fe bf99 	b.w	403d68 <_svfprintf_r+0x38c>
  404e36:	bf00      	nop
  404e38:	00409854 	.word	0x00409854
  404e3c:	00409804 	.word	0x00409804
  404e40:	66666667 	.word	0x66666667
  404e44:	0040984c 	.word	0x0040984c
  404e48:	aa23      	add	r2, sp, #140	; 0x8c
  404e4a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e4c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e4e:	f003 fbc5 	bl	4085dc <__ssprint_r>
  404e52:	2800      	cmp	r0, #0
  404e54:	f47e aebb 	bne.w	403bce <_svfprintf_r+0x1f2>
  404e58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404e5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404e5c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e5e:	1ad3      	subs	r3, r2, r3
  404e60:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e64:	e4e7      	b.n	404836 <_svfprintf_r+0xe5a>
  404e66:	f04f 0b06 	mov.w	fp, #6
  404e6a:	e58f      	b.n	40498c <_svfprintf_r+0xfb0>
  404e6c:	a821      	add	r0, sp, #132	; 0x84
  404e6e:	a91e      	add	r1, sp, #120	; 0x78
  404e70:	9004      	str	r0, [sp, #16]
  404e72:	9103      	str	r1, [sp, #12]
  404e74:	a81d      	add	r0, sp, #116	; 0x74
  404e76:	2103      	movs	r1, #3
  404e78:	9002      	str	r0, [sp, #8]
  404e7a:	9a08      	ldr	r2, [sp, #32]
  404e7c:	f8cd b004 	str.w	fp, [sp, #4]
  404e80:	463b      	mov	r3, r7
  404e82:	9100      	str	r1, [sp, #0]
  404e84:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e86:	f001 f96f 	bl	406168 <_dtoa_r>
  404e8a:	465d      	mov	r5, fp
  404e8c:	4606      	mov	r6, r0
  404e8e:	eb00 040b 	add.w	r4, r0, fp
  404e92:	e6f9      	b.n	404c88 <_svfprintf_r+0x12ac>
  404e94:	9307      	str	r3, [sp, #28]
  404e96:	f7ff b959 	b.w	40414c <_svfprintf_r+0x770>
  404e9a:	272d      	movs	r7, #45	; 0x2d
  404e9c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404ea0:	f7ff b8b2 	b.w	404008 <_svfprintf_r+0x62c>
  404ea4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404ea6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404ea8:	4413      	add	r3, r2
  404eaa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404eac:	930d      	str	r3, [sp, #52]	; 0x34
  404eae:	2a00      	cmp	r2, #0
  404eb0:	dd7e      	ble.n	404fb0 <_svfprintf_r+0x15d4>
  404eb2:	2267      	movs	r2, #103	; 0x67
  404eb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404eb8:	9211      	str	r2, [sp, #68]	; 0x44
  404eba:	e5cc      	b.n	404a56 <_svfprintf_r+0x107a>
  404ebc:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  404ec0:	970e      	str	r7, [sp, #56]	; 0x38
  404ec2:	9308      	str	r3, [sp, #32]
  404ec4:	950d      	str	r5, [sp, #52]	; 0x34
  404ec6:	4683      	mov	fp, r0
  404ec8:	9013      	str	r0, [sp, #76]	; 0x4c
  404eca:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404ece:	f7fe bf4b 	b.w	403d68 <_svfprintf_r+0x38c>
  404ed2:	9b07      	ldr	r3, [sp, #28]
  404ed4:	07db      	lsls	r3, r3, #31
  404ed6:	465f      	mov	r7, fp
  404ed8:	d505      	bpl.n	404ee6 <_svfprintf_r+0x150a>
  404eda:	ae40      	add	r6, sp, #256	; 0x100
  404edc:	2330      	movs	r3, #48	; 0x30
  404ede:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404ee2:	f7fe bf37 	b.w	403d54 <_svfprintf_r+0x378>
  404ee6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  404eea:	ae30      	add	r6, sp, #192	; 0xc0
  404eec:	f7fe bf35 	b.w	403d5a <_svfprintf_r+0x37e>
  404ef0:	2b00      	cmp	r3, #0
  404ef2:	dd7d      	ble.n	404ff0 <_svfprintf_r+0x1614>
  404ef4:	f1bb 0f00 	cmp.w	fp, #0
  404ef8:	d13d      	bne.n	404f76 <_svfprintf_r+0x159a>
  404efa:	9a07      	ldr	r2, [sp, #28]
  404efc:	07d4      	lsls	r4, r2, #31
  404efe:	d43a      	bmi.n	404f76 <_svfprintf_r+0x159a>
  404f00:	461a      	mov	r2, r3
  404f02:	920d      	str	r2, [sp, #52]	; 0x34
  404f04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f08:	e5a5      	b.n	404a56 <_svfprintf_r+0x107a>
  404f0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f0c:	2b47      	cmp	r3, #71	; 0x47
  404f0e:	f47f ad70 	bne.w	4049f2 <_svfprintf_r+0x1016>
  404f12:	9b07      	ldr	r3, [sp, #28]
  404f14:	07db      	lsls	r3, r3, #31
  404f16:	f53f aeb1 	bmi.w	404c7c <_svfprintf_r+0x12a0>
  404f1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404f1c:	1b9b      	subs	r3, r3, r6
  404f1e:	9312      	str	r3, [sp, #72]	; 0x48
  404f20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f22:	2b47      	cmp	r3, #71	; 0x47
  404f24:	f43f aef8 	beq.w	404d18 <_svfprintf_r+0x133c>
  404f28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f2a:	e71a      	b.n	404d62 <_svfprintf_r+0x1386>
  404f2c:	aa23      	add	r2, sp, #140	; 0x8c
  404f2e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404f30:	980a      	ldr	r0, [sp, #40]	; 0x28
  404f32:	f003 fb53 	bl	4085dc <__ssprint_r>
  404f36:	2800      	cmp	r0, #0
  404f38:	f47e ae49 	bne.w	403bce <_svfprintf_r+0x1f2>
  404f3c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404f3e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404f40:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f42:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404f46:	e631      	b.n	404bac <_svfprintf_r+0x11d0>
  404f48:	46a0      	mov	r8, r4
  404f4a:	2500      	movs	r5, #0
  404f4c:	f7fe bda1 	b.w	403a92 <_svfprintf_r+0xb6>
  404f50:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404f52:	e562      	b.n	404a1a <_svfprintf_r+0x103e>
  404f54:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404f56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f58:	4413      	add	r3, r2
  404f5a:	2267      	movs	r2, #103	; 0x67
  404f5c:	930d      	str	r3, [sp, #52]	; 0x34
  404f5e:	9211      	str	r2, [sp, #68]	; 0x44
  404f60:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f64:	e577      	b.n	404a56 <_svfprintf_r+0x107a>
  404f66:	3330      	adds	r3, #48	; 0x30
  404f68:	2230      	movs	r2, #48	; 0x30
  404f6a:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  404f6e:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  404f72:	ab20      	add	r3, sp, #128	; 0x80
  404f74:	e731      	b.n	404dda <_svfprintf_r+0x13fe>
  404f76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f78:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404f7a:	189d      	adds	r5, r3, r2
  404f7c:	eb05 030b 	add.w	r3, r5, fp
  404f80:	930d      	str	r3, [sp, #52]	; 0x34
  404f82:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f86:	e566      	b.n	404a56 <_svfprintf_r+0x107a>
  404f88:	9808      	ldr	r0, [sp, #32]
  404f8a:	4639      	mov	r1, r7
  404f8c:	2200      	movs	r2, #0
  404f8e:	2300      	movs	r3, #0
  404f90:	f004 f990 	bl	4092b4 <__aeabi_dcmpeq>
  404f94:	2800      	cmp	r0, #0
  404f96:	f47f ae7b 	bne.w	404c90 <_svfprintf_r+0x12b4>
  404f9a:	f1c5 0501 	rsb	r5, r5, #1
  404f9e:	951d      	str	r5, [sp, #116]	; 0x74
  404fa0:	442c      	add	r4, r5
  404fa2:	e527      	b.n	4049f4 <_svfprintf_r+0x1018>
  404fa4:	4e32      	ldr	r6, [pc, #200]	; (405070 <_svfprintf_r+0x1694>)
  404fa6:	4b33      	ldr	r3, [pc, #204]	; (405074 <_svfprintf_r+0x1698>)
  404fa8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404fac:	f7ff b82e 	b.w	40400c <_svfprintf_r+0x630>
  404fb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404fb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404fb4:	f1c3 0301 	rsb	r3, r3, #1
  404fb8:	441a      	add	r2, r3
  404fba:	4613      	mov	r3, r2
  404fbc:	920d      	str	r2, [sp, #52]	; 0x34
  404fbe:	e778      	b.n	404eb2 <_svfprintf_r+0x14d6>
  404fc0:	9b07      	ldr	r3, [sp, #28]
  404fc2:	f013 0301 	ands.w	r3, r3, #1
  404fc6:	f47f af11 	bne.w	404dec <_svfprintf_r+0x1410>
  404fca:	9313      	str	r3, [sp, #76]	; 0x4c
  404fcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404fce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404fd2:	e540      	b.n	404a56 <_svfprintf_r+0x107a>
  404fd4:	980e      	ldr	r0, [sp, #56]	; 0x38
  404fd6:	f898 3001 	ldrb.w	r3, [r8, #1]
  404fda:	6805      	ldr	r5, [r0, #0]
  404fdc:	3004      	adds	r0, #4
  404fde:	2d00      	cmp	r5, #0
  404fe0:	900e      	str	r0, [sp, #56]	; 0x38
  404fe2:	46a0      	mov	r8, r4
  404fe4:	f6be ad53 	bge.w	403a8e <_svfprintf_r+0xb2>
  404fe8:	f04f 35ff 	mov.w	r5, #4294967295
  404fec:	f7fe bd4f 	b.w	403a8e <_svfprintf_r+0xb2>
  404ff0:	f1bb 0f00 	cmp.w	fp, #0
  404ff4:	d102      	bne.n	404ffc <_svfprintf_r+0x1620>
  404ff6:	9b07      	ldr	r3, [sp, #28]
  404ff8:	07d8      	lsls	r0, r3, #31
  404ffa:	d507      	bpl.n	40500c <_svfprintf_r+0x1630>
  404ffc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  404ffe:	1c5d      	adds	r5, r3, #1
  405000:	eb05 030b 	add.w	r3, r5, fp
  405004:	930d      	str	r3, [sp, #52]	; 0x34
  405006:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40500a:	e524      	b.n	404a56 <_svfprintf_r+0x107a>
  40500c:	2301      	movs	r3, #1
  40500e:	930d      	str	r3, [sp, #52]	; 0x34
  405010:	e521      	b.n	404a56 <_svfprintf_r+0x107a>
  405012:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405016:	f7ff b921 	b.w	40425c <_svfprintf_r+0x880>
  40501a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40501c:	230c      	movs	r3, #12
  40501e:	6013      	str	r3, [r2, #0]
  405020:	f04f 30ff 	mov.w	r0, #4294967295
  405024:	f7fe bddc 	b.w	403be0 <_svfprintf_r+0x204>
  405028:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40502c:	f7ff b8f9 	b.w	404222 <_svfprintf_r+0x846>
  405030:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  405034:	e6d1      	b.n	404dda <_svfprintf_r+0x13fe>
  405036:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40503a:	f7fe bdd9 	b.w	403bf0 <_svfprintf_r+0x214>
  40503e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405042:	f7ff b857 	b.w	4040f4 <_svfprintf_r+0x718>
  405046:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40504a:	f7ff b825 	b.w	404098 <_svfprintf_r+0x6bc>
  40504e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405052:	f7ff b94c 	b.w	4042ee <_svfprintf_r+0x912>
  405056:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40505a:	f7fe bff3 	b.w	404044 <_svfprintf_r+0x668>
  40505e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405062:	f7fe bfa3 	b.w	403fac <_svfprintf_r+0x5d0>
  405066:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40506a:	f7fe be33 	b.w	403cd4 <_svfprintf_r+0x2f8>
  40506e:	bf00      	nop
  405070:	00409820 	.word	0x00409820
  405074:	0040981c 	.word	0x0040981c

00405078 <__sprint_r.part.0>:
  405078:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40507a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40507e:	049c      	lsls	r4, r3, #18
  405080:	4692      	mov	sl, r2
  405082:	d52c      	bpl.n	4050de <__sprint_r.part.0+0x66>
  405084:	6893      	ldr	r3, [r2, #8]
  405086:	6812      	ldr	r2, [r2, #0]
  405088:	b33b      	cbz	r3, 4050da <__sprint_r.part.0+0x62>
  40508a:	460f      	mov	r7, r1
  40508c:	4680      	mov	r8, r0
  40508e:	f102 0908 	add.w	r9, r2, #8
  405092:	e919 0060 	ldmdb	r9, {r5, r6}
  405096:	08b6      	lsrs	r6, r6, #2
  405098:	d017      	beq.n	4050ca <__sprint_r.part.0+0x52>
  40509a:	3d04      	subs	r5, #4
  40509c:	2400      	movs	r4, #0
  40509e:	e001      	b.n	4050a4 <__sprint_r.part.0+0x2c>
  4050a0:	42a6      	cmp	r6, r4
  4050a2:	d010      	beq.n	4050c6 <__sprint_r.part.0+0x4e>
  4050a4:	463a      	mov	r2, r7
  4050a6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4050aa:	4640      	mov	r0, r8
  4050ac:	f002 f92a 	bl	407304 <_fputwc_r>
  4050b0:	1c43      	adds	r3, r0, #1
  4050b2:	f104 0401 	add.w	r4, r4, #1
  4050b6:	d1f3      	bne.n	4050a0 <__sprint_r.part.0+0x28>
  4050b8:	2300      	movs	r3, #0
  4050ba:	f8ca 3008 	str.w	r3, [sl, #8]
  4050be:	f8ca 3004 	str.w	r3, [sl, #4]
  4050c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050c6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4050ca:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4050ce:	f8ca 3008 	str.w	r3, [sl, #8]
  4050d2:	f109 0908 	add.w	r9, r9, #8
  4050d6:	2b00      	cmp	r3, #0
  4050d8:	d1db      	bne.n	405092 <__sprint_r.part.0+0x1a>
  4050da:	2000      	movs	r0, #0
  4050dc:	e7ec      	b.n	4050b8 <__sprint_r.part.0+0x40>
  4050de:	f002 fa59 	bl	407594 <__sfvwrite_r>
  4050e2:	2300      	movs	r3, #0
  4050e4:	f8ca 3008 	str.w	r3, [sl, #8]
  4050e8:	f8ca 3004 	str.w	r3, [sl, #4]
  4050ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004050f0 <_vfiprintf_r>:
  4050f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050f4:	b0ab      	sub	sp, #172	; 0xac
  4050f6:	461c      	mov	r4, r3
  4050f8:	9100      	str	r1, [sp, #0]
  4050fa:	4690      	mov	r8, r2
  4050fc:	9304      	str	r3, [sp, #16]
  4050fe:	9005      	str	r0, [sp, #20]
  405100:	b118      	cbz	r0, 40510a <_vfiprintf_r+0x1a>
  405102:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405104:	2b00      	cmp	r3, #0
  405106:	f000 80de 	beq.w	4052c6 <_vfiprintf_r+0x1d6>
  40510a:	9800      	ldr	r0, [sp, #0]
  40510c:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  405110:	b28a      	uxth	r2, r1
  405112:	0495      	lsls	r5, r2, #18
  405114:	d407      	bmi.n	405126 <_vfiprintf_r+0x36>
  405116:	6e43      	ldr	r3, [r0, #100]	; 0x64
  405118:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40511c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405120:	8182      	strh	r2, [r0, #12]
  405122:	6643      	str	r3, [r0, #100]	; 0x64
  405124:	b292      	uxth	r2, r2
  405126:	0711      	lsls	r1, r2, #28
  405128:	f140 80b1 	bpl.w	40528e <_vfiprintf_r+0x19e>
  40512c:	9b00      	ldr	r3, [sp, #0]
  40512e:	691b      	ldr	r3, [r3, #16]
  405130:	2b00      	cmp	r3, #0
  405132:	f000 80ac 	beq.w	40528e <_vfiprintf_r+0x19e>
  405136:	f002 021a 	and.w	r2, r2, #26
  40513a:	2a0a      	cmp	r2, #10
  40513c:	f000 80b5 	beq.w	4052aa <_vfiprintf_r+0x1ba>
  405140:	2300      	movs	r3, #0
  405142:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  405146:	9302      	str	r3, [sp, #8]
  405148:	930f      	str	r3, [sp, #60]	; 0x3c
  40514a:	930e      	str	r3, [sp, #56]	; 0x38
  40514c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  405150:	46da      	mov	sl, fp
  405152:	f898 3000 	ldrb.w	r3, [r8]
  405156:	4644      	mov	r4, r8
  405158:	b1fb      	cbz	r3, 40519a <_vfiprintf_r+0xaa>
  40515a:	2b25      	cmp	r3, #37	; 0x25
  40515c:	d102      	bne.n	405164 <_vfiprintf_r+0x74>
  40515e:	e01c      	b.n	40519a <_vfiprintf_r+0xaa>
  405160:	2b25      	cmp	r3, #37	; 0x25
  405162:	d003      	beq.n	40516c <_vfiprintf_r+0x7c>
  405164:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  405168:	2b00      	cmp	r3, #0
  40516a:	d1f9      	bne.n	405160 <_vfiprintf_r+0x70>
  40516c:	ebc8 0504 	rsb	r5, r8, r4
  405170:	b19d      	cbz	r5, 40519a <_vfiprintf_r+0xaa>
  405172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405174:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405176:	f8ca 8000 	str.w	r8, [sl]
  40517a:	3301      	adds	r3, #1
  40517c:	442a      	add	r2, r5
  40517e:	2b07      	cmp	r3, #7
  405180:	f8ca 5004 	str.w	r5, [sl, #4]
  405184:	920f      	str	r2, [sp, #60]	; 0x3c
  405186:	930e      	str	r3, [sp, #56]	; 0x38
  405188:	dd7b      	ble.n	405282 <_vfiprintf_r+0x192>
  40518a:	2a00      	cmp	r2, #0
  40518c:	f040 8528 	bne.w	405be0 <_vfiprintf_r+0xaf0>
  405190:	9b02      	ldr	r3, [sp, #8]
  405192:	920e      	str	r2, [sp, #56]	; 0x38
  405194:	442b      	add	r3, r5
  405196:	46da      	mov	sl, fp
  405198:	9302      	str	r3, [sp, #8]
  40519a:	7823      	ldrb	r3, [r4, #0]
  40519c:	2b00      	cmp	r3, #0
  40519e:	f000 843e 	beq.w	405a1e <_vfiprintf_r+0x92e>
  4051a2:	2100      	movs	r1, #0
  4051a4:	f04f 0300 	mov.w	r3, #0
  4051a8:	f04f 32ff 	mov.w	r2, #4294967295
  4051ac:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4051b0:	f104 0801 	add.w	r8, r4, #1
  4051b4:	7863      	ldrb	r3, [r4, #1]
  4051b6:	9201      	str	r2, [sp, #4]
  4051b8:	4608      	mov	r0, r1
  4051ba:	460e      	mov	r6, r1
  4051bc:	460c      	mov	r4, r1
  4051be:	f108 0801 	add.w	r8, r8, #1
  4051c2:	f1a3 0220 	sub.w	r2, r3, #32
  4051c6:	2a58      	cmp	r2, #88	; 0x58
  4051c8:	f200 8393 	bhi.w	4058f2 <_vfiprintf_r+0x802>
  4051cc:	e8df f012 	tbh	[pc, r2, lsl #1]
  4051d0:	03910346 	.word	0x03910346
  4051d4:	034e0391 	.word	0x034e0391
  4051d8:	03910391 	.word	0x03910391
  4051dc:	03910391 	.word	0x03910391
  4051e0:	03910391 	.word	0x03910391
  4051e4:	02670289 	.word	0x02670289
  4051e8:	00800391 	.word	0x00800391
  4051ec:	0391026c 	.word	0x0391026c
  4051f0:	025901c6 	.word	0x025901c6
  4051f4:	02590259 	.word	0x02590259
  4051f8:	02590259 	.word	0x02590259
  4051fc:	02590259 	.word	0x02590259
  405200:	02590259 	.word	0x02590259
  405204:	03910391 	.word	0x03910391
  405208:	03910391 	.word	0x03910391
  40520c:	03910391 	.word	0x03910391
  405210:	03910391 	.word	0x03910391
  405214:	03910391 	.word	0x03910391
  405218:	039101cb 	.word	0x039101cb
  40521c:	03910391 	.word	0x03910391
  405220:	03910391 	.word	0x03910391
  405224:	03910391 	.word	0x03910391
  405228:	03910391 	.word	0x03910391
  40522c:	02140391 	.word	0x02140391
  405230:	03910391 	.word	0x03910391
  405234:	03910391 	.word	0x03910391
  405238:	02ee0391 	.word	0x02ee0391
  40523c:	03910391 	.word	0x03910391
  405240:	03910311 	.word	0x03910311
  405244:	03910391 	.word	0x03910391
  405248:	03910391 	.word	0x03910391
  40524c:	03910391 	.word	0x03910391
  405250:	03910391 	.word	0x03910391
  405254:	03340391 	.word	0x03340391
  405258:	0391038a 	.word	0x0391038a
  40525c:	03910391 	.word	0x03910391
  405260:	038a0367 	.word	0x038a0367
  405264:	03910391 	.word	0x03910391
  405268:	0391036c 	.word	0x0391036c
  40526c:	02950379 	.word	0x02950379
  405270:	02e90085 	.word	0x02e90085
  405274:	029b0391 	.word	0x029b0391
  405278:	02ba0391 	.word	0x02ba0391
  40527c:	03910391 	.word	0x03910391
  405280:	0353      	.short	0x0353
  405282:	f10a 0a08 	add.w	sl, sl, #8
  405286:	9b02      	ldr	r3, [sp, #8]
  405288:	442b      	add	r3, r5
  40528a:	9302      	str	r3, [sp, #8]
  40528c:	e785      	b.n	40519a <_vfiprintf_r+0xaa>
  40528e:	9900      	ldr	r1, [sp, #0]
  405290:	9805      	ldr	r0, [sp, #20]
  405292:	f000 fe61 	bl	405f58 <__swsetup_r>
  405296:	2800      	cmp	r0, #0
  405298:	f040 8558 	bne.w	405d4c <_vfiprintf_r+0xc5c>
  40529c:	9b00      	ldr	r3, [sp, #0]
  40529e:	899a      	ldrh	r2, [r3, #12]
  4052a0:	f002 021a 	and.w	r2, r2, #26
  4052a4:	2a0a      	cmp	r2, #10
  4052a6:	f47f af4b 	bne.w	405140 <_vfiprintf_r+0x50>
  4052aa:	9900      	ldr	r1, [sp, #0]
  4052ac:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  4052b0:	2b00      	cmp	r3, #0
  4052b2:	f6ff af45 	blt.w	405140 <_vfiprintf_r+0x50>
  4052b6:	4623      	mov	r3, r4
  4052b8:	4642      	mov	r2, r8
  4052ba:	9805      	ldr	r0, [sp, #20]
  4052bc:	f000 fe16 	bl	405eec <__sbprintf>
  4052c0:	b02b      	add	sp, #172	; 0xac
  4052c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052c6:	f001 ffb3 	bl	407230 <__sinit>
  4052ca:	e71e      	b.n	40510a <_vfiprintf_r+0x1a>
  4052cc:	4264      	negs	r4, r4
  4052ce:	9304      	str	r3, [sp, #16]
  4052d0:	f046 0604 	orr.w	r6, r6, #4
  4052d4:	f898 3000 	ldrb.w	r3, [r8]
  4052d8:	e771      	b.n	4051be <_vfiprintf_r+0xce>
  4052da:	2130      	movs	r1, #48	; 0x30
  4052dc:	9804      	ldr	r0, [sp, #16]
  4052de:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  4052e2:	9901      	ldr	r1, [sp, #4]
  4052e4:	9406      	str	r4, [sp, #24]
  4052e6:	f04f 0300 	mov.w	r3, #0
  4052ea:	2278      	movs	r2, #120	; 0x78
  4052ec:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4052f0:	2900      	cmp	r1, #0
  4052f2:	4603      	mov	r3, r0
  4052f4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  4052f8:	6804      	ldr	r4, [r0, #0]
  4052fa:	f103 0304 	add.w	r3, r3, #4
  4052fe:	f04f 0500 	mov.w	r5, #0
  405302:	f046 0202 	orr.w	r2, r6, #2
  405306:	f2c0 8525 	blt.w	405d54 <_vfiprintf_r+0xc64>
  40530a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40530e:	ea54 0205 	orrs.w	r2, r4, r5
  405312:	f046 0602 	orr.w	r6, r6, #2
  405316:	9304      	str	r3, [sp, #16]
  405318:	f040 84bf 	bne.w	405c9a <_vfiprintf_r+0xbaa>
  40531c:	48b3      	ldr	r0, [pc, #716]	; (4055ec <_vfiprintf_r+0x4fc>)
  40531e:	9b01      	ldr	r3, [sp, #4]
  405320:	2b00      	cmp	r3, #0
  405322:	f040 841c 	bne.w	405b5e <_vfiprintf_r+0xa6e>
  405326:	4699      	mov	r9, r3
  405328:	2300      	movs	r3, #0
  40532a:	9301      	str	r3, [sp, #4]
  40532c:	9303      	str	r3, [sp, #12]
  40532e:	465f      	mov	r7, fp
  405330:	9b01      	ldr	r3, [sp, #4]
  405332:	9a03      	ldr	r2, [sp, #12]
  405334:	4293      	cmp	r3, r2
  405336:	bfb8      	it	lt
  405338:	4613      	movlt	r3, r2
  40533a:	461d      	mov	r5, r3
  40533c:	f1b9 0f00 	cmp.w	r9, #0
  405340:	d000      	beq.n	405344 <_vfiprintf_r+0x254>
  405342:	3501      	adds	r5, #1
  405344:	f016 0302 	ands.w	r3, r6, #2
  405348:	9307      	str	r3, [sp, #28]
  40534a:	bf18      	it	ne
  40534c:	3502      	addne	r5, #2
  40534e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  405352:	9308      	str	r3, [sp, #32]
  405354:	f040 82f1 	bne.w	40593a <_vfiprintf_r+0x84a>
  405358:	9b06      	ldr	r3, [sp, #24]
  40535a:	1b5c      	subs	r4, r3, r5
  40535c:	2c00      	cmp	r4, #0
  40535e:	f340 82ec 	ble.w	40593a <_vfiprintf_r+0x84a>
  405362:	2c10      	cmp	r4, #16
  405364:	f340 8556 	ble.w	405e14 <_vfiprintf_r+0xd24>
  405368:	f8df 9284 	ldr.w	r9, [pc, #644]	; 4055f0 <_vfiprintf_r+0x500>
  40536c:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  405370:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405372:	46d4      	mov	ip, sl
  405374:	2310      	movs	r3, #16
  405376:	46c2      	mov	sl, r8
  405378:	4670      	mov	r0, lr
  40537a:	46a8      	mov	r8, r5
  40537c:	464d      	mov	r5, r9
  40537e:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405382:	e007      	b.n	405394 <_vfiprintf_r+0x2a4>
  405384:	f100 0e02 	add.w	lr, r0, #2
  405388:	f10c 0c08 	add.w	ip, ip, #8
  40538c:	4608      	mov	r0, r1
  40538e:	3c10      	subs	r4, #16
  405390:	2c10      	cmp	r4, #16
  405392:	dd13      	ble.n	4053bc <_vfiprintf_r+0x2cc>
  405394:	1c41      	adds	r1, r0, #1
  405396:	3210      	adds	r2, #16
  405398:	2907      	cmp	r1, #7
  40539a:	920f      	str	r2, [sp, #60]	; 0x3c
  40539c:	f8cc 5000 	str.w	r5, [ip]
  4053a0:	f8cc 3004 	str.w	r3, [ip, #4]
  4053a4:	910e      	str	r1, [sp, #56]	; 0x38
  4053a6:	dded      	ble.n	405384 <_vfiprintf_r+0x294>
  4053a8:	2a00      	cmp	r2, #0
  4053aa:	f040 82b7 	bne.w	40591c <_vfiprintf_r+0x82c>
  4053ae:	3c10      	subs	r4, #16
  4053b0:	2c10      	cmp	r4, #16
  4053b2:	4610      	mov	r0, r2
  4053b4:	f04f 0e01 	mov.w	lr, #1
  4053b8:	46dc      	mov	ip, fp
  4053ba:	dceb      	bgt.n	405394 <_vfiprintf_r+0x2a4>
  4053bc:	46a9      	mov	r9, r5
  4053be:	4670      	mov	r0, lr
  4053c0:	4645      	mov	r5, r8
  4053c2:	46d0      	mov	r8, sl
  4053c4:	46e2      	mov	sl, ip
  4053c6:	4422      	add	r2, r4
  4053c8:	2807      	cmp	r0, #7
  4053ca:	920f      	str	r2, [sp, #60]	; 0x3c
  4053cc:	f8ca 9000 	str.w	r9, [sl]
  4053d0:	f8ca 4004 	str.w	r4, [sl, #4]
  4053d4:	900e      	str	r0, [sp, #56]	; 0x38
  4053d6:	f300 8375 	bgt.w	405ac4 <_vfiprintf_r+0x9d4>
  4053da:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4053de:	f10a 0a08 	add.w	sl, sl, #8
  4053e2:	f100 0e01 	add.w	lr, r0, #1
  4053e6:	2b00      	cmp	r3, #0
  4053e8:	f040 82b0 	bne.w	40594c <_vfiprintf_r+0x85c>
  4053ec:	9b07      	ldr	r3, [sp, #28]
  4053ee:	2b00      	cmp	r3, #0
  4053f0:	f000 82c3 	beq.w	40597a <_vfiprintf_r+0x88a>
  4053f4:	3202      	adds	r2, #2
  4053f6:	a90c      	add	r1, sp, #48	; 0x30
  4053f8:	2302      	movs	r3, #2
  4053fa:	f1be 0f07 	cmp.w	lr, #7
  4053fe:	920f      	str	r2, [sp, #60]	; 0x3c
  405400:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405404:	e88a 000a 	stmia.w	sl, {r1, r3}
  405408:	f340 8378 	ble.w	405afc <_vfiprintf_r+0xa0c>
  40540c:	2a00      	cmp	r2, #0
  40540e:	f040 840a 	bne.w	405c26 <_vfiprintf_r+0xb36>
  405412:	9b08      	ldr	r3, [sp, #32]
  405414:	2b80      	cmp	r3, #128	; 0x80
  405416:	f04f 0e01 	mov.w	lr, #1
  40541a:	4610      	mov	r0, r2
  40541c:	46da      	mov	sl, fp
  40541e:	f040 82b0 	bne.w	405982 <_vfiprintf_r+0x892>
  405422:	9b06      	ldr	r3, [sp, #24]
  405424:	1b5c      	subs	r4, r3, r5
  405426:	2c00      	cmp	r4, #0
  405428:	f340 82ab 	ble.w	405982 <_vfiprintf_r+0x892>
  40542c:	2c10      	cmp	r4, #16
  40542e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 4055f4 <_vfiprintf_r+0x504>
  405432:	f340 850b 	ble.w	405e4c <_vfiprintf_r+0xd5c>
  405436:	46d6      	mov	lr, sl
  405438:	2310      	movs	r3, #16
  40543a:	46c2      	mov	sl, r8
  40543c:	46a8      	mov	r8, r5
  40543e:	464d      	mov	r5, r9
  405440:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405444:	e007      	b.n	405456 <_vfiprintf_r+0x366>
  405446:	f100 0c02 	add.w	ip, r0, #2
  40544a:	f10e 0e08 	add.w	lr, lr, #8
  40544e:	4608      	mov	r0, r1
  405450:	3c10      	subs	r4, #16
  405452:	2c10      	cmp	r4, #16
  405454:	dd13      	ble.n	40547e <_vfiprintf_r+0x38e>
  405456:	1c41      	adds	r1, r0, #1
  405458:	3210      	adds	r2, #16
  40545a:	2907      	cmp	r1, #7
  40545c:	920f      	str	r2, [sp, #60]	; 0x3c
  40545e:	f8ce 5000 	str.w	r5, [lr]
  405462:	f8ce 3004 	str.w	r3, [lr, #4]
  405466:	910e      	str	r1, [sp, #56]	; 0x38
  405468:	dded      	ble.n	405446 <_vfiprintf_r+0x356>
  40546a:	2a00      	cmp	r2, #0
  40546c:	f040 8315 	bne.w	405a9a <_vfiprintf_r+0x9aa>
  405470:	3c10      	subs	r4, #16
  405472:	2c10      	cmp	r4, #16
  405474:	f04f 0c01 	mov.w	ip, #1
  405478:	4610      	mov	r0, r2
  40547a:	46de      	mov	lr, fp
  40547c:	dceb      	bgt.n	405456 <_vfiprintf_r+0x366>
  40547e:	46a9      	mov	r9, r5
  405480:	4645      	mov	r5, r8
  405482:	46d0      	mov	r8, sl
  405484:	46f2      	mov	sl, lr
  405486:	4422      	add	r2, r4
  405488:	f1bc 0f07 	cmp.w	ip, #7
  40548c:	920f      	str	r2, [sp, #60]	; 0x3c
  40548e:	f8ca 9000 	str.w	r9, [sl]
  405492:	f8ca 4004 	str.w	r4, [sl, #4]
  405496:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40549a:	f300 83d2 	bgt.w	405c42 <_vfiprintf_r+0xb52>
  40549e:	9b01      	ldr	r3, [sp, #4]
  4054a0:	9903      	ldr	r1, [sp, #12]
  4054a2:	1a5c      	subs	r4, r3, r1
  4054a4:	2c00      	cmp	r4, #0
  4054a6:	f10a 0a08 	add.w	sl, sl, #8
  4054aa:	f10c 0e01 	add.w	lr, ip, #1
  4054ae:	4660      	mov	r0, ip
  4054b0:	f300 826d 	bgt.w	40598e <_vfiprintf_r+0x89e>
  4054b4:	9903      	ldr	r1, [sp, #12]
  4054b6:	f8ca 7000 	str.w	r7, [sl]
  4054ba:	440a      	add	r2, r1
  4054bc:	f1be 0f07 	cmp.w	lr, #7
  4054c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4054c2:	f8ca 1004 	str.w	r1, [sl, #4]
  4054c6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4054ca:	f340 82ce 	ble.w	405a6a <_vfiprintf_r+0x97a>
  4054ce:	2a00      	cmp	r2, #0
  4054d0:	f040 833a 	bne.w	405b48 <_vfiprintf_r+0xa58>
  4054d4:	0770      	lsls	r0, r6, #29
  4054d6:	920e      	str	r2, [sp, #56]	; 0x38
  4054d8:	d538      	bpl.n	40554c <_vfiprintf_r+0x45c>
  4054da:	9b06      	ldr	r3, [sp, #24]
  4054dc:	1b5c      	subs	r4, r3, r5
  4054de:	2c00      	cmp	r4, #0
  4054e0:	dd34      	ble.n	40554c <_vfiprintf_r+0x45c>
  4054e2:	46da      	mov	sl, fp
  4054e4:	2c10      	cmp	r4, #16
  4054e6:	f340 84ab 	ble.w	405e40 <_vfiprintf_r+0xd50>
  4054ea:	f8df 9104 	ldr.w	r9, [pc, #260]	; 4055f0 <_vfiprintf_r+0x500>
  4054ee:	990e      	ldr	r1, [sp, #56]	; 0x38
  4054f0:	464f      	mov	r7, r9
  4054f2:	2610      	movs	r6, #16
  4054f4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4054f8:	e006      	b.n	405508 <_vfiprintf_r+0x418>
  4054fa:	1c88      	adds	r0, r1, #2
  4054fc:	f10a 0a08 	add.w	sl, sl, #8
  405500:	4619      	mov	r1, r3
  405502:	3c10      	subs	r4, #16
  405504:	2c10      	cmp	r4, #16
  405506:	dd13      	ble.n	405530 <_vfiprintf_r+0x440>
  405508:	1c4b      	adds	r3, r1, #1
  40550a:	3210      	adds	r2, #16
  40550c:	2b07      	cmp	r3, #7
  40550e:	920f      	str	r2, [sp, #60]	; 0x3c
  405510:	f8ca 7000 	str.w	r7, [sl]
  405514:	f8ca 6004 	str.w	r6, [sl, #4]
  405518:	930e      	str	r3, [sp, #56]	; 0x38
  40551a:	ddee      	ble.n	4054fa <_vfiprintf_r+0x40a>
  40551c:	2a00      	cmp	r2, #0
  40551e:	f040 828e 	bne.w	405a3e <_vfiprintf_r+0x94e>
  405522:	3c10      	subs	r4, #16
  405524:	2c10      	cmp	r4, #16
  405526:	f04f 0001 	mov.w	r0, #1
  40552a:	4611      	mov	r1, r2
  40552c:	46da      	mov	sl, fp
  40552e:	dceb      	bgt.n	405508 <_vfiprintf_r+0x418>
  405530:	46b9      	mov	r9, r7
  405532:	4422      	add	r2, r4
  405534:	2807      	cmp	r0, #7
  405536:	920f      	str	r2, [sp, #60]	; 0x3c
  405538:	f8ca 9000 	str.w	r9, [sl]
  40553c:	f8ca 4004 	str.w	r4, [sl, #4]
  405540:	900e      	str	r0, [sp, #56]	; 0x38
  405542:	f340 829b 	ble.w	405a7c <_vfiprintf_r+0x98c>
  405546:	2a00      	cmp	r2, #0
  405548:	f040 8425 	bne.w	405d96 <_vfiprintf_r+0xca6>
  40554c:	9b02      	ldr	r3, [sp, #8]
  40554e:	9a06      	ldr	r2, [sp, #24]
  405550:	42aa      	cmp	r2, r5
  405552:	bfac      	ite	ge
  405554:	189b      	addge	r3, r3, r2
  405556:	195b      	addlt	r3, r3, r5
  405558:	9302      	str	r3, [sp, #8]
  40555a:	e299      	b.n	405a90 <_vfiprintf_r+0x9a0>
  40555c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  405560:	f898 3000 	ldrb.w	r3, [r8]
  405564:	e62b      	b.n	4051be <_vfiprintf_r+0xce>
  405566:	9406      	str	r4, [sp, #24]
  405568:	2900      	cmp	r1, #0
  40556a:	f040 84af 	bne.w	405ecc <_vfiprintf_r+0xddc>
  40556e:	f046 0610 	orr.w	r6, r6, #16
  405572:	06b3      	lsls	r3, r6, #26
  405574:	f140 8312 	bpl.w	405b9c <_vfiprintf_r+0xaac>
  405578:	9904      	ldr	r1, [sp, #16]
  40557a:	3107      	adds	r1, #7
  40557c:	f021 0107 	bic.w	r1, r1, #7
  405580:	e9d1 2300 	ldrd	r2, r3, [r1]
  405584:	3108      	adds	r1, #8
  405586:	9104      	str	r1, [sp, #16]
  405588:	4614      	mov	r4, r2
  40558a:	461d      	mov	r5, r3
  40558c:	2a00      	cmp	r2, #0
  40558e:	f173 0300 	sbcs.w	r3, r3, #0
  405592:	f2c0 8386 	blt.w	405ca2 <_vfiprintf_r+0xbb2>
  405596:	9b01      	ldr	r3, [sp, #4]
  405598:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40559c:	2b00      	cmp	r3, #0
  40559e:	f2c0 831a 	blt.w	405bd6 <_vfiprintf_r+0xae6>
  4055a2:	ea54 0305 	orrs.w	r3, r4, r5
  4055a6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4055aa:	f000 80ed 	beq.w	405788 <_vfiprintf_r+0x698>
  4055ae:	2d00      	cmp	r5, #0
  4055b0:	bf08      	it	eq
  4055b2:	2c0a      	cmpeq	r4, #10
  4055b4:	f0c0 80ed 	bcc.w	405792 <_vfiprintf_r+0x6a2>
  4055b8:	465f      	mov	r7, fp
  4055ba:	4620      	mov	r0, r4
  4055bc:	4629      	mov	r1, r5
  4055be:	220a      	movs	r2, #10
  4055c0:	2300      	movs	r3, #0
  4055c2:	f003 fee7 	bl	409394 <__aeabi_uldivmod>
  4055c6:	3230      	adds	r2, #48	; 0x30
  4055c8:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4055cc:	4620      	mov	r0, r4
  4055ce:	4629      	mov	r1, r5
  4055d0:	2300      	movs	r3, #0
  4055d2:	220a      	movs	r2, #10
  4055d4:	f003 fede 	bl	409394 <__aeabi_uldivmod>
  4055d8:	4604      	mov	r4, r0
  4055da:	460d      	mov	r5, r1
  4055dc:	ea54 0305 	orrs.w	r3, r4, r5
  4055e0:	d1eb      	bne.n	4055ba <_vfiprintf_r+0x4ca>
  4055e2:	ebc7 030b 	rsb	r3, r7, fp
  4055e6:	9303      	str	r3, [sp, #12]
  4055e8:	e6a2      	b.n	405330 <_vfiprintf_r+0x240>
  4055ea:	bf00      	nop
  4055ec:	00409838 	.word	0x00409838
  4055f0:	00409878 	.word	0x00409878
  4055f4:	00409868 	.word	0x00409868
  4055f8:	9406      	str	r4, [sp, #24]
  4055fa:	2900      	cmp	r1, #0
  4055fc:	f040 8462 	bne.w	405ec4 <_vfiprintf_r+0xdd4>
  405600:	f046 0610 	orr.w	r6, r6, #16
  405604:	f016 0320 	ands.w	r3, r6, #32
  405608:	f000 82ae 	beq.w	405b68 <_vfiprintf_r+0xa78>
  40560c:	9b04      	ldr	r3, [sp, #16]
  40560e:	3307      	adds	r3, #7
  405610:	f023 0307 	bic.w	r3, r3, #7
  405614:	f04f 0200 	mov.w	r2, #0
  405618:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40561c:	e9d3 4500 	ldrd	r4, r5, [r3]
  405620:	f103 0208 	add.w	r2, r3, #8
  405624:	9b01      	ldr	r3, [sp, #4]
  405626:	9204      	str	r2, [sp, #16]
  405628:	2b00      	cmp	r3, #0
  40562a:	f2c0 8174 	blt.w	405916 <_vfiprintf_r+0x826>
  40562e:	ea54 0305 	orrs.w	r3, r4, r5
  405632:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405636:	f040 816e 	bne.w	405916 <_vfiprintf_r+0x826>
  40563a:	9b01      	ldr	r3, [sp, #4]
  40563c:	2b00      	cmp	r3, #0
  40563e:	f000 8430 	beq.w	405ea2 <_vfiprintf_r+0xdb2>
  405642:	f04f 0900 	mov.w	r9, #0
  405646:	2400      	movs	r4, #0
  405648:	2500      	movs	r5, #0
  40564a:	465f      	mov	r7, fp
  40564c:	08e2      	lsrs	r2, r4, #3
  40564e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405652:	08e9      	lsrs	r1, r5, #3
  405654:	f004 0307 	and.w	r3, r4, #7
  405658:	460d      	mov	r5, r1
  40565a:	4614      	mov	r4, r2
  40565c:	3330      	adds	r3, #48	; 0x30
  40565e:	ea54 0205 	orrs.w	r2, r4, r5
  405662:	f807 3d01 	strb.w	r3, [r7, #-1]!
  405666:	d1f1      	bne.n	40564c <_vfiprintf_r+0x55c>
  405668:	07f4      	lsls	r4, r6, #31
  40566a:	d5ba      	bpl.n	4055e2 <_vfiprintf_r+0x4f2>
  40566c:	2b30      	cmp	r3, #48	; 0x30
  40566e:	d0b8      	beq.n	4055e2 <_vfiprintf_r+0x4f2>
  405670:	2230      	movs	r2, #48	; 0x30
  405672:	1e7b      	subs	r3, r7, #1
  405674:	f807 2c01 	strb.w	r2, [r7, #-1]
  405678:	ebc3 020b 	rsb	r2, r3, fp
  40567c:	9203      	str	r2, [sp, #12]
  40567e:	461f      	mov	r7, r3
  405680:	e656      	b.n	405330 <_vfiprintf_r+0x240>
  405682:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405686:	2400      	movs	r4, #0
  405688:	f818 3b01 	ldrb.w	r3, [r8], #1
  40568c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405690:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  405694:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405698:	2a09      	cmp	r2, #9
  40569a:	d9f5      	bls.n	405688 <_vfiprintf_r+0x598>
  40569c:	e591      	b.n	4051c2 <_vfiprintf_r+0xd2>
  40569e:	f898 3000 	ldrb.w	r3, [r8]
  4056a2:	2101      	movs	r1, #1
  4056a4:	202b      	movs	r0, #43	; 0x2b
  4056a6:	e58a      	b.n	4051be <_vfiprintf_r+0xce>
  4056a8:	f898 3000 	ldrb.w	r3, [r8]
  4056ac:	2b2a      	cmp	r3, #42	; 0x2a
  4056ae:	f108 0501 	add.w	r5, r8, #1
  4056b2:	f000 83dd 	beq.w	405e70 <_vfiprintf_r+0xd80>
  4056b6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4056ba:	2a09      	cmp	r2, #9
  4056bc:	46a8      	mov	r8, r5
  4056be:	bf98      	it	ls
  4056c0:	2500      	movls	r5, #0
  4056c2:	f200 83ce 	bhi.w	405e62 <_vfiprintf_r+0xd72>
  4056c6:	f818 3b01 	ldrb.w	r3, [r8], #1
  4056ca:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4056ce:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4056d2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4056d6:	2a09      	cmp	r2, #9
  4056d8:	d9f5      	bls.n	4056c6 <_vfiprintf_r+0x5d6>
  4056da:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  4056de:	9201      	str	r2, [sp, #4]
  4056e0:	e56f      	b.n	4051c2 <_vfiprintf_r+0xd2>
  4056e2:	9a04      	ldr	r2, [sp, #16]
  4056e4:	6814      	ldr	r4, [r2, #0]
  4056e6:	4613      	mov	r3, r2
  4056e8:	2c00      	cmp	r4, #0
  4056ea:	f103 0304 	add.w	r3, r3, #4
  4056ee:	f6ff aded 	blt.w	4052cc <_vfiprintf_r+0x1dc>
  4056f2:	9304      	str	r3, [sp, #16]
  4056f4:	f898 3000 	ldrb.w	r3, [r8]
  4056f8:	e561      	b.n	4051be <_vfiprintf_r+0xce>
  4056fa:	9406      	str	r4, [sp, #24]
  4056fc:	2900      	cmp	r1, #0
  4056fe:	d081      	beq.n	405604 <_vfiprintf_r+0x514>
  405700:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405704:	e77e      	b.n	405604 <_vfiprintf_r+0x514>
  405706:	9a04      	ldr	r2, [sp, #16]
  405708:	9406      	str	r4, [sp, #24]
  40570a:	6817      	ldr	r7, [r2, #0]
  40570c:	f04f 0300 	mov.w	r3, #0
  405710:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405714:	1d14      	adds	r4, r2, #4
  405716:	9b01      	ldr	r3, [sp, #4]
  405718:	2f00      	cmp	r7, #0
  40571a:	f000 8386 	beq.w	405e2a <_vfiprintf_r+0xd3a>
  40571e:	2b00      	cmp	r3, #0
  405720:	f2c0 835f 	blt.w	405de2 <_vfiprintf_r+0xcf2>
  405724:	461a      	mov	r2, r3
  405726:	2100      	movs	r1, #0
  405728:	4638      	mov	r0, r7
  40572a:	f002 f961 	bl	4079f0 <memchr>
  40572e:	2800      	cmp	r0, #0
  405730:	f000 838f 	beq.w	405e52 <_vfiprintf_r+0xd62>
  405734:	1bc3      	subs	r3, r0, r7
  405736:	9303      	str	r3, [sp, #12]
  405738:	2300      	movs	r3, #0
  40573a:	9404      	str	r4, [sp, #16]
  40573c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405740:	9301      	str	r3, [sp, #4]
  405742:	e5f5      	b.n	405330 <_vfiprintf_r+0x240>
  405744:	9406      	str	r4, [sp, #24]
  405746:	2900      	cmp	r1, #0
  405748:	f040 83b9 	bne.w	405ebe <_vfiprintf_r+0xdce>
  40574c:	f016 0920 	ands.w	r9, r6, #32
  405750:	d135      	bne.n	4057be <_vfiprintf_r+0x6ce>
  405752:	f016 0310 	ands.w	r3, r6, #16
  405756:	d103      	bne.n	405760 <_vfiprintf_r+0x670>
  405758:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40575c:	f040 832a 	bne.w	405db4 <_vfiprintf_r+0xcc4>
  405760:	9a04      	ldr	r2, [sp, #16]
  405762:	4613      	mov	r3, r2
  405764:	6814      	ldr	r4, [r2, #0]
  405766:	9a01      	ldr	r2, [sp, #4]
  405768:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40576c:	2a00      	cmp	r2, #0
  40576e:	f103 0304 	add.w	r3, r3, #4
  405772:	f04f 0500 	mov.w	r5, #0
  405776:	f2c0 8332 	blt.w	405dde <_vfiprintf_r+0xcee>
  40577a:	ea54 0205 	orrs.w	r2, r4, r5
  40577e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405782:	9304      	str	r3, [sp, #16]
  405784:	f47f af13 	bne.w	4055ae <_vfiprintf_r+0x4be>
  405788:	9b01      	ldr	r3, [sp, #4]
  40578a:	2b00      	cmp	r3, #0
  40578c:	f43f adcc 	beq.w	405328 <_vfiprintf_r+0x238>
  405790:	2400      	movs	r4, #0
  405792:	af2a      	add	r7, sp, #168	; 0xa8
  405794:	3430      	adds	r4, #48	; 0x30
  405796:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40579a:	ebc7 030b 	rsb	r3, r7, fp
  40579e:	9303      	str	r3, [sp, #12]
  4057a0:	e5c6      	b.n	405330 <_vfiprintf_r+0x240>
  4057a2:	f046 0620 	orr.w	r6, r6, #32
  4057a6:	f898 3000 	ldrb.w	r3, [r8]
  4057aa:	e508      	b.n	4051be <_vfiprintf_r+0xce>
  4057ac:	9406      	str	r4, [sp, #24]
  4057ae:	2900      	cmp	r1, #0
  4057b0:	f040 836e 	bne.w	405e90 <_vfiprintf_r+0xda0>
  4057b4:	f046 0610 	orr.w	r6, r6, #16
  4057b8:	f016 0920 	ands.w	r9, r6, #32
  4057bc:	d0c9      	beq.n	405752 <_vfiprintf_r+0x662>
  4057be:	9b04      	ldr	r3, [sp, #16]
  4057c0:	3307      	adds	r3, #7
  4057c2:	f023 0307 	bic.w	r3, r3, #7
  4057c6:	f04f 0200 	mov.w	r2, #0
  4057ca:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4057ce:	e9d3 4500 	ldrd	r4, r5, [r3]
  4057d2:	f103 0208 	add.w	r2, r3, #8
  4057d6:	9b01      	ldr	r3, [sp, #4]
  4057d8:	9204      	str	r2, [sp, #16]
  4057da:	2b00      	cmp	r3, #0
  4057dc:	f2c0 81f9 	blt.w	405bd2 <_vfiprintf_r+0xae2>
  4057e0:	ea54 0305 	orrs.w	r3, r4, r5
  4057e4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4057e8:	f04f 0900 	mov.w	r9, #0
  4057ec:	f47f aedf 	bne.w	4055ae <_vfiprintf_r+0x4be>
  4057f0:	e7ca      	b.n	405788 <_vfiprintf_r+0x698>
  4057f2:	9406      	str	r4, [sp, #24]
  4057f4:	2900      	cmp	r1, #0
  4057f6:	f040 8351 	bne.w	405e9c <_vfiprintf_r+0xdac>
  4057fa:	06b2      	lsls	r2, r6, #26
  4057fc:	48ae      	ldr	r0, [pc, #696]	; (405ab8 <_vfiprintf_r+0x9c8>)
  4057fe:	d541      	bpl.n	405884 <_vfiprintf_r+0x794>
  405800:	9a04      	ldr	r2, [sp, #16]
  405802:	3207      	adds	r2, #7
  405804:	f022 0207 	bic.w	r2, r2, #7
  405808:	e9d2 4500 	ldrd	r4, r5, [r2]
  40580c:	f102 0108 	add.w	r1, r2, #8
  405810:	9104      	str	r1, [sp, #16]
  405812:	f016 0901 	ands.w	r9, r6, #1
  405816:	f000 8177 	beq.w	405b08 <_vfiprintf_r+0xa18>
  40581a:	ea54 0205 	orrs.w	r2, r4, r5
  40581e:	f040 8226 	bne.w	405c6e <_vfiprintf_r+0xb7e>
  405822:	f04f 0300 	mov.w	r3, #0
  405826:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40582a:	9b01      	ldr	r3, [sp, #4]
  40582c:	2b00      	cmp	r3, #0
  40582e:	f2c0 8196 	blt.w	405b5e <_vfiprintf_r+0xa6e>
  405832:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405836:	e572      	b.n	40531e <_vfiprintf_r+0x22e>
  405838:	9a04      	ldr	r2, [sp, #16]
  40583a:	9406      	str	r4, [sp, #24]
  40583c:	6813      	ldr	r3, [r2, #0]
  40583e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405842:	4613      	mov	r3, r2
  405844:	f04f 0100 	mov.w	r1, #0
  405848:	2501      	movs	r5, #1
  40584a:	3304      	adds	r3, #4
  40584c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405850:	9304      	str	r3, [sp, #16]
  405852:	9503      	str	r5, [sp, #12]
  405854:	af10      	add	r7, sp, #64	; 0x40
  405856:	2300      	movs	r3, #0
  405858:	9301      	str	r3, [sp, #4]
  40585a:	e573      	b.n	405344 <_vfiprintf_r+0x254>
  40585c:	f898 3000 	ldrb.w	r3, [r8]
  405860:	2800      	cmp	r0, #0
  405862:	f47f acac 	bne.w	4051be <_vfiprintf_r+0xce>
  405866:	2101      	movs	r1, #1
  405868:	2020      	movs	r0, #32
  40586a:	e4a8      	b.n	4051be <_vfiprintf_r+0xce>
  40586c:	f046 0601 	orr.w	r6, r6, #1
  405870:	f898 3000 	ldrb.w	r3, [r8]
  405874:	e4a3      	b.n	4051be <_vfiprintf_r+0xce>
  405876:	9406      	str	r4, [sp, #24]
  405878:	2900      	cmp	r1, #0
  40587a:	f040 830c 	bne.w	405e96 <_vfiprintf_r+0xda6>
  40587e:	06b2      	lsls	r2, r6, #26
  405880:	488e      	ldr	r0, [pc, #568]	; (405abc <_vfiprintf_r+0x9cc>)
  405882:	d4bd      	bmi.n	405800 <_vfiprintf_r+0x710>
  405884:	9904      	ldr	r1, [sp, #16]
  405886:	06f7      	lsls	r7, r6, #27
  405888:	460a      	mov	r2, r1
  40588a:	f100 819d 	bmi.w	405bc8 <_vfiprintf_r+0xad8>
  40588e:	0675      	lsls	r5, r6, #25
  405890:	f140 819a 	bpl.w	405bc8 <_vfiprintf_r+0xad8>
  405894:	3204      	adds	r2, #4
  405896:	880c      	ldrh	r4, [r1, #0]
  405898:	9204      	str	r2, [sp, #16]
  40589a:	2500      	movs	r5, #0
  40589c:	e7b9      	b.n	405812 <_vfiprintf_r+0x722>
  40589e:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  4058a2:	f898 3000 	ldrb.w	r3, [r8]
  4058a6:	e48a      	b.n	4051be <_vfiprintf_r+0xce>
  4058a8:	f898 3000 	ldrb.w	r3, [r8]
  4058ac:	2b6c      	cmp	r3, #108	; 0x6c
  4058ae:	bf03      	ittte	eq
  4058b0:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  4058b4:	f046 0620 	orreq.w	r6, r6, #32
  4058b8:	f108 0801 	addeq.w	r8, r8, #1
  4058bc:	f046 0610 	orrne.w	r6, r6, #16
  4058c0:	e47d      	b.n	4051be <_vfiprintf_r+0xce>
  4058c2:	2900      	cmp	r1, #0
  4058c4:	f040 8309 	bne.w	405eda <_vfiprintf_r+0xdea>
  4058c8:	06b4      	lsls	r4, r6, #26
  4058ca:	f140 821c 	bpl.w	405d06 <_vfiprintf_r+0xc16>
  4058ce:	9a04      	ldr	r2, [sp, #16]
  4058d0:	9902      	ldr	r1, [sp, #8]
  4058d2:	6813      	ldr	r3, [r2, #0]
  4058d4:	17cd      	asrs	r5, r1, #31
  4058d6:	4608      	mov	r0, r1
  4058d8:	3204      	adds	r2, #4
  4058da:	4629      	mov	r1, r5
  4058dc:	9204      	str	r2, [sp, #16]
  4058de:	e9c3 0100 	strd	r0, r1, [r3]
  4058e2:	e436      	b.n	405152 <_vfiprintf_r+0x62>
  4058e4:	9406      	str	r4, [sp, #24]
  4058e6:	2900      	cmp	r1, #0
  4058e8:	f43f ae43 	beq.w	405572 <_vfiprintf_r+0x482>
  4058ec:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4058f0:	e63f      	b.n	405572 <_vfiprintf_r+0x482>
  4058f2:	9406      	str	r4, [sp, #24]
  4058f4:	2900      	cmp	r1, #0
  4058f6:	f040 82ed 	bne.w	405ed4 <_vfiprintf_r+0xde4>
  4058fa:	2b00      	cmp	r3, #0
  4058fc:	f000 808f 	beq.w	405a1e <_vfiprintf_r+0x92e>
  405900:	2501      	movs	r5, #1
  405902:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405906:	f04f 0300 	mov.w	r3, #0
  40590a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40590e:	9503      	str	r5, [sp, #12]
  405910:	af10      	add	r7, sp, #64	; 0x40
  405912:	e7a0      	b.n	405856 <_vfiprintf_r+0x766>
  405914:	9304      	str	r3, [sp, #16]
  405916:	f04f 0900 	mov.w	r9, #0
  40591a:	e696      	b.n	40564a <_vfiprintf_r+0x55a>
  40591c:	aa0d      	add	r2, sp, #52	; 0x34
  40591e:	9900      	ldr	r1, [sp, #0]
  405920:	9309      	str	r3, [sp, #36]	; 0x24
  405922:	4648      	mov	r0, r9
  405924:	f7ff fba8 	bl	405078 <__sprint_r.part.0>
  405928:	2800      	cmp	r0, #0
  40592a:	d17f      	bne.n	405a2c <_vfiprintf_r+0x93c>
  40592c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40592e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405930:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405932:	f100 0e01 	add.w	lr, r0, #1
  405936:	46dc      	mov	ip, fp
  405938:	e529      	b.n	40538e <_vfiprintf_r+0x29e>
  40593a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40593c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40593e:	f100 0e01 	add.w	lr, r0, #1
  405942:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405946:	2b00      	cmp	r3, #0
  405948:	f43f ad50 	beq.w	4053ec <_vfiprintf_r+0x2fc>
  40594c:	3201      	adds	r2, #1
  40594e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  405952:	2301      	movs	r3, #1
  405954:	f1be 0f07 	cmp.w	lr, #7
  405958:	920f      	str	r2, [sp, #60]	; 0x3c
  40595a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40595e:	e88a 000a 	stmia.w	sl, {r1, r3}
  405962:	f340 80bf 	ble.w	405ae4 <_vfiprintf_r+0x9f4>
  405966:	2a00      	cmp	r2, #0
  405968:	f040 814e 	bne.w	405c08 <_vfiprintf_r+0xb18>
  40596c:	9907      	ldr	r1, [sp, #28]
  40596e:	2900      	cmp	r1, #0
  405970:	f040 80be 	bne.w	405af0 <_vfiprintf_r+0xa00>
  405974:	469e      	mov	lr, r3
  405976:	4610      	mov	r0, r2
  405978:	46da      	mov	sl, fp
  40597a:	9b08      	ldr	r3, [sp, #32]
  40597c:	2b80      	cmp	r3, #128	; 0x80
  40597e:	f43f ad50 	beq.w	405422 <_vfiprintf_r+0x332>
  405982:	9b01      	ldr	r3, [sp, #4]
  405984:	9903      	ldr	r1, [sp, #12]
  405986:	1a5c      	subs	r4, r3, r1
  405988:	2c00      	cmp	r4, #0
  40598a:	f77f ad93 	ble.w	4054b4 <_vfiprintf_r+0x3c4>
  40598e:	2c10      	cmp	r4, #16
  405990:	f8df 912c 	ldr.w	r9, [pc, #300]	; 405ac0 <_vfiprintf_r+0x9d0>
  405994:	dd25      	ble.n	4059e2 <_vfiprintf_r+0x8f2>
  405996:	46d4      	mov	ip, sl
  405998:	2310      	movs	r3, #16
  40599a:	46c2      	mov	sl, r8
  40599c:	46a8      	mov	r8, r5
  40599e:	464d      	mov	r5, r9
  4059a0:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4059a4:	e007      	b.n	4059b6 <_vfiprintf_r+0x8c6>
  4059a6:	f100 0e02 	add.w	lr, r0, #2
  4059aa:	f10c 0c08 	add.w	ip, ip, #8
  4059ae:	4608      	mov	r0, r1
  4059b0:	3c10      	subs	r4, #16
  4059b2:	2c10      	cmp	r4, #16
  4059b4:	dd11      	ble.n	4059da <_vfiprintf_r+0x8ea>
  4059b6:	1c41      	adds	r1, r0, #1
  4059b8:	3210      	adds	r2, #16
  4059ba:	2907      	cmp	r1, #7
  4059bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4059be:	f8cc 5000 	str.w	r5, [ip]
  4059c2:	f8cc 3004 	str.w	r3, [ip, #4]
  4059c6:	910e      	str	r1, [sp, #56]	; 0x38
  4059c8:	dded      	ble.n	4059a6 <_vfiprintf_r+0x8b6>
  4059ca:	b9d2      	cbnz	r2, 405a02 <_vfiprintf_r+0x912>
  4059cc:	3c10      	subs	r4, #16
  4059ce:	2c10      	cmp	r4, #16
  4059d0:	f04f 0e01 	mov.w	lr, #1
  4059d4:	4610      	mov	r0, r2
  4059d6:	46dc      	mov	ip, fp
  4059d8:	dced      	bgt.n	4059b6 <_vfiprintf_r+0x8c6>
  4059da:	46a9      	mov	r9, r5
  4059dc:	4645      	mov	r5, r8
  4059de:	46d0      	mov	r8, sl
  4059e0:	46e2      	mov	sl, ip
  4059e2:	4422      	add	r2, r4
  4059e4:	f1be 0f07 	cmp.w	lr, #7
  4059e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4059ea:	f8ca 9000 	str.w	r9, [sl]
  4059ee:	f8ca 4004 	str.w	r4, [sl, #4]
  4059f2:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4059f6:	dc2e      	bgt.n	405a56 <_vfiprintf_r+0x966>
  4059f8:	f10a 0a08 	add.w	sl, sl, #8
  4059fc:	f10e 0e01 	add.w	lr, lr, #1
  405a00:	e558      	b.n	4054b4 <_vfiprintf_r+0x3c4>
  405a02:	aa0d      	add	r2, sp, #52	; 0x34
  405a04:	9900      	ldr	r1, [sp, #0]
  405a06:	9301      	str	r3, [sp, #4]
  405a08:	4648      	mov	r0, r9
  405a0a:	f7ff fb35 	bl	405078 <__sprint_r.part.0>
  405a0e:	b968      	cbnz	r0, 405a2c <_vfiprintf_r+0x93c>
  405a10:	980e      	ldr	r0, [sp, #56]	; 0x38
  405a12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405a14:	9b01      	ldr	r3, [sp, #4]
  405a16:	f100 0e01 	add.w	lr, r0, #1
  405a1a:	46dc      	mov	ip, fp
  405a1c:	e7c8      	b.n	4059b0 <_vfiprintf_r+0x8c0>
  405a1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405a20:	b123      	cbz	r3, 405a2c <_vfiprintf_r+0x93c>
  405a22:	9805      	ldr	r0, [sp, #20]
  405a24:	9900      	ldr	r1, [sp, #0]
  405a26:	aa0d      	add	r2, sp, #52	; 0x34
  405a28:	f7ff fb26 	bl	405078 <__sprint_r.part.0>
  405a2c:	9b00      	ldr	r3, [sp, #0]
  405a2e:	899b      	ldrh	r3, [r3, #12]
  405a30:	065a      	lsls	r2, r3, #25
  405a32:	f100 818b 	bmi.w	405d4c <_vfiprintf_r+0xc5c>
  405a36:	9802      	ldr	r0, [sp, #8]
  405a38:	b02b      	add	sp, #172	; 0xac
  405a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a3e:	aa0d      	add	r2, sp, #52	; 0x34
  405a40:	9900      	ldr	r1, [sp, #0]
  405a42:	4648      	mov	r0, r9
  405a44:	f7ff fb18 	bl	405078 <__sprint_r.part.0>
  405a48:	2800      	cmp	r0, #0
  405a4a:	d1ef      	bne.n	405a2c <_vfiprintf_r+0x93c>
  405a4c:	990e      	ldr	r1, [sp, #56]	; 0x38
  405a4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405a50:	1c48      	adds	r0, r1, #1
  405a52:	46da      	mov	sl, fp
  405a54:	e555      	b.n	405502 <_vfiprintf_r+0x412>
  405a56:	2a00      	cmp	r2, #0
  405a58:	f040 80fb 	bne.w	405c52 <_vfiprintf_r+0xb62>
  405a5c:	9a03      	ldr	r2, [sp, #12]
  405a5e:	921b      	str	r2, [sp, #108]	; 0x6c
  405a60:	2301      	movs	r3, #1
  405a62:	920f      	str	r2, [sp, #60]	; 0x3c
  405a64:	971a      	str	r7, [sp, #104]	; 0x68
  405a66:	930e      	str	r3, [sp, #56]	; 0x38
  405a68:	46da      	mov	sl, fp
  405a6a:	f10a 0a08 	add.w	sl, sl, #8
  405a6e:	0771      	lsls	r1, r6, #29
  405a70:	d504      	bpl.n	405a7c <_vfiprintf_r+0x98c>
  405a72:	9b06      	ldr	r3, [sp, #24]
  405a74:	1b5c      	subs	r4, r3, r5
  405a76:	2c00      	cmp	r4, #0
  405a78:	f73f ad34 	bgt.w	4054e4 <_vfiprintf_r+0x3f4>
  405a7c:	9b02      	ldr	r3, [sp, #8]
  405a7e:	9906      	ldr	r1, [sp, #24]
  405a80:	42a9      	cmp	r1, r5
  405a82:	bfac      	ite	ge
  405a84:	185b      	addge	r3, r3, r1
  405a86:	195b      	addlt	r3, r3, r5
  405a88:	9302      	str	r3, [sp, #8]
  405a8a:	2a00      	cmp	r2, #0
  405a8c:	f040 80b3 	bne.w	405bf6 <_vfiprintf_r+0xb06>
  405a90:	2300      	movs	r3, #0
  405a92:	930e      	str	r3, [sp, #56]	; 0x38
  405a94:	46da      	mov	sl, fp
  405a96:	f7ff bb5c 	b.w	405152 <_vfiprintf_r+0x62>
  405a9a:	aa0d      	add	r2, sp, #52	; 0x34
  405a9c:	9900      	ldr	r1, [sp, #0]
  405a9e:	9307      	str	r3, [sp, #28]
  405aa0:	4648      	mov	r0, r9
  405aa2:	f7ff fae9 	bl	405078 <__sprint_r.part.0>
  405aa6:	2800      	cmp	r0, #0
  405aa8:	d1c0      	bne.n	405a2c <_vfiprintf_r+0x93c>
  405aaa:	980e      	ldr	r0, [sp, #56]	; 0x38
  405aac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405aae:	9b07      	ldr	r3, [sp, #28]
  405ab0:	f100 0c01 	add.w	ip, r0, #1
  405ab4:	46de      	mov	lr, fp
  405ab6:	e4cb      	b.n	405450 <_vfiprintf_r+0x360>
  405ab8:	00409824 	.word	0x00409824
  405abc:	00409838 	.word	0x00409838
  405ac0:	00409868 	.word	0x00409868
  405ac4:	2a00      	cmp	r2, #0
  405ac6:	f040 8133 	bne.w	405d30 <_vfiprintf_r+0xc40>
  405aca:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405ace:	2b00      	cmp	r3, #0
  405ad0:	f000 80f5 	beq.w	405cbe <_vfiprintf_r+0xbce>
  405ad4:	2301      	movs	r3, #1
  405ad6:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  405ada:	461a      	mov	r2, r3
  405adc:	931b      	str	r3, [sp, #108]	; 0x6c
  405ade:	469e      	mov	lr, r3
  405ae0:	911a      	str	r1, [sp, #104]	; 0x68
  405ae2:	46da      	mov	sl, fp
  405ae4:	4670      	mov	r0, lr
  405ae6:	f10a 0a08 	add.w	sl, sl, #8
  405aea:	f10e 0e01 	add.w	lr, lr, #1
  405aee:	e47d      	b.n	4053ec <_vfiprintf_r+0x2fc>
  405af0:	a90c      	add	r1, sp, #48	; 0x30
  405af2:	2202      	movs	r2, #2
  405af4:	469e      	mov	lr, r3
  405af6:	911a      	str	r1, [sp, #104]	; 0x68
  405af8:	921b      	str	r2, [sp, #108]	; 0x6c
  405afa:	46da      	mov	sl, fp
  405afc:	4670      	mov	r0, lr
  405afe:	f10a 0a08 	add.w	sl, sl, #8
  405b02:	f10e 0e01 	add.w	lr, lr, #1
  405b06:	e738      	b.n	40597a <_vfiprintf_r+0x88a>
  405b08:	9b01      	ldr	r3, [sp, #4]
  405b0a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405b0e:	2b00      	cmp	r3, #0
  405b10:	f2c0 812a 	blt.w	405d68 <_vfiprintf_r+0xc78>
  405b14:	ea54 0305 	orrs.w	r3, r4, r5
  405b18:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405b1c:	f43f abff 	beq.w	40531e <_vfiprintf_r+0x22e>
  405b20:	465f      	mov	r7, fp
  405b22:	0923      	lsrs	r3, r4, #4
  405b24:	f004 010f 	and.w	r1, r4, #15
  405b28:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405b2c:	092a      	lsrs	r2, r5, #4
  405b2e:	461c      	mov	r4, r3
  405b30:	4615      	mov	r5, r2
  405b32:	5c43      	ldrb	r3, [r0, r1]
  405b34:	f807 3d01 	strb.w	r3, [r7, #-1]!
  405b38:	ea54 0305 	orrs.w	r3, r4, r5
  405b3c:	d1f1      	bne.n	405b22 <_vfiprintf_r+0xa32>
  405b3e:	ebc7 030b 	rsb	r3, r7, fp
  405b42:	9303      	str	r3, [sp, #12]
  405b44:	f7ff bbf4 	b.w	405330 <_vfiprintf_r+0x240>
  405b48:	aa0d      	add	r2, sp, #52	; 0x34
  405b4a:	9900      	ldr	r1, [sp, #0]
  405b4c:	9805      	ldr	r0, [sp, #20]
  405b4e:	f7ff fa93 	bl	405078 <__sprint_r.part.0>
  405b52:	2800      	cmp	r0, #0
  405b54:	f47f af6a 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405b58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405b5a:	46da      	mov	sl, fp
  405b5c:	e787      	b.n	405a6e <_vfiprintf_r+0x97e>
  405b5e:	f04f 0900 	mov.w	r9, #0
  405b62:	2400      	movs	r4, #0
  405b64:	2500      	movs	r5, #0
  405b66:	e7db      	b.n	405b20 <_vfiprintf_r+0xa30>
  405b68:	f016 0210 	ands.w	r2, r6, #16
  405b6c:	f000 80b2 	beq.w	405cd4 <_vfiprintf_r+0xbe4>
  405b70:	9904      	ldr	r1, [sp, #16]
  405b72:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405b76:	460a      	mov	r2, r1
  405b78:	680c      	ldr	r4, [r1, #0]
  405b7a:	9901      	ldr	r1, [sp, #4]
  405b7c:	2900      	cmp	r1, #0
  405b7e:	f102 0204 	add.w	r2, r2, #4
  405b82:	f04f 0500 	mov.w	r5, #0
  405b86:	f2c0 8159 	blt.w	405e3c <_vfiprintf_r+0xd4c>
  405b8a:	ea54 0105 	orrs.w	r1, r4, r5
  405b8e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405b92:	9204      	str	r2, [sp, #16]
  405b94:	f43f ad51 	beq.w	40563a <_vfiprintf_r+0x54a>
  405b98:	4699      	mov	r9, r3
  405b9a:	e556      	b.n	40564a <_vfiprintf_r+0x55a>
  405b9c:	06f7      	lsls	r7, r6, #27
  405b9e:	d40a      	bmi.n	405bb6 <_vfiprintf_r+0xac6>
  405ba0:	0675      	lsls	r5, r6, #25
  405ba2:	d508      	bpl.n	405bb6 <_vfiprintf_r+0xac6>
  405ba4:	9904      	ldr	r1, [sp, #16]
  405ba6:	f9b1 4000 	ldrsh.w	r4, [r1]
  405baa:	3104      	adds	r1, #4
  405bac:	17e5      	asrs	r5, r4, #31
  405bae:	4622      	mov	r2, r4
  405bb0:	462b      	mov	r3, r5
  405bb2:	9104      	str	r1, [sp, #16]
  405bb4:	e4ea      	b.n	40558c <_vfiprintf_r+0x49c>
  405bb6:	9a04      	ldr	r2, [sp, #16]
  405bb8:	6814      	ldr	r4, [r2, #0]
  405bba:	4613      	mov	r3, r2
  405bbc:	3304      	adds	r3, #4
  405bbe:	17e5      	asrs	r5, r4, #31
  405bc0:	9304      	str	r3, [sp, #16]
  405bc2:	4622      	mov	r2, r4
  405bc4:	462b      	mov	r3, r5
  405bc6:	e4e1      	b.n	40558c <_vfiprintf_r+0x49c>
  405bc8:	6814      	ldr	r4, [r2, #0]
  405bca:	3204      	adds	r2, #4
  405bcc:	9204      	str	r2, [sp, #16]
  405bce:	2500      	movs	r5, #0
  405bd0:	e61f      	b.n	405812 <_vfiprintf_r+0x722>
  405bd2:	f04f 0900 	mov.w	r9, #0
  405bd6:	ea54 0305 	orrs.w	r3, r4, r5
  405bda:	f47f ace8 	bne.w	4055ae <_vfiprintf_r+0x4be>
  405bde:	e5d8      	b.n	405792 <_vfiprintf_r+0x6a2>
  405be0:	aa0d      	add	r2, sp, #52	; 0x34
  405be2:	9900      	ldr	r1, [sp, #0]
  405be4:	9805      	ldr	r0, [sp, #20]
  405be6:	f7ff fa47 	bl	405078 <__sprint_r.part.0>
  405bea:	2800      	cmp	r0, #0
  405bec:	f47f af1e 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405bf0:	46da      	mov	sl, fp
  405bf2:	f7ff bb48 	b.w	405286 <_vfiprintf_r+0x196>
  405bf6:	aa0d      	add	r2, sp, #52	; 0x34
  405bf8:	9900      	ldr	r1, [sp, #0]
  405bfa:	9805      	ldr	r0, [sp, #20]
  405bfc:	f7ff fa3c 	bl	405078 <__sprint_r.part.0>
  405c00:	2800      	cmp	r0, #0
  405c02:	f43f af45 	beq.w	405a90 <_vfiprintf_r+0x9a0>
  405c06:	e711      	b.n	405a2c <_vfiprintf_r+0x93c>
  405c08:	aa0d      	add	r2, sp, #52	; 0x34
  405c0a:	9900      	ldr	r1, [sp, #0]
  405c0c:	9805      	ldr	r0, [sp, #20]
  405c0e:	f7ff fa33 	bl	405078 <__sprint_r.part.0>
  405c12:	2800      	cmp	r0, #0
  405c14:	f47f af0a 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405c18:	980e      	ldr	r0, [sp, #56]	; 0x38
  405c1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405c1c:	f100 0e01 	add.w	lr, r0, #1
  405c20:	46da      	mov	sl, fp
  405c22:	f7ff bbe3 	b.w	4053ec <_vfiprintf_r+0x2fc>
  405c26:	aa0d      	add	r2, sp, #52	; 0x34
  405c28:	9900      	ldr	r1, [sp, #0]
  405c2a:	9805      	ldr	r0, [sp, #20]
  405c2c:	f7ff fa24 	bl	405078 <__sprint_r.part.0>
  405c30:	2800      	cmp	r0, #0
  405c32:	f47f aefb 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405c36:	980e      	ldr	r0, [sp, #56]	; 0x38
  405c38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405c3a:	f100 0e01 	add.w	lr, r0, #1
  405c3e:	46da      	mov	sl, fp
  405c40:	e69b      	b.n	40597a <_vfiprintf_r+0x88a>
  405c42:	2a00      	cmp	r2, #0
  405c44:	f040 80d8 	bne.w	405df8 <_vfiprintf_r+0xd08>
  405c48:	f04f 0e01 	mov.w	lr, #1
  405c4c:	4610      	mov	r0, r2
  405c4e:	46da      	mov	sl, fp
  405c50:	e697      	b.n	405982 <_vfiprintf_r+0x892>
  405c52:	aa0d      	add	r2, sp, #52	; 0x34
  405c54:	9900      	ldr	r1, [sp, #0]
  405c56:	9805      	ldr	r0, [sp, #20]
  405c58:	f7ff fa0e 	bl	405078 <__sprint_r.part.0>
  405c5c:	2800      	cmp	r0, #0
  405c5e:	f47f aee5 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405c62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405c64:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405c66:	f103 0e01 	add.w	lr, r3, #1
  405c6a:	46da      	mov	sl, fp
  405c6c:	e422      	b.n	4054b4 <_vfiprintf_r+0x3c4>
  405c6e:	2230      	movs	r2, #48	; 0x30
  405c70:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  405c74:	9a01      	ldr	r2, [sp, #4]
  405c76:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  405c7a:	2a00      	cmp	r2, #0
  405c7c:	f04f 0300 	mov.w	r3, #0
  405c80:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405c84:	f046 0302 	orr.w	r3, r6, #2
  405c88:	f2c0 80cb 	blt.w	405e22 <_vfiprintf_r+0xd32>
  405c8c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405c90:	f046 0602 	orr.w	r6, r6, #2
  405c94:	f04f 0900 	mov.w	r9, #0
  405c98:	e742      	b.n	405b20 <_vfiprintf_r+0xa30>
  405c9a:	f04f 0900 	mov.w	r9, #0
  405c9e:	4890      	ldr	r0, [pc, #576]	; (405ee0 <_vfiprintf_r+0xdf0>)
  405ca0:	e73e      	b.n	405b20 <_vfiprintf_r+0xa30>
  405ca2:	9b01      	ldr	r3, [sp, #4]
  405ca4:	4264      	negs	r4, r4
  405ca6:	f04f 092d 	mov.w	r9, #45	; 0x2d
  405caa:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405cae:	2b00      	cmp	r3, #0
  405cb0:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405cb4:	f6ff ac7b 	blt.w	4055ae <_vfiprintf_r+0x4be>
  405cb8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405cbc:	e477      	b.n	4055ae <_vfiprintf_r+0x4be>
  405cbe:	9b07      	ldr	r3, [sp, #28]
  405cc0:	2b00      	cmp	r3, #0
  405cc2:	d072      	beq.n	405daa <_vfiprintf_r+0xcba>
  405cc4:	ab0c      	add	r3, sp, #48	; 0x30
  405cc6:	2202      	movs	r2, #2
  405cc8:	931a      	str	r3, [sp, #104]	; 0x68
  405cca:	921b      	str	r2, [sp, #108]	; 0x6c
  405ccc:	f04f 0e01 	mov.w	lr, #1
  405cd0:	46da      	mov	sl, fp
  405cd2:	e713      	b.n	405afc <_vfiprintf_r+0xa0c>
  405cd4:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  405cd8:	d048      	beq.n	405d6c <_vfiprintf_r+0xc7c>
  405cda:	9904      	ldr	r1, [sp, #16]
  405cdc:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405ce0:	460b      	mov	r3, r1
  405ce2:	880c      	ldrh	r4, [r1, #0]
  405ce4:	9901      	ldr	r1, [sp, #4]
  405ce6:	2900      	cmp	r1, #0
  405ce8:	f103 0304 	add.w	r3, r3, #4
  405cec:	f04f 0500 	mov.w	r5, #0
  405cf0:	f6ff ae10 	blt.w	405914 <_vfiprintf_r+0x824>
  405cf4:	ea54 0105 	orrs.w	r1, r4, r5
  405cf8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405cfc:	9304      	str	r3, [sp, #16]
  405cfe:	f43f ac9c 	beq.w	40563a <_vfiprintf_r+0x54a>
  405d02:	4691      	mov	r9, r2
  405d04:	e4a1      	b.n	40564a <_vfiprintf_r+0x55a>
  405d06:	06f0      	lsls	r0, r6, #27
  405d08:	d40a      	bmi.n	405d20 <_vfiprintf_r+0xc30>
  405d0a:	0671      	lsls	r1, r6, #25
  405d0c:	d508      	bpl.n	405d20 <_vfiprintf_r+0xc30>
  405d0e:	9a04      	ldr	r2, [sp, #16]
  405d10:	6813      	ldr	r3, [r2, #0]
  405d12:	3204      	adds	r2, #4
  405d14:	9204      	str	r2, [sp, #16]
  405d16:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  405d1a:	801a      	strh	r2, [r3, #0]
  405d1c:	f7ff ba19 	b.w	405152 <_vfiprintf_r+0x62>
  405d20:	9a04      	ldr	r2, [sp, #16]
  405d22:	6813      	ldr	r3, [r2, #0]
  405d24:	3204      	adds	r2, #4
  405d26:	9204      	str	r2, [sp, #16]
  405d28:	9a02      	ldr	r2, [sp, #8]
  405d2a:	601a      	str	r2, [r3, #0]
  405d2c:	f7ff ba11 	b.w	405152 <_vfiprintf_r+0x62>
  405d30:	aa0d      	add	r2, sp, #52	; 0x34
  405d32:	9900      	ldr	r1, [sp, #0]
  405d34:	9805      	ldr	r0, [sp, #20]
  405d36:	f7ff f99f 	bl	405078 <__sprint_r.part.0>
  405d3a:	2800      	cmp	r0, #0
  405d3c:	f47f ae76 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405d40:	980e      	ldr	r0, [sp, #56]	; 0x38
  405d42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405d44:	f100 0e01 	add.w	lr, r0, #1
  405d48:	46da      	mov	sl, fp
  405d4a:	e5fa      	b.n	405942 <_vfiprintf_r+0x852>
  405d4c:	f04f 30ff 	mov.w	r0, #4294967295
  405d50:	f7ff bab6 	b.w	4052c0 <_vfiprintf_r+0x1d0>
  405d54:	4862      	ldr	r0, [pc, #392]	; (405ee0 <_vfiprintf_r+0xdf0>)
  405d56:	4616      	mov	r6, r2
  405d58:	ea54 0205 	orrs.w	r2, r4, r5
  405d5c:	9304      	str	r3, [sp, #16]
  405d5e:	f04f 0900 	mov.w	r9, #0
  405d62:	f47f aedd 	bne.w	405b20 <_vfiprintf_r+0xa30>
  405d66:	e6fc      	b.n	405b62 <_vfiprintf_r+0xa72>
  405d68:	9b04      	ldr	r3, [sp, #16]
  405d6a:	e7f5      	b.n	405d58 <_vfiprintf_r+0xc68>
  405d6c:	9a04      	ldr	r2, [sp, #16]
  405d6e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405d72:	4613      	mov	r3, r2
  405d74:	6814      	ldr	r4, [r2, #0]
  405d76:	9a01      	ldr	r2, [sp, #4]
  405d78:	2a00      	cmp	r2, #0
  405d7a:	f103 0304 	add.w	r3, r3, #4
  405d7e:	f04f 0500 	mov.w	r5, #0
  405d82:	f6ff adc7 	blt.w	405914 <_vfiprintf_r+0x824>
  405d86:	ea54 0205 	orrs.w	r2, r4, r5
  405d8a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405d8e:	9304      	str	r3, [sp, #16]
  405d90:	f47f ac5b 	bne.w	40564a <_vfiprintf_r+0x55a>
  405d94:	e451      	b.n	40563a <_vfiprintf_r+0x54a>
  405d96:	aa0d      	add	r2, sp, #52	; 0x34
  405d98:	9900      	ldr	r1, [sp, #0]
  405d9a:	9805      	ldr	r0, [sp, #20]
  405d9c:	f7ff f96c 	bl	405078 <__sprint_r.part.0>
  405da0:	2800      	cmp	r0, #0
  405da2:	f47f ae43 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405da6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405da8:	e668      	b.n	405a7c <_vfiprintf_r+0x98c>
  405daa:	4610      	mov	r0, r2
  405dac:	f04f 0e01 	mov.w	lr, #1
  405db0:	46da      	mov	sl, fp
  405db2:	e5e6      	b.n	405982 <_vfiprintf_r+0x892>
  405db4:	9904      	ldr	r1, [sp, #16]
  405db6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405dba:	460a      	mov	r2, r1
  405dbc:	880c      	ldrh	r4, [r1, #0]
  405dbe:	9901      	ldr	r1, [sp, #4]
  405dc0:	2900      	cmp	r1, #0
  405dc2:	f102 0204 	add.w	r2, r2, #4
  405dc6:	f04f 0500 	mov.w	r5, #0
  405dca:	db4e      	blt.n	405e6a <_vfiprintf_r+0xd7a>
  405dcc:	ea54 0105 	orrs.w	r1, r4, r5
  405dd0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405dd4:	9204      	str	r2, [sp, #16]
  405dd6:	4699      	mov	r9, r3
  405dd8:	f47f abe9 	bne.w	4055ae <_vfiprintf_r+0x4be>
  405ddc:	e4d4      	b.n	405788 <_vfiprintf_r+0x698>
  405dde:	9304      	str	r3, [sp, #16]
  405de0:	e6f9      	b.n	405bd6 <_vfiprintf_r+0xae6>
  405de2:	4638      	mov	r0, r7
  405de4:	9404      	str	r4, [sp, #16]
  405de6:	f7fd fd8b 	bl	403900 <strlen>
  405dea:	2300      	movs	r3, #0
  405dec:	9003      	str	r0, [sp, #12]
  405dee:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405df2:	9301      	str	r3, [sp, #4]
  405df4:	f7ff ba9c 	b.w	405330 <_vfiprintf_r+0x240>
  405df8:	aa0d      	add	r2, sp, #52	; 0x34
  405dfa:	9900      	ldr	r1, [sp, #0]
  405dfc:	9805      	ldr	r0, [sp, #20]
  405dfe:	f7ff f93b 	bl	405078 <__sprint_r.part.0>
  405e02:	2800      	cmp	r0, #0
  405e04:	f47f ae12 	bne.w	405a2c <_vfiprintf_r+0x93c>
  405e08:	980e      	ldr	r0, [sp, #56]	; 0x38
  405e0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e0c:	f100 0e01 	add.w	lr, r0, #1
  405e10:	46da      	mov	sl, fp
  405e12:	e5b6      	b.n	405982 <_vfiprintf_r+0x892>
  405e14:	980e      	ldr	r0, [sp, #56]	; 0x38
  405e16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e18:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 405ee8 <_vfiprintf_r+0xdf8>
  405e1c:	3001      	adds	r0, #1
  405e1e:	f7ff bad2 	b.w	4053c6 <_vfiprintf_r+0x2d6>
  405e22:	461e      	mov	r6, r3
  405e24:	f04f 0900 	mov.w	r9, #0
  405e28:	e67a      	b.n	405b20 <_vfiprintf_r+0xa30>
  405e2a:	2b06      	cmp	r3, #6
  405e2c:	bf28      	it	cs
  405e2e:	2306      	movcs	r3, #6
  405e30:	9303      	str	r3, [sp, #12]
  405e32:	9404      	str	r4, [sp, #16]
  405e34:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  405e38:	4f2a      	ldr	r7, [pc, #168]	; (405ee4 <_vfiprintf_r+0xdf4>)
  405e3a:	e50c      	b.n	405856 <_vfiprintf_r+0x766>
  405e3c:	9204      	str	r2, [sp, #16]
  405e3e:	e56a      	b.n	405916 <_vfiprintf_r+0x826>
  405e40:	980e      	ldr	r0, [sp, #56]	; 0x38
  405e42:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 405ee8 <_vfiprintf_r+0xdf8>
  405e46:	3001      	adds	r0, #1
  405e48:	f7ff bb73 	b.w	405532 <_vfiprintf_r+0x442>
  405e4c:	46f4      	mov	ip, lr
  405e4e:	f7ff bb1a 	b.w	405486 <_vfiprintf_r+0x396>
  405e52:	9b01      	ldr	r3, [sp, #4]
  405e54:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405e58:	9303      	str	r3, [sp, #12]
  405e5a:	9404      	str	r4, [sp, #16]
  405e5c:	9001      	str	r0, [sp, #4]
  405e5e:	f7ff ba67 	b.w	405330 <_vfiprintf_r+0x240>
  405e62:	2200      	movs	r2, #0
  405e64:	9201      	str	r2, [sp, #4]
  405e66:	f7ff b9ac 	b.w	4051c2 <_vfiprintf_r+0xd2>
  405e6a:	9204      	str	r2, [sp, #16]
  405e6c:	4699      	mov	r9, r3
  405e6e:	e6b2      	b.n	405bd6 <_vfiprintf_r+0xae6>
  405e70:	9a04      	ldr	r2, [sp, #16]
  405e72:	6813      	ldr	r3, [r2, #0]
  405e74:	9301      	str	r3, [sp, #4]
  405e76:	3204      	adds	r2, #4
  405e78:	2b00      	cmp	r3, #0
  405e7a:	9204      	str	r2, [sp, #16]
  405e7c:	f898 3001 	ldrb.w	r3, [r8, #1]
  405e80:	46a8      	mov	r8, r5
  405e82:	f6bf a99c 	bge.w	4051be <_vfiprintf_r+0xce>
  405e86:	f04f 32ff 	mov.w	r2, #4294967295
  405e8a:	9201      	str	r2, [sp, #4]
  405e8c:	f7ff b997 	b.w	4051be <_vfiprintf_r+0xce>
  405e90:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405e94:	e48e      	b.n	4057b4 <_vfiprintf_r+0x6c4>
  405e96:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405e9a:	e4f0      	b.n	40587e <_vfiprintf_r+0x78e>
  405e9c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405ea0:	e4ab      	b.n	4057fa <_vfiprintf_r+0x70a>
  405ea2:	4699      	mov	r9, r3
  405ea4:	07f3      	lsls	r3, r6, #31
  405ea6:	d505      	bpl.n	405eb4 <_vfiprintf_r+0xdc4>
  405ea8:	af2a      	add	r7, sp, #168	; 0xa8
  405eaa:	2330      	movs	r3, #48	; 0x30
  405eac:	f807 3d41 	strb.w	r3, [r7, #-65]!
  405eb0:	f7ff bb97 	b.w	4055e2 <_vfiprintf_r+0x4f2>
  405eb4:	9b01      	ldr	r3, [sp, #4]
  405eb6:	9303      	str	r3, [sp, #12]
  405eb8:	465f      	mov	r7, fp
  405eba:	f7ff ba39 	b.w	405330 <_vfiprintf_r+0x240>
  405ebe:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405ec2:	e443      	b.n	40574c <_vfiprintf_r+0x65c>
  405ec4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405ec8:	f7ff bb9a 	b.w	405600 <_vfiprintf_r+0x510>
  405ecc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405ed0:	f7ff bb4d 	b.w	40556e <_vfiprintf_r+0x47e>
  405ed4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405ed8:	e50f      	b.n	4058fa <_vfiprintf_r+0x80a>
  405eda:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405ede:	e4f3      	b.n	4058c8 <_vfiprintf_r+0x7d8>
  405ee0:	00409838 	.word	0x00409838
  405ee4:	0040984c 	.word	0x0040984c
  405ee8:	00409878 	.word	0x00409878

00405eec <__sbprintf>:
  405eec:	b5f0      	push	{r4, r5, r6, r7, lr}
  405eee:	460c      	mov	r4, r1
  405ef0:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  405ef4:	8989      	ldrh	r1, [r1, #12]
  405ef6:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405ef8:	89e5      	ldrh	r5, [r4, #14]
  405efa:	9619      	str	r6, [sp, #100]	; 0x64
  405efc:	f021 0102 	bic.w	r1, r1, #2
  405f00:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405f02:	f8ad 500e 	strh.w	r5, [sp, #14]
  405f06:	2500      	movs	r5, #0
  405f08:	69e7      	ldr	r7, [r4, #28]
  405f0a:	f8ad 100c 	strh.w	r1, [sp, #12]
  405f0e:	9609      	str	r6, [sp, #36]	; 0x24
  405f10:	9506      	str	r5, [sp, #24]
  405f12:	ae1a      	add	r6, sp, #104	; 0x68
  405f14:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405f18:	4669      	mov	r1, sp
  405f1a:	9600      	str	r6, [sp, #0]
  405f1c:	9604      	str	r6, [sp, #16]
  405f1e:	9502      	str	r5, [sp, #8]
  405f20:	9505      	str	r5, [sp, #20]
  405f22:	9707      	str	r7, [sp, #28]
  405f24:	4606      	mov	r6, r0
  405f26:	f7ff f8e3 	bl	4050f0 <_vfiprintf_r>
  405f2a:	1e05      	subs	r5, r0, #0
  405f2c:	db07      	blt.n	405f3e <__sbprintf+0x52>
  405f2e:	4630      	mov	r0, r6
  405f30:	4669      	mov	r1, sp
  405f32:	f001 f8e9 	bl	407108 <_fflush_r>
  405f36:	2800      	cmp	r0, #0
  405f38:	bf18      	it	ne
  405f3a:	f04f 35ff 	movne.w	r5, #4294967295
  405f3e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405f42:	065b      	lsls	r3, r3, #25
  405f44:	d503      	bpl.n	405f4e <__sbprintf+0x62>
  405f46:	89a3      	ldrh	r3, [r4, #12]
  405f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f4c:	81a3      	strh	r3, [r4, #12]
  405f4e:	4628      	mov	r0, r5
  405f50:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  405f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f56:	bf00      	nop

00405f58 <__swsetup_r>:
  405f58:	b538      	push	{r3, r4, r5, lr}
  405f5a:	4b30      	ldr	r3, [pc, #192]	; (40601c <__swsetup_r+0xc4>)
  405f5c:	681b      	ldr	r3, [r3, #0]
  405f5e:	4605      	mov	r5, r0
  405f60:	460c      	mov	r4, r1
  405f62:	b113      	cbz	r3, 405f6a <__swsetup_r+0x12>
  405f64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405f66:	2a00      	cmp	r2, #0
  405f68:	d038      	beq.n	405fdc <__swsetup_r+0x84>
  405f6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405f6e:	b293      	uxth	r3, r2
  405f70:	0718      	lsls	r0, r3, #28
  405f72:	d50c      	bpl.n	405f8e <__swsetup_r+0x36>
  405f74:	6920      	ldr	r0, [r4, #16]
  405f76:	b1a8      	cbz	r0, 405fa4 <__swsetup_r+0x4c>
  405f78:	f013 0201 	ands.w	r2, r3, #1
  405f7c:	d01e      	beq.n	405fbc <__swsetup_r+0x64>
  405f7e:	6963      	ldr	r3, [r4, #20]
  405f80:	2200      	movs	r2, #0
  405f82:	425b      	negs	r3, r3
  405f84:	61a3      	str	r3, [r4, #24]
  405f86:	60a2      	str	r2, [r4, #8]
  405f88:	b1f0      	cbz	r0, 405fc8 <__swsetup_r+0x70>
  405f8a:	2000      	movs	r0, #0
  405f8c:	bd38      	pop	{r3, r4, r5, pc}
  405f8e:	06d9      	lsls	r1, r3, #27
  405f90:	d53c      	bpl.n	40600c <__swsetup_r+0xb4>
  405f92:	0758      	lsls	r0, r3, #29
  405f94:	d426      	bmi.n	405fe4 <__swsetup_r+0x8c>
  405f96:	6920      	ldr	r0, [r4, #16]
  405f98:	f042 0308 	orr.w	r3, r2, #8
  405f9c:	81a3      	strh	r3, [r4, #12]
  405f9e:	b29b      	uxth	r3, r3
  405fa0:	2800      	cmp	r0, #0
  405fa2:	d1e9      	bne.n	405f78 <__swsetup_r+0x20>
  405fa4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405fa8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405fac:	d0e4      	beq.n	405f78 <__swsetup_r+0x20>
  405fae:	4628      	mov	r0, r5
  405fb0:	4621      	mov	r1, r4
  405fb2:	f001 fcd9 	bl	407968 <__smakebuf_r>
  405fb6:	89a3      	ldrh	r3, [r4, #12]
  405fb8:	6920      	ldr	r0, [r4, #16]
  405fba:	e7dd      	b.n	405f78 <__swsetup_r+0x20>
  405fbc:	0799      	lsls	r1, r3, #30
  405fbe:	bf58      	it	pl
  405fc0:	6962      	ldrpl	r2, [r4, #20]
  405fc2:	60a2      	str	r2, [r4, #8]
  405fc4:	2800      	cmp	r0, #0
  405fc6:	d1e0      	bne.n	405f8a <__swsetup_r+0x32>
  405fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405fcc:	061a      	lsls	r2, r3, #24
  405fce:	d5dd      	bpl.n	405f8c <__swsetup_r+0x34>
  405fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405fd4:	81a3      	strh	r3, [r4, #12]
  405fd6:	f04f 30ff 	mov.w	r0, #4294967295
  405fda:	bd38      	pop	{r3, r4, r5, pc}
  405fdc:	4618      	mov	r0, r3
  405fde:	f001 f927 	bl	407230 <__sinit>
  405fe2:	e7c2      	b.n	405f6a <__swsetup_r+0x12>
  405fe4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405fe6:	b151      	cbz	r1, 405ffe <__swsetup_r+0xa6>
  405fe8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405fec:	4299      	cmp	r1, r3
  405fee:	d004      	beq.n	405ffa <__swsetup_r+0xa2>
  405ff0:	4628      	mov	r0, r5
  405ff2:	f001 f9e7 	bl	4073c4 <_free_r>
  405ff6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405ffa:	2300      	movs	r3, #0
  405ffc:	6323      	str	r3, [r4, #48]	; 0x30
  405ffe:	2300      	movs	r3, #0
  406000:	6920      	ldr	r0, [r4, #16]
  406002:	6063      	str	r3, [r4, #4]
  406004:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406008:	6020      	str	r0, [r4, #0]
  40600a:	e7c5      	b.n	405f98 <__swsetup_r+0x40>
  40600c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  406010:	2309      	movs	r3, #9
  406012:	602b      	str	r3, [r5, #0]
  406014:	f04f 30ff 	mov.w	r0, #4294967295
  406018:	81a2      	strh	r2, [r4, #12]
  40601a:	bd38      	pop	{r3, r4, r5, pc}
  40601c:	20400438 	.word	0x20400438

00406020 <register_fini>:
  406020:	4b02      	ldr	r3, [pc, #8]	; (40602c <register_fini+0xc>)
  406022:	b113      	cbz	r3, 40602a <register_fini+0xa>
  406024:	4802      	ldr	r0, [pc, #8]	; (406030 <register_fini+0x10>)
  406026:	f000 b805 	b.w	406034 <atexit>
  40602a:	4770      	bx	lr
  40602c:	00000000 	.word	0x00000000
  406030:	00407245 	.word	0x00407245

00406034 <atexit>:
  406034:	2300      	movs	r3, #0
  406036:	4601      	mov	r1, r0
  406038:	461a      	mov	r2, r3
  40603a:	4618      	mov	r0, r3
  40603c:	f002 bbf2 	b.w	408824 <__register_exitproc>

00406040 <quorem>:
  406040:	6902      	ldr	r2, [r0, #16]
  406042:	690b      	ldr	r3, [r1, #16]
  406044:	4293      	cmp	r3, r2
  406046:	f300 808d 	bgt.w	406164 <quorem+0x124>
  40604a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40604e:	f103 38ff 	add.w	r8, r3, #4294967295
  406052:	f101 0714 	add.w	r7, r1, #20
  406056:	f100 0b14 	add.w	fp, r0, #20
  40605a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40605e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  406062:	ea4f 0488 	mov.w	r4, r8, lsl #2
  406066:	b083      	sub	sp, #12
  406068:	3201      	adds	r2, #1
  40606a:	fbb3 f9f2 	udiv	r9, r3, r2
  40606e:	eb0b 0304 	add.w	r3, fp, r4
  406072:	9400      	str	r4, [sp, #0]
  406074:	eb07 0a04 	add.w	sl, r7, r4
  406078:	9301      	str	r3, [sp, #4]
  40607a:	f1b9 0f00 	cmp.w	r9, #0
  40607e:	d039      	beq.n	4060f4 <quorem+0xb4>
  406080:	2500      	movs	r5, #0
  406082:	46bc      	mov	ip, r7
  406084:	46de      	mov	lr, fp
  406086:	462b      	mov	r3, r5
  406088:	f85c 6b04 	ldr.w	r6, [ip], #4
  40608c:	f8de 2000 	ldr.w	r2, [lr]
  406090:	b2b4      	uxth	r4, r6
  406092:	fb09 5504 	mla	r5, r9, r4, r5
  406096:	0c36      	lsrs	r6, r6, #16
  406098:	0c2c      	lsrs	r4, r5, #16
  40609a:	fb09 4406 	mla	r4, r9, r6, r4
  40609e:	b2ad      	uxth	r5, r5
  4060a0:	1b5b      	subs	r3, r3, r5
  4060a2:	b2a6      	uxth	r6, r4
  4060a4:	fa13 f382 	uxtah	r3, r3, r2
  4060a8:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  4060ac:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4060b0:	b29b      	uxth	r3, r3
  4060b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4060b6:	45e2      	cmp	sl, ip
  4060b8:	f84e 3b04 	str.w	r3, [lr], #4
  4060bc:	ea4f 4514 	mov.w	r5, r4, lsr #16
  4060c0:	ea4f 4326 	mov.w	r3, r6, asr #16
  4060c4:	d2e0      	bcs.n	406088 <quorem+0x48>
  4060c6:	9b00      	ldr	r3, [sp, #0]
  4060c8:	f85b 3003 	ldr.w	r3, [fp, r3]
  4060cc:	b993      	cbnz	r3, 4060f4 <quorem+0xb4>
  4060ce:	9c01      	ldr	r4, [sp, #4]
  4060d0:	1f23      	subs	r3, r4, #4
  4060d2:	459b      	cmp	fp, r3
  4060d4:	d20c      	bcs.n	4060f0 <quorem+0xb0>
  4060d6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4060da:	b94b      	cbnz	r3, 4060f0 <quorem+0xb0>
  4060dc:	f1a4 0308 	sub.w	r3, r4, #8
  4060e0:	e002      	b.n	4060e8 <quorem+0xa8>
  4060e2:	681a      	ldr	r2, [r3, #0]
  4060e4:	3b04      	subs	r3, #4
  4060e6:	b91a      	cbnz	r2, 4060f0 <quorem+0xb0>
  4060e8:	459b      	cmp	fp, r3
  4060ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4060ee:	d3f8      	bcc.n	4060e2 <quorem+0xa2>
  4060f0:	f8c0 8010 	str.w	r8, [r0, #16]
  4060f4:	4604      	mov	r4, r0
  4060f6:	f001 ff37 	bl	407f68 <__mcmp>
  4060fa:	2800      	cmp	r0, #0
  4060fc:	db2e      	blt.n	40615c <quorem+0x11c>
  4060fe:	f109 0901 	add.w	r9, r9, #1
  406102:	465d      	mov	r5, fp
  406104:	2300      	movs	r3, #0
  406106:	f857 1b04 	ldr.w	r1, [r7], #4
  40610a:	6828      	ldr	r0, [r5, #0]
  40610c:	b28a      	uxth	r2, r1
  40610e:	1a9a      	subs	r2, r3, r2
  406110:	0c09      	lsrs	r1, r1, #16
  406112:	fa12 f280 	uxtah	r2, r2, r0
  406116:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40611a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40611e:	b291      	uxth	r1, r2
  406120:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  406124:	45ba      	cmp	sl, r7
  406126:	f845 1b04 	str.w	r1, [r5], #4
  40612a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40612e:	d2ea      	bcs.n	406106 <quorem+0xc6>
  406130:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  406134:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  406138:	b982      	cbnz	r2, 40615c <quorem+0x11c>
  40613a:	1f1a      	subs	r2, r3, #4
  40613c:	4593      	cmp	fp, r2
  40613e:	d20b      	bcs.n	406158 <quorem+0x118>
  406140:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406144:	b942      	cbnz	r2, 406158 <quorem+0x118>
  406146:	3b08      	subs	r3, #8
  406148:	e002      	b.n	406150 <quorem+0x110>
  40614a:	681a      	ldr	r2, [r3, #0]
  40614c:	3b04      	subs	r3, #4
  40614e:	b91a      	cbnz	r2, 406158 <quorem+0x118>
  406150:	459b      	cmp	fp, r3
  406152:	f108 38ff 	add.w	r8, r8, #4294967295
  406156:	d3f8      	bcc.n	40614a <quorem+0x10a>
  406158:	f8c4 8010 	str.w	r8, [r4, #16]
  40615c:	4648      	mov	r0, r9
  40615e:	b003      	add	sp, #12
  406160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406164:	2000      	movs	r0, #0
  406166:	4770      	bx	lr

00406168 <_dtoa_r>:
  406168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40616c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40616e:	b097      	sub	sp, #92	; 0x5c
  406170:	4681      	mov	r9, r0
  406172:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  406174:	4692      	mov	sl, r2
  406176:	469b      	mov	fp, r3
  406178:	b149      	cbz	r1, 40618e <_dtoa_r+0x26>
  40617a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40617c:	604a      	str	r2, [r1, #4]
  40617e:	2301      	movs	r3, #1
  406180:	4093      	lsls	r3, r2
  406182:	608b      	str	r3, [r1, #8]
  406184:	f001 fd0e 	bl	407ba4 <_Bfree>
  406188:	2300      	movs	r3, #0
  40618a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  40618e:	f1bb 0f00 	cmp.w	fp, #0
  406192:	46d8      	mov	r8, fp
  406194:	db33      	blt.n	4061fe <_dtoa_r+0x96>
  406196:	2300      	movs	r3, #0
  406198:	6023      	str	r3, [r4, #0]
  40619a:	4ba5      	ldr	r3, [pc, #660]	; (406430 <_dtoa_r+0x2c8>)
  40619c:	461a      	mov	r2, r3
  40619e:	ea08 0303 	and.w	r3, r8, r3
  4061a2:	4293      	cmp	r3, r2
  4061a4:	d014      	beq.n	4061d0 <_dtoa_r+0x68>
  4061a6:	4650      	mov	r0, sl
  4061a8:	4659      	mov	r1, fp
  4061aa:	2200      	movs	r2, #0
  4061ac:	2300      	movs	r3, #0
  4061ae:	f003 f881 	bl	4092b4 <__aeabi_dcmpeq>
  4061b2:	4605      	mov	r5, r0
  4061b4:	b348      	cbz	r0, 40620a <_dtoa_r+0xa2>
  4061b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4061b8:	2301      	movs	r3, #1
  4061ba:	6013      	str	r3, [r2, #0]
  4061bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061be:	2b00      	cmp	r3, #0
  4061c0:	f000 80c5 	beq.w	40634e <_dtoa_r+0x1e6>
  4061c4:	489b      	ldr	r0, [pc, #620]	; (406434 <_dtoa_r+0x2cc>)
  4061c6:	6018      	str	r0, [r3, #0]
  4061c8:	3801      	subs	r0, #1
  4061ca:	b017      	add	sp, #92	; 0x5c
  4061cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4061d2:	f242 730f 	movw	r3, #9999	; 0x270f
  4061d6:	6013      	str	r3, [r2, #0]
  4061d8:	f1ba 0f00 	cmp.w	sl, #0
  4061dc:	f000 80a2 	beq.w	406324 <_dtoa_r+0x1bc>
  4061e0:	4895      	ldr	r0, [pc, #596]	; (406438 <_dtoa_r+0x2d0>)
  4061e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061e4:	2b00      	cmp	r3, #0
  4061e6:	d0f0      	beq.n	4061ca <_dtoa_r+0x62>
  4061e8:	78c3      	ldrb	r3, [r0, #3]
  4061ea:	2b00      	cmp	r3, #0
  4061ec:	f000 80b1 	beq.w	406352 <_dtoa_r+0x1ea>
  4061f0:	f100 0308 	add.w	r3, r0, #8
  4061f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4061f6:	6013      	str	r3, [r2, #0]
  4061f8:	b017      	add	sp, #92	; 0x5c
  4061fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061fe:	2301      	movs	r3, #1
  406200:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  406204:	6023      	str	r3, [r4, #0]
  406206:	46c3      	mov	fp, r8
  406208:	e7c7      	b.n	40619a <_dtoa_r+0x32>
  40620a:	aa14      	add	r2, sp, #80	; 0x50
  40620c:	ab15      	add	r3, sp, #84	; 0x54
  40620e:	9201      	str	r2, [sp, #4]
  406210:	9300      	str	r3, [sp, #0]
  406212:	4652      	mov	r2, sl
  406214:	465b      	mov	r3, fp
  406216:	4648      	mov	r0, r9
  406218:	f001 ff50 	bl	4080bc <__d2b>
  40621c:	ea5f 5418 	movs.w	r4, r8, lsr #20
  406220:	9008      	str	r0, [sp, #32]
  406222:	f040 8088 	bne.w	406336 <_dtoa_r+0x1ce>
  406226:	9d14      	ldr	r5, [sp, #80]	; 0x50
  406228:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40622a:	442c      	add	r4, r5
  40622c:	f204 4332 	addw	r3, r4, #1074	; 0x432
  406230:	2b20      	cmp	r3, #32
  406232:	f340 8291 	ble.w	406758 <_dtoa_r+0x5f0>
  406236:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40623a:	f204 4012 	addw	r0, r4, #1042	; 0x412
  40623e:	fa08 f803 	lsl.w	r8, r8, r3
  406242:	fa2a f000 	lsr.w	r0, sl, r0
  406246:	ea40 0008 	orr.w	r0, r0, r8
  40624a:	f002 fd55 	bl	408cf8 <__aeabi_ui2d>
  40624e:	2301      	movs	r3, #1
  406250:	3c01      	subs	r4, #1
  406252:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406256:	9310      	str	r3, [sp, #64]	; 0x40
  406258:	2200      	movs	r2, #0
  40625a:	4b78      	ldr	r3, [pc, #480]	; (40643c <_dtoa_r+0x2d4>)
  40625c:	f002 fc0e 	bl	408a7c <__aeabi_dsub>
  406260:	a36d      	add	r3, pc, #436	; (adr r3, 406418 <_dtoa_r+0x2b0>)
  406262:	e9d3 2300 	ldrd	r2, r3, [r3]
  406266:	f002 fdbd 	bl	408de4 <__aeabi_dmul>
  40626a:	a36d      	add	r3, pc, #436	; (adr r3, 406420 <_dtoa_r+0x2b8>)
  40626c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406270:	f002 fc06 	bl	408a80 <__adddf3>
  406274:	4606      	mov	r6, r0
  406276:	4620      	mov	r0, r4
  406278:	460f      	mov	r7, r1
  40627a:	f002 fd4d 	bl	408d18 <__aeabi_i2d>
  40627e:	a36a      	add	r3, pc, #424	; (adr r3, 406428 <_dtoa_r+0x2c0>)
  406280:	e9d3 2300 	ldrd	r2, r3, [r3]
  406284:	f002 fdae 	bl	408de4 <__aeabi_dmul>
  406288:	4602      	mov	r2, r0
  40628a:	460b      	mov	r3, r1
  40628c:	4630      	mov	r0, r6
  40628e:	4639      	mov	r1, r7
  406290:	f002 fbf6 	bl	408a80 <__adddf3>
  406294:	4606      	mov	r6, r0
  406296:	460f      	mov	r7, r1
  406298:	f003 f854 	bl	409344 <__aeabi_d2iz>
  40629c:	2200      	movs	r2, #0
  40629e:	9004      	str	r0, [sp, #16]
  4062a0:	2300      	movs	r3, #0
  4062a2:	4630      	mov	r0, r6
  4062a4:	4639      	mov	r1, r7
  4062a6:	f003 f80f 	bl	4092c8 <__aeabi_dcmplt>
  4062aa:	2800      	cmp	r0, #0
  4062ac:	f040 8230 	bne.w	406710 <_dtoa_r+0x5a8>
  4062b0:	9e04      	ldr	r6, [sp, #16]
  4062b2:	2e16      	cmp	r6, #22
  4062b4:	f200 8229 	bhi.w	40670a <_dtoa_r+0x5a2>
  4062b8:	4b61      	ldr	r3, [pc, #388]	; (406440 <_dtoa_r+0x2d8>)
  4062ba:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4062be:	e9d3 0100 	ldrd	r0, r1, [r3]
  4062c2:	4652      	mov	r2, sl
  4062c4:	465b      	mov	r3, fp
  4062c6:	f003 f81d 	bl	409304 <__aeabi_dcmpgt>
  4062ca:	2800      	cmp	r0, #0
  4062cc:	f000 8249 	beq.w	406762 <_dtoa_r+0x5fa>
  4062d0:	1e73      	subs	r3, r6, #1
  4062d2:	9304      	str	r3, [sp, #16]
  4062d4:	2300      	movs	r3, #0
  4062d6:	930c      	str	r3, [sp, #48]	; 0x30
  4062d8:	1b2c      	subs	r4, r5, r4
  4062da:	1e63      	subs	r3, r4, #1
  4062dc:	9302      	str	r3, [sp, #8]
  4062de:	f100 8232 	bmi.w	406746 <_dtoa_r+0x5de>
  4062e2:	2300      	movs	r3, #0
  4062e4:	9305      	str	r3, [sp, #20]
  4062e6:	9b04      	ldr	r3, [sp, #16]
  4062e8:	2b00      	cmp	r3, #0
  4062ea:	f2c0 8223 	blt.w	406734 <_dtoa_r+0x5cc>
  4062ee:	9a02      	ldr	r2, [sp, #8]
  4062f0:	930b      	str	r3, [sp, #44]	; 0x2c
  4062f2:	4611      	mov	r1, r2
  4062f4:	4419      	add	r1, r3
  4062f6:	2300      	movs	r3, #0
  4062f8:	9102      	str	r1, [sp, #8]
  4062fa:	930a      	str	r3, [sp, #40]	; 0x28
  4062fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4062fe:	2b09      	cmp	r3, #9
  406300:	d829      	bhi.n	406356 <_dtoa_r+0x1ee>
  406302:	2b05      	cmp	r3, #5
  406304:	f340 8658 	ble.w	406fb8 <_dtoa_r+0xe50>
  406308:	3b04      	subs	r3, #4
  40630a:	9320      	str	r3, [sp, #128]	; 0x80
  40630c:	2500      	movs	r5, #0
  40630e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406310:	3b02      	subs	r3, #2
  406312:	2b03      	cmp	r3, #3
  406314:	f200 8635 	bhi.w	406f82 <_dtoa_r+0xe1a>
  406318:	e8df f013 	tbh	[pc, r3, lsl #1]
  40631c:	0228032c 	.word	0x0228032c
  406320:	04590337 	.word	0x04590337
  406324:	4b44      	ldr	r3, [pc, #272]	; (406438 <_dtoa_r+0x2d0>)
  406326:	4a47      	ldr	r2, [pc, #284]	; (406444 <_dtoa_r+0x2dc>)
  406328:	f3c8 0013 	ubfx	r0, r8, #0, #20
  40632c:	2800      	cmp	r0, #0
  40632e:	bf14      	ite	ne
  406330:	4618      	movne	r0, r3
  406332:	4610      	moveq	r0, r2
  406334:	e755      	b.n	4061e2 <_dtoa_r+0x7a>
  406336:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40633a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40633e:	9510      	str	r5, [sp, #64]	; 0x40
  406340:	4650      	mov	r0, sl
  406342:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  406346:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40634a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40634c:	e784      	b.n	406258 <_dtoa_r+0xf0>
  40634e:	483e      	ldr	r0, [pc, #248]	; (406448 <_dtoa_r+0x2e0>)
  406350:	e73b      	b.n	4061ca <_dtoa_r+0x62>
  406352:	1cc3      	adds	r3, r0, #3
  406354:	e74e      	b.n	4061f4 <_dtoa_r+0x8c>
  406356:	2100      	movs	r1, #0
  406358:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40635c:	4648      	mov	r0, r9
  40635e:	9120      	str	r1, [sp, #128]	; 0x80
  406360:	f001 fbfa 	bl	407b58 <_Balloc>
  406364:	f04f 33ff 	mov.w	r3, #4294967295
  406368:	9306      	str	r3, [sp, #24]
  40636a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40636c:	930d      	str	r3, [sp, #52]	; 0x34
  40636e:	2301      	movs	r3, #1
  406370:	9007      	str	r0, [sp, #28]
  406372:	9221      	str	r2, [sp, #132]	; 0x84
  406374:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406378:	9309      	str	r3, [sp, #36]	; 0x24
  40637a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40637c:	2b00      	cmp	r3, #0
  40637e:	f2c0 80d1 	blt.w	406524 <_dtoa_r+0x3bc>
  406382:	9a04      	ldr	r2, [sp, #16]
  406384:	2a0e      	cmp	r2, #14
  406386:	f300 80cd 	bgt.w	406524 <_dtoa_r+0x3bc>
  40638a:	4b2d      	ldr	r3, [pc, #180]	; (406440 <_dtoa_r+0x2d8>)
  40638c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406390:	e9d3 3400 	ldrd	r3, r4, [r3]
  406394:	e9cd 3402 	strd	r3, r4, [sp, #8]
  406398:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40639a:	2b00      	cmp	r3, #0
  40639c:	f2c0 8300 	blt.w	4069a0 <_dtoa_r+0x838>
  4063a0:	4656      	mov	r6, sl
  4063a2:	465f      	mov	r7, fp
  4063a4:	4650      	mov	r0, sl
  4063a6:	4659      	mov	r1, fp
  4063a8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  4063ac:	4652      	mov	r2, sl
  4063ae:	465b      	mov	r3, fp
  4063b0:	f002 fe42 	bl	409038 <__aeabi_ddiv>
  4063b4:	f002 ffc6 	bl	409344 <__aeabi_d2iz>
  4063b8:	4604      	mov	r4, r0
  4063ba:	f002 fcad 	bl	408d18 <__aeabi_i2d>
  4063be:	4652      	mov	r2, sl
  4063c0:	465b      	mov	r3, fp
  4063c2:	f002 fd0f 	bl	408de4 <__aeabi_dmul>
  4063c6:	460b      	mov	r3, r1
  4063c8:	4602      	mov	r2, r0
  4063ca:	4639      	mov	r1, r7
  4063cc:	4630      	mov	r0, r6
  4063ce:	f002 fb55 	bl	408a7c <__aeabi_dsub>
  4063d2:	9d07      	ldr	r5, [sp, #28]
  4063d4:	f104 0330 	add.w	r3, r4, #48	; 0x30
  4063d8:	702b      	strb	r3, [r5, #0]
  4063da:	9b06      	ldr	r3, [sp, #24]
  4063dc:	2b01      	cmp	r3, #1
  4063de:	4606      	mov	r6, r0
  4063e0:	460f      	mov	r7, r1
  4063e2:	f105 0501 	add.w	r5, r5, #1
  4063e6:	d062      	beq.n	4064ae <_dtoa_r+0x346>
  4063e8:	2200      	movs	r2, #0
  4063ea:	4b18      	ldr	r3, [pc, #96]	; (40644c <_dtoa_r+0x2e4>)
  4063ec:	f002 fcfa 	bl	408de4 <__aeabi_dmul>
  4063f0:	2200      	movs	r2, #0
  4063f2:	2300      	movs	r3, #0
  4063f4:	4606      	mov	r6, r0
  4063f6:	460f      	mov	r7, r1
  4063f8:	f002 ff5c 	bl	4092b4 <__aeabi_dcmpeq>
  4063fc:	2800      	cmp	r0, #0
  4063fe:	d17e      	bne.n	4064fe <_dtoa_r+0x396>
  406400:	f8cd 9014 	str.w	r9, [sp, #20]
  406404:	f8dd a018 	ldr.w	sl, [sp, #24]
  406408:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40640c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  406410:	e029      	b.n	406466 <_dtoa_r+0x2fe>
  406412:	bf00      	nop
  406414:	f3af 8000 	nop.w
  406418:	636f4361 	.word	0x636f4361
  40641c:	3fd287a7 	.word	0x3fd287a7
  406420:	8b60c8b3 	.word	0x8b60c8b3
  406424:	3fc68a28 	.word	0x3fc68a28
  406428:	509f79fb 	.word	0x509f79fb
  40642c:	3fd34413 	.word	0x3fd34413
  406430:	7ff00000 	.word	0x7ff00000
  406434:	00409855 	.word	0x00409855
  406438:	00409894 	.word	0x00409894
  40643c:	3ff80000 	.word	0x3ff80000
  406440:	004098a8 	.word	0x004098a8
  406444:	00409888 	.word	0x00409888
  406448:	00409854 	.word	0x00409854
  40644c:	40240000 	.word	0x40240000
  406450:	f002 fcc8 	bl	408de4 <__aeabi_dmul>
  406454:	2200      	movs	r2, #0
  406456:	2300      	movs	r3, #0
  406458:	4606      	mov	r6, r0
  40645a:	460f      	mov	r7, r1
  40645c:	f002 ff2a 	bl	4092b4 <__aeabi_dcmpeq>
  406460:	2800      	cmp	r0, #0
  406462:	f040 83b7 	bne.w	406bd4 <_dtoa_r+0xa6c>
  406466:	4642      	mov	r2, r8
  406468:	464b      	mov	r3, r9
  40646a:	4630      	mov	r0, r6
  40646c:	4639      	mov	r1, r7
  40646e:	f002 fde3 	bl	409038 <__aeabi_ddiv>
  406472:	f002 ff67 	bl	409344 <__aeabi_d2iz>
  406476:	4604      	mov	r4, r0
  406478:	f002 fc4e 	bl	408d18 <__aeabi_i2d>
  40647c:	4642      	mov	r2, r8
  40647e:	464b      	mov	r3, r9
  406480:	f002 fcb0 	bl	408de4 <__aeabi_dmul>
  406484:	4602      	mov	r2, r0
  406486:	460b      	mov	r3, r1
  406488:	4630      	mov	r0, r6
  40648a:	4639      	mov	r1, r7
  40648c:	f002 faf6 	bl	408a7c <__aeabi_dsub>
  406490:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  406494:	f805 eb01 	strb.w	lr, [r5], #1
  406498:	ebcb 0e05 	rsb	lr, fp, r5
  40649c:	45d6      	cmp	lr, sl
  40649e:	4606      	mov	r6, r0
  4064a0:	460f      	mov	r7, r1
  4064a2:	f04f 0200 	mov.w	r2, #0
  4064a6:	4bb0      	ldr	r3, [pc, #704]	; (406768 <_dtoa_r+0x600>)
  4064a8:	d1d2      	bne.n	406450 <_dtoa_r+0x2e8>
  4064aa:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4064ae:	4632      	mov	r2, r6
  4064b0:	463b      	mov	r3, r7
  4064b2:	4630      	mov	r0, r6
  4064b4:	4639      	mov	r1, r7
  4064b6:	f002 fae3 	bl	408a80 <__adddf3>
  4064ba:	4606      	mov	r6, r0
  4064bc:	460f      	mov	r7, r1
  4064be:	4602      	mov	r2, r0
  4064c0:	460b      	mov	r3, r1
  4064c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4064c6:	f002 feff 	bl	4092c8 <__aeabi_dcmplt>
  4064ca:	b940      	cbnz	r0, 4064de <_dtoa_r+0x376>
  4064cc:	4632      	mov	r2, r6
  4064ce:	463b      	mov	r3, r7
  4064d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4064d4:	f002 feee 	bl	4092b4 <__aeabi_dcmpeq>
  4064d8:	b188      	cbz	r0, 4064fe <_dtoa_r+0x396>
  4064da:	07e3      	lsls	r3, r4, #31
  4064dc:	d50f      	bpl.n	4064fe <_dtoa_r+0x396>
  4064de:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4064e2:	9a07      	ldr	r2, [sp, #28]
  4064e4:	1e6b      	subs	r3, r5, #1
  4064e6:	e004      	b.n	4064f2 <_dtoa_r+0x38a>
  4064e8:	429a      	cmp	r2, r3
  4064ea:	f000 842c 	beq.w	406d46 <_dtoa_r+0xbde>
  4064ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4064f2:	2c39      	cmp	r4, #57	; 0x39
  4064f4:	f103 0501 	add.w	r5, r3, #1
  4064f8:	d0f6      	beq.n	4064e8 <_dtoa_r+0x380>
  4064fa:	3401      	adds	r4, #1
  4064fc:	701c      	strb	r4, [r3, #0]
  4064fe:	9908      	ldr	r1, [sp, #32]
  406500:	4648      	mov	r0, r9
  406502:	f001 fb4f 	bl	407ba4 <_Bfree>
  406506:	2200      	movs	r2, #0
  406508:	9b04      	ldr	r3, [sp, #16]
  40650a:	702a      	strb	r2, [r5, #0]
  40650c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40650e:	3301      	adds	r3, #1
  406510:	6013      	str	r3, [r2, #0]
  406512:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406514:	2b00      	cmp	r3, #0
  406516:	f000 83a7 	beq.w	406c68 <_dtoa_r+0xb00>
  40651a:	9807      	ldr	r0, [sp, #28]
  40651c:	601d      	str	r5, [r3, #0]
  40651e:	b017      	add	sp, #92	; 0x5c
  406520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406524:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406526:	2a00      	cmp	r2, #0
  406528:	f000 8112 	beq.w	406750 <_dtoa_r+0x5e8>
  40652c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40652e:	2a01      	cmp	r2, #1
  406530:	f340 8258 	ble.w	4069e4 <_dtoa_r+0x87c>
  406534:	9b06      	ldr	r3, [sp, #24]
  406536:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406538:	1e5f      	subs	r7, r3, #1
  40653a:	42ba      	cmp	r2, r7
  40653c:	f2c0 8397 	blt.w	406c6e <_dtoa_r+0xb06>
  406540:	1bd7      	subs	r7, r2, r7
  406542:	9b06      	ldr	r3, [sp, #24]
  406544:	2b00      	cmp	r3, #0
  406546:	f2c0 848a 	blt.w	406e5e <_dtoa_r+0xcf6>
  40654a:	9d05      	ldr	r5, [sp, #20]
  40654c:	9b06      	ldr	r3, [sp, #24]
  40654e:	9a05      	ldr	r2, [sp, #20]
  406550:	441a      	add	r2, r3
  406552:	9205      	str	r2, [sp, #20]
  406554:	9a02      	ldr	r2, [sp, #8]
  406556:	2101      	movs	r1, #1
  406558:	441a      	add	r2, r3
  40655a:	4648      	mov	r0, r9
  40655c:	9202      	str	r2, [sp, #8]
  40655e:	f001 fbb9 	bl	407cd4 <__i2b>
  406562:	4606      	mov	r6, r0
  406564:	b165      	cbz	r5, 406580 <_dtoa_r+0x418>
  406566:	9902      	ldr	r1, [sp, #8]
  406568:	2900      	cmp	r1, #0
  40656a:	460b      	mov	r3, r1
  40656c:	dd08      	ble.n	406580 <_dtoa_r+0x418>
  40656e:	42a9      	cmp	r1, r5
  406570:	9a05      	ldr	r2, [sp, #20]
  406572:	bfa8      	it	ge
  406574:	462b      	movge	r3, r5
  406576:	1ad2      	subs	r2, r2, r3
  406578:	1aed      	subs	r5, r5, r3
  40657a:	1acb      	subs	r3, r1, r3
  40657c:	9205      	str	r2, [sp, #20]
  40657e:	9302      	str	r3, [sp, #8]
  406580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406582:	2b00      	cmp	r3, #0
  406584:	f340 82fc 	ble.w	406b80 <_dtoa_r+0xa18>
  406588:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40658a:	2a00      	cmp	r2, #0
  40658c:	f000 8201 	beq.w	406992 <_dtoa_r+0x82a>
  406590:	2f00      	cmp	r7, #0
  406592:	f000 81fe 	beq.w	406992 <_dtoa_r+0x82a>
  406596:	4631      	mov	r1, r6
  406598:	463a      	mov	r2, r7
  40659a:	4648      	mov	r0, r9
  40659c:	f001 fc3c 	bl	407e18 <__pow5mult>
  4065a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4065a4:	4601      	mov	r1, r0
  4065a6:	4642      	mov	r2, r8
  4065a8:	4606      	mov	r6, r0
  4065aa:	4648      	mov	r0, r9
  4065ac:	f001 fb9c 	bl	407ce8 <__multiply>
  4065b0:	4641      	mov	r1, r8
  4065b2:	4604      	mov	r4, r0
  4065b4:	4648      	mov	r0, r9
  4065b6:	f001 faf5 	bl	407ba4 <_Bfree>
  4065ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065bc:	1bdb      	subs	r3, r3, r7
  4065be:	930a      	str	r3, [sp, #40]	; 0x28
  4065c0:	f040 81e6 	bne.w	406990 <_dtoa_r+0x828>
  4065c4:	2101      	movs	r1, #1
  4065c6:	4648      	mov	r0, r9
  4065c8:	f001 fb84 	bl	407cd4 <__i2b>
  4065cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4065ce:	4680      	mov	r8, r0
  4065d0:	2b00      	cmp	r3, #0
  4065d2:	f000 8219 	beq.w	406a08 <_dtoa_r+0x8a0>
  4065d6:	4601      	mov	r1, r0
  4065d8:	461a      	mov	r2, r3
  4065da:	4648      	mov	r0, r9
  4065dc:	f001 fc1c 	bl	407e18 <__pow5mult>
  4065e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4065e2:	2b01      	cmp	r3, #1
  4065e4:	4680      	mov	r8, r0
  4065e6:	f340 82f8 	ble.w	406bda <_dtoa_r+0xa72>
  4065ea:	2700      	movs	r7, #0
  4065ec:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4065f0:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4065f4:	6918      	ldr	r0, [r3, #16]
  4065f6:	f001 fb1f 	bl	407c38 <__hi0bits>
  4065fa:	f1c0 0020 	rsb	r0, r0, #32
  4065fe:	9a02      	ldr	r2, [sp, #8]
  406600:	4410      	add	r0, r2
  406602:	f010 001f 	ands.w	r0, r0, #31
  406606:	f000 81f6 	beq.w	4069f6 <_dtoa_r+0x88e>
  40660a:	f1c0 0320 	rsb	r3, r0, #32
  40660e:	2b04      	cmp	r3, #4
  406610:	f340 84ca 	ble.w	406fa8 <_dtoa_r+0xe40>
  406614:	9b05      	ldr	r3, [sp, #20]
  406616:	f1c0 001c 	rsb	r0, r0, #28
  40661a:	4403      	add	r3, r0
  40661c:	9305      	str	r3, [sp, #20]
  40661e:	4613      	mov	r3, r2
  406620:	4403      	add	r3, r0
  406622:	4405      	add	r5, r0
  406624:	9302      	str	r3, [sp, #8]
  406626:	9b05      	ldr	r3, [sp, #20]
  406628:	2b00      	cmp	r3, #0
  40662a:	dd05      	ble.n	406638 <_dtoa_r+0x4d0>
  40662c:	4621      	mov	r1, r4
  40662e:	461a      	mov	r2, r3
  406630:	4648      	mov	r0, r9
  406632:	f001 fc41 	bl	407eb8 <__lshift>
  406636:	4604      	mov	r4, r0
  406638:	9b02      	ldr	r3, [sp, #8]
  40663a:	2b00      	cmp	r3, #0
  40663c:	dd05      	ble.n	40664a <_dtoa_r+0x4e2>
  40663e:	4641      	mov	r1, r8
  406640:	461a      	mov	r2, r3
  406642:	4648      	mov	r0, r9
  406644:	f001 fc38 	bl	407eb8 <__lshift>
  406648:	4680      	mov	r8, r0
  40664a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40664c:	2b00      	cmp	r3, #0
  40664e:	f040 827c 	bne.w	406b4a <_dtoa_r+0x9e2>
  406652:	9b06      	ldr	r3, [sp, #24]
  406654:	2b00      	cmp	r3, #0
  406656:	f340 8295 	ble.w	406b84 <_dtoa_r+0xa1c>
  40665a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40665c:	2b00      	cmp	r3, #0
  40665e:	f040 81f5 	bne.w	406a4c <_dtoa_r+0x8e4>
  406662:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406666:	9f06      	ldr	r7, [sp, #24]
  406668:	465d      	mov	r5, fp
  40666a:	e002      	b.n	406672 <_dtoa_r+0x50a>
  40666c:	f001 faa4 	bl	407bb8 <__multadd>
  406670:	4604      	mov	r4, r0
  406672:	4641      	mov	r1, r8
  406674:	4620      	mov	r0, r4
  406676:	f7ff fce3 	bl	406040 <quorem>
  40667a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40667e:	f805 ab01 	strb.w	sl, [r5], #1
  406682:	ebcb 0305 	rsb	r3, fp, r5
  406686:	42bb      	cmp	r3, r7
  406688:	f04f 020a 	mov.w	r2, #10
  40668c:	f04f 0300 	mov.w	r3, #0
  406690:	4621      	mov	r1, r4
  406692:	4648      	mov	r0, r9
  406694:	dbea      	blt.n	40666c <_dtoa_r+0x504>
  406696:	9b07      	ldr	r3, [sp, #28]
  406698:	9a06      	ldr	r2, [sp, #24]
  40669a:	2a01      	cmp	r2, #1
  40669c:	bfac      	ite	ge
  40669e:	189b      	addge	r3, r3, r2
  4066a0:	3301      	addlt	r3, #1
  4066a2:	461d      	mov	r5, r3
  4066a4:	f04f 0b00 	mov.w	fp, #0
  4066a8:	4621      	mov	r1, r4
  4066aa:	2201      	movs	r2, #1
  4066ac:	4648      	mov	r0, r9
  4066ae:	f001 fc03 	bl	407eb8 <__lshift>
  4066b2:	4641      	mov	r1, r8
  4066b4:	9008      	str	r0, [sp, #32]
  4066b6:	f001 fc57 	bl	407f68 <__mcmp>
  4066ba:	2800      	cmp	r0, #0
  4066bc:	f340 830d 	ble.w	406cda <_dtoa_r+0xb72>
  4066c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4066c4:	9907      	ldr	r1, [sp, #28]
  4066c6:	1e6b      	subs	r3, r5, #1
  4066c8:	e004      	b.n	4066d4 <_dtoa_r+0x56c>
  4066ca:	428b      	cmp	r3, r1
  4066cc:	f000 8278 	beq.w	406bc0 <_dtoa_r+0xa58>
  4066d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4066d4:	2a39      	cmp	r2, #57	; 0x39
  4066d6:	f103 0501 	add.w	r5, r3, #1
  4066da:	d0f6      	beq.n	4066ca <_dtoa_r+0x562>
  4066dc:	3201      	adds	r2, #1
  4066de:	701a      	strb	r2, [r3, #0]
  4066e0:	4641      	mov	r1, r8
  4066e2:	4648      	mov	r0, r9
  4066e4:	f001 fa5e 	bl	407ba4 <_Bfree>
  4066e8:	2e00      	cmp	r6, #0
  4066ea:	f43f af08 	beq.w	4064fe <_dtoa_r+0x396>
  4066ee:	f1bb 0f00 	cmp.w	fp, #0
  4066f2:	d005      	beq.n	406700 <_dtoa_r+0x598>
  4066f4:	45b3      	cmp	fp, r6
  4066f6:	d003      	beq.n	406700 <_dtoa_r+0x598>
  4066f8:	4659      	mov	r1, fp
  4066fa:	4648      	mov	r0, r9
  4066fc:	f001 fa52 	bl	407ba4 <_Bfree>
  406700:	4631      	mov	r1, r6
  406702:	4648      	mov	r0, r9
  406704:	f001 fa4e 	bl	407ba4 <_Bfree>
  406708:	e6f9      	b.n	4064fe <_dtoa_r+0x396>
  40670a:	2301      	movs	r3, #1
  40670c:	930c      	str	r3, [sp, #48]	; 0x30
  40670e:	e5e3      	b.n	4062d8 <_dtoa_r+0x170>
  406710:	f8dd 8010 	ldr.w	r8, [sp, #16]
  406714:	4640      	mov	r0, r8
  406716:	f002 faff 	bl	408d18 <__aeabi_i2d>
  40671a:	4602      	mov	r2, r0
  40671c:	460b      	mov	r3, r1
  40671e:	4630      	mov	r0, r6
  406720:	4639      	mov	r1, r7
  406722:	f002 fdc7 	bl	4092b4 <__aeabi_dcmpeq>
  406726:	2800      	cmp	r0, #0
  406728:	f47f adc2 	bne.w	4062b0 <_dtoa_r+0x148>
  40672c:	f108 33ff 	add.w	r3, r8, #4294967295
  406730:	9304      	str	r3, [sp, #16]
  406732:	e5bd      	b.n	4062b0 <_dtoa_r+0x148>
  406734:	9a05      	ldr	r2, [sp, #20]
  406736:	9b04      	ldr	r3, [sp, #16]
  406738:	1ad2      	subs	r2, r2, r3
  40673a:	425b      	negs	r3, r3
  40673c:	930a      	str	r3, [sp, #40]	; 0x28
  40673e:	2300      	movs	r3, #0
  406740:	9205      	str	r2, [sp, #20]
  406742:	930b      	str	r3, [sp, #44]	; 0x2c
  406744:	e5da      	b.n	4062fc <_dtoa_r+0x194>
  406746:	425b      	negs	r3, r3
  406748:	9305      	str	r3, [sp, #20]
  40674a:	2300      	movs	r3, #0
  40674c:	9302      	str	r3, [sp, #8]
  40674e:	e5ca      	b.n	4062e6 <_dtoa_r+0x17e>
  406750:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406752:	9d05      	ldr	r5, [sp, #20]
  406754:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406756:	e705      	b.n	406564 <_dtoa_r+0x3fc>
  406758:	f1c3 0820 	rsb	r8, r3, #32
  40675c:	fa0a f008 	lsl.w	r0, sl, r8
  406760:	e573      	b.n	40624a <_dtoa_r+0xe2>
  406762:	900c      	str	r0, [sp, #48]	; 0x30
  406764:	e5b8      	b.n	4062d8 <_dtoa_r+0x170>
  406766:	bf00      	nop
  406768:	40240000 	.word	0x40240000
  40676c:	2300      	movs	r3, #0
  40676e:	9309      	str	r3, [sp, #36]	; 0x24
  406770:	9b04      	ldr	r3, [sp, #16]
  406772:	9a21      	ldr	r2, [sp, #132]	; 0x84
  406774:	4413      	add	r3, r2
  406776:	930d      	str	r3, [sp, #52]	; 0x34
  406778:	3301      	adds	r3, #1
  40677a:	2b00      	cmp	r3, #0
  40677c:	9306      	str	r3, [sp, #24]
  40677e:	f340 8283 	ble.w	406c88 <_dtoa_r+0xb20>
  406782:	9c06      	ldr	r4, [sp, #24]
  406784:	4626      	mov	r6, r4
  406786:	2100      	movs	r1, #0
  406788:	2e17      	cmp	r6, #23
  40678a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40678e:	d90b      	bls.n	4067a8 <_dtoa_r+0x640>
  406790:	2201      	movs	r2, #1
  406792:	2304      	movs	r3, #4
  406794:	005b      	lsls	r3, r3, #1
  406796:	f103 0014 	add.w	r0, r3, #20
  40679a:	42b0      	cmp	r0, r6
  40679c:	4611      	mov	r1, r2
  40679e:	f102 0201 	add.w	r2, r2, #1
  4067a2:	d9f7      	bls.n	406794 <_dtoa_r+0x62c>
  4067a4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4067a8:	4648      	mov	r0, r9
  4067aa:	f001 f9d5 	bl	407b58 <_Balloc>
  4067ae:	2c0e      	cmp	r4, #14
  4067b0:	9007      	str	r0, [sp, #28]
  4067b2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4067b6:	f63f ade0 	bhi.w	40637a <_dtoa_r+0x212>
  4067ba:	2d00      	cmp	r5, #0
  4067bc:	f43f addd 	beq.w	40637a <_dtoa_r+0x212>
  4067c0:	9904      	ldr	r1, [sp, #16]
  4067c2:	4657      	mov	r7, sl
  4067c4:	46d8      	mov	r8, fp
  4067c6:	2900      	cmp	r1, #0
  4067c8:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  4067cc:	f340 8292 	ble.w	406cf4 <_dtoa_r+0xb8c>
  4067d0:	4b91      	ldr	r3, [pc, #580]	; (406a18 <_dtoa_r+0x8b0>)
  4067d2:	f001 020f 	and.w	r2, r1, #15
  4067d6:	110e      	asrs	r6, r1, #4
  4067d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4067dc:	06f0      	lsls	r0, r6, #27
  4067de:	e9d3 4500 	ldrd	r4, r5, [r3]
  4067e2:	f140 824c 	bpl.w	406c7e <_dtoa_r+0xb16>
  4067e6:	4b8d      	ldr	r3, [pc, #564]	; (406a1c <_dtoa_r+0x8b4>)
  4067e8:	4650      	mov	r0, sl
  4067ea:	4659      	mov	r1, fp
  4067ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4067f0:	f002 fc22 	bl	409038 <__aeabi_ddiv>
  4067f4:	f006 060f 	and.w	r6, r6, #15
  4067f8:	4682      	mov	sl, r0
  4067fa:	468b      	mov	fp, r1
  4067fc:	f04f 0803 	mov.w	r8, #3
  406800:	b186      	cbz	r6, 406824 <_dtoa_r+0x6bc>
  406802:	4f86      	ldr	r7, [pc, #536]	; (406a1c <_dtoa_r+0x8b4>)
  406804:	07f1      	lsls	r1, r6, #31
  406806:	d509      	bpl.n	40681c <_dtoa_r+0x6b4>
  406808:	4620      	mov	r0, r4
  40680a:	4629      	mov	r1, r5
  40680c:	e9d7 2300 	ldrd	r2, r3, [r7]
  406810:	f002 fae8 	bl	408de4 <__aeabi_dmul>
  406814:	f108 0801 	add.w	r8, r8, #1
  406818:	4604      	mov	r4, r0
  40681a:	460d      	mov	r5, r1
  40681c:	1076      	asrs	r6, r6, #1
  40681e:	f107 0708 	add.w	r7, r7, #8
  406822:	d1ef      	bne.n	406804 <_dtoa_r+0x69c>
  406824:	4622      	mov	r2, r4
  406826:	462b      	mov	r3, r5
  406828:	4650      	mov	r0, sl
  40682a:	4659      	mov	r1, fp
  40682c:	f002 fc04 	bl	409038 <__aeabi_ddiv>
  406830:	4606      	mov	r6, r0
  406832:	460f      	mov	r7, r1
  406834:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406836:	b143      	cbz	r3, 40684a <_dtoa_r+0x6e2>
  406838:	2200      	movs	r2, #0
  40683a:	4b79      	ldr	r3, [pc, #484]	; (406a20 <_dtoa_r+0x8b8>)
  40683c:	4630      	mov	r0, r6
  40683e:	4639      	mov	r1, r7
  406840:	f002 fd42 	bl	4092c8 <__aeabi_dcmplt>
  406844:	2800      	cmp	r0, #0
  406846:	f040 8320 	bne.w	406e8a <_dtoa_r+0xd22>
  40684a:	4640      	mov	r0, r8
  40684c:	f002 fa64 	bl	408d18 <__aeabi_i2d>
  406850:	4632      	mov	r2, r6
  406852:	463b      	mov	r3, r7
  406854:	f002 fac6 	bl	408de4 <__aeabi_dmul>
  406858:	4b72      	ldr	r3, [pc, #456]	; (406a24 <_dtoa_r+0x8bc>)
  40685a:	2200      	movs	r2, #0
  40685c:	f002 f910 	bl	408a80 <__adddf3>
  406860:	9b06      	ldr	r3, [sp, #24]
  406862:	4604      	mov	r4, r0
  406864:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406868:	2b00      	cmp	r3, #0
  40686a:	f000 81df 	beq.w	406c2c <_dtoa_r+0xac4>
  40686e:	9b04      	ldr	r3, [sp, #16]
  406870:	f8dd 8018 	ldr.w	r8, [sp, #24]
  406874:	9311      	str	r3, [sp, #68]	; 0x44
  406876:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406878:	2b00      	cmp	r3, #0
  40687a:	f000 8297 	beq.w	406dac <_dtoa_r+0xc44>
  40687e:	4b66      	ldr	r3, [pc, #408]	; (406a18 <_dtoa_r+0x8b0>)
  406880:	4969      	ldr	r1, [pc, #420]	; (406a28 <_dtoa_r+0x8c0>)
  406882:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  406886:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40688a:	2000      	movs	r0, #0
  40688c:	f002 fbd4 	bl	409038 <__aeabi_ddiv>
  406890:	4622      	mov	r2, r4
  406892:	462b      	mov	r3, r5
  406894:	f002 f8f2 	bl	408a7c <__aeabi_dsub>
  406898:	4682      	mov	sl, r0
  40689a:	468b      	mov	fp, r1
  40689c:	4630      	mov	r0, r6
  40689e:	4639      	mov	r1, r7
  4068a0:	f002 fd50 	bl	409344 <__aeabi_d2iz>
  4068a4:	4604      	mov	r4, r0
  4068a6:	f002 fa37 	bl	408d18 <__aeabi_i2d>
  4068aa:	4602      	mov	r2, r0
  4068ac:	460b      	mov	r3, r1
  4068ae:	4630      	mov	r0, r6
  4068b0:	4639      	mov	r1, r7
  4068b2:	f002 f8e3 	bl	408a7c <__aeabi_dsub>
  4068b6:	3430      	adds	r4, #48	; 0x30
  4068b8:	9d07      	ldr	r5, [sp, #28]
  4068ba:	b2e4      	uxtb	r4, r4
  4068bc:	4606      	mov	r6, r0
  4068be:	460f      	mov	r7, r1
  4068c0:	702c      	strb	r4, [r5, #0]
  4068c2:	4602      	mov	r2, r0
  4068c4:	460b      	mov	r3, r1
  4068c6:	4650      	mov	r0, sl
  4068c8:	4659      	mov	r1, fp
  4068ca:	3501      	adds	r5, #1
  4068cc:	f002 fd1a 	bl	409304 <__aeabi_dcmpgt>
  4068d0:	2800      	cmp	r0, #0
  4068d2:	d14c      	bne.n	40696e <_dtoa_r+0x806>
  4068d4:	4632      	mov	r2, r6
  4068d6:	463b      	mov	r3, r7
  4068d8:	2000      	movs	r0, #0
  4068da:	4951      	ldr	r1, [pc, #324]	; (406a20 <_dtoa_r+0x8b8>)
  4068dc:	f002 f8ce 	bl	408a7c <__aeabi_dsub>
  4068e0:	4602      	mov	r2, r0
  4068e2:	460b      	mov	r3, r1
  4068e4:	4650      	mov	r0, sl
  4068e6:	4659      	mov	r1, fp
  4068e8:	f002 fd0c 	bl	409304 <__aeabi_dcmpgt>
  4068ec:	2800      	cmp	r0, #0
  4068ee:	f040 830d 	bne.w	406f0c <_dtoa_r+0xda4>
  4068f2:	f1b8 0f01 	cmp.w	r8, #1
  4068f6:	f340 81b3 	ble.w	406c60 <_dtoa_r+0xaf8>
  4068fa:	9b07      	ldr	r3, [sp, #28]
  4068fc:	4498      	add	r8, r3
  4068fe:	e00d      	b.n	40691c <_dtoa_r+0x7b4>
  406900:	2000      	movs	r0, #0
  406902:	4947      	ldr	r1, [pc, #284]	; (406a20 <_dtoa_r+0x8b8>)
  406904:	f002 f8ba 	bl	408a7c <__aeabi_dsub>
  406908:	4652      	mov	r2, sl
  40690a:	465b      	mov	r3, fp
  40690c:	f002 fcdc 	bl	4092c8 <__aeabi_dcmplt>
  406910:	2800      	cmp	r0, #0
  406912:	f040 82fb 	bne.w	406f0c <_dtoa_r+0xda4>
  406916:	4545      	cmp	r5, r8
  406918:	f000 81a2 	beq.w	406c60 <_dtoa_r+0xaf8>
  40691c:	4650      	mov	r0, sl
  40691e:	4659      	mov	r1, fp
  406920:	2200      	movs	r2, #0
  406922:	4b42      	ldr	r3, [pc, #264]	; (406a2c <_dtoa_r+0x8c4>)
  406924:	f002 fa5e 	bl	408de4 <__aeabi_dmul>
  406928:	2200      	movs	r2, #0
  40692a:	4b40      	ldr	r3, [pc, #256]	; (406a2c <_dtoa_r+0x8c4>)
  40692c:	4682      	mov	sl, r0
  40692e:	468b      	mov	fp, r1
  406930:	4630      	mov	r0, r6
  406932:	4639      	mov	r1, r7
  406934:	f002 fa56 	bl	408de4 <__aeabi_dmul>
  406938:	460f      	mov	r7, r1
  40693a:	4606      	mov	r6, r0
  40693c:	f002 fd02 	bl	409344 <__aeabi_d2iz>
  406940:	4604      	mov	r4, r0
  406942:	f002 f9e9 	bl	408d18 <__aeabi_i2d>
  406946:	4602      	mov	r2, r0
  406948:	460b      	mov	r3, r1
  40694a:	4630      	mov	r0, r6
  40694c:	4639      	mov	r1, r7
  40694e:	f002 f895 	bl	408a7c <__aeabi_dsub>
  406952:	3430      	adds	r4, #48	; 0x30
  406954:	b2e4      	uxtb	r4, r4
  406956:	4652      	mov	r2, sl
  406958:	465b      	mov	r3, fp
  40695a:	f805 4b01 	strb.w	r4, [r5], #1
  40695e:	4606      	mov	r6, r0
  406960:	460f      	mov	r7, r1
  406962:	f002 fcb1 	bl	4092c8 <__aeabi_dcmplt>
  406966:	4632      	mov	r2, r6
  406968:	463b      	mov	r3, r7
  40696a:	2800      	cmp	r0, #0
  40696c:	d0c8      	beq.n	406900 <_dtoa_r+0x798>
  40696e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406970:	9304      	str	r3, [sp, #16]
  406972:	e5c4      	b.n	4064fe <_dtoa_r+0x396>
  406974:	2300      	movs	r3, #0
  406976:	9309      	str	r3, [sp, #36]	; 0x24
  406978:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40697a:	2b00      	cmp	r3, #0
  40697c:	f340 8189 	ble.w	406c92 <_dtoa_r+0xb2a>
  406980:	461e      	mov	r6, r3
  406982:	461c      	mov	r4, r3
  406984:	930d      	str	r3, [sp, #52]	; 0x34
  406986:	9306      	str	r3, [sp, #24]
  406988:	e6fd      	b.n	406786 <_dtoa_r+0x61e>
  40698a:	2301      	movs	r3, #1
  40698c:	9309      	str	r3, [sp, #36]	; 0x24
  40698e:	e7f3      	b.n	406978 <_dtoa_r+0x810>
  406990:	9408      	str	r4, [sp, #32]
  406992:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406994:	9908      	ldr	r1, [sp, #32]
  406996:	4648      	mov	r0, r9
  406998:	f001 fa3e 	bl	407e18 <__pow5mult>
  40699c:	4604      	mov	r4, r0
  40699e:	e611      	b.n	4065c4 <_dtoa_r+0x45c>
  4069a0:	9b06      	ldr	r3, [sp, #24]
  4069a2:	2b00      	cmp	r3, #0
  4069a4:	f73f acfc 	bgt.w	4063a0 <_dtoa_r+0x238>
  4069a8:	f040 82da 	bne.w	406f60 <_dtoa_r+0xdf8>
  4069ac:	2200      	movs	r2, #0
  4069ae:	4b20      	ldr	r3, [pc, #128]	; (406a30 <_dtoa_r+0x8c8>)
  4069b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4069b4:	f002 fa16 	bl	408de4 <__aeabi_dmul>
  4069b8:	4652      	mov	r2, sl
  4069ba:	465b      	mov	r3, fp
  4069bc:	f002 fc98 	bl	4092f0 <__aeabi_dcmpge>
  4069c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4069c4:	4646      	mov	r6, r8
  4069c6:	2800      	cmp	r0, #0
  4069c8:	f000 80f2 	beq.w	406bb0 <_dtoa_r+0xa48>
  4069cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4069ce:	9d07      	ldr	r5, [sp, #28]
  4069d0:	43db      	mvns	r3, r3
  4069d2:	9304      	str	r3, [sp, #16]
  4069d4:	4641      	mov	r1, r8
  4069d6:	4648      	mov	r0, r9
  4069d8:	f001 f8e4 	bl	407ba4 <_Bfree>
  4069dc:	2e00      	cmp	r6, #0
  4069de:	f43f ad8e 	beq.w	4064fe <_dtoa_r+0x396>
  4069e2:	e68d      	b.n	406700 <_dtoa_r+0x598>
  4069e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4069e6:	2a00      	cmp	r2, #0
  4069e8:	f000 8241 	beq.w	406e6e <_dtoa_r+0xd06>
  4069ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4069f0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4069f2:	9d05      	ldr	r5, [sp, #20]
  4069f4:	e5ab      	b.n	40654e <_dtoa_r+0x3e6>
  4069f6:	201c      	movs	r0, #28
  4069f8:	9b05      	ldr	r3, [sp, #20]
  4069fa:	4403      	add	r3, r0
  4069fc:	9305      	str	r3, [sp, #20]
  4069fe:	9b02      	ldr	r3, [sp, #8]
  406a00:	4403      	add	r3, r0
  406a02:	4405      	add	r5, r0
  406a04:	9302      	str	r3, [sp, #8]
  406a06:	e60e      	b.n	406626 <_dtoa_r+0x4be>
  406a08:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406a0a:	2b01      	cmp	r3, #1
  406a0c:	f340 8282 	ble.w	406f14 <_dtoa_r+0xdac>
  406a10:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  406a12:	2001      	movs	r0, #1
  406a14:	e5f3      	b.n	4065fe <_dtoa_r+0x496>
  406a16:	bf00      	nop
  406a18:	004098a8 	.word	0x004098a8
  406a1c:	00409970 	.word	0x00409970
  406a20:	3ff00000 	.word	0x3ff00000
  406a24:	401c0000 	.word	0x401c0000
  406a28:	3fe00000 	.word	0x3fe00000
  406a2c:	40240000 	.word	0x40240000
  406a30:	40140000 	.word	0x40140000
  406a34:	4631      	mov	r1, r6
  406a36:	2300      	movs	r3, #0
  406a38:	220a      	movs	r2, #10
  406a3a:	4648      	mov	r0, r9
  406a3c:	f001 f8bc 	bl	407bb8 <__multadd>
  406a40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406a42:	2b00      	cmp	r3, #0
  406a44:	4606      	mov	r6, r0
  406a46:	f340 8297 	ble.w	406f78 <_dtoa_r+0xe10>
  406a4a:	9306      	str	r3, [sp, #24]
  406a4c:	2d00      	cmp	r5, #0
  406a4e:	dd05      	ble.n	406a5c <_dtoa_r+0x8f4>
  406a50:	4631      	mov	r1, r6
  406a52:	462a      	mov	r2, r5
  406a54:	4648      	mov	r0, r9
  406a56:	f001 fa2f 	bl	407eb8 <__lshift>
  406a5a:	4606      	mov	r6, r0
  406a5c:	2f00      	cmp	r7, #0
  406a5e:	f040 817c 	bne.w	406d5a <_dtoa_r+0xbf2>
  406a62:	9605      	str	r6, [sp, #20]
  406a64:	9b06      	ldr	r3, [sp, #24]
  406a66:	9a07      	ldr	r2, [sp, #28]
  406a68:	f8dd b014 	ldr.w	fp, [sp, #20]
  406a6c:	3b01      	subs	r3, #1
  406a6e:	18d3      	adds	r3, r2, r3
  406a70:	9308      	str	r3, [sp, #32]
  406a72:	f00a 0301 	and.w	r3, sl, #1
  406a76:	9309      	str	r3, [sp, #36]	; 0x24
  406a78:	4617      	mov	r7, r2
  406a7a:	46c2      	mov	sl, r8
  406a7c:	4651      	mov	r1, sl
  406a7e:	4620      	mov	r0, r4
  406a80:	f7ff fade 	bl	406040 <quorem>
  406a84:	4631      	mov	r1, r6
  406a86:	4605      	mov	r5, r0
  406a88:	4620      	mov	r0, r4
  406a8a:	f001 fa6d 	bl	407f68 <__mcmp>
  406a8e:	465a      	mov	r2, fp
  406a90:	9002      	str	r0, [sp, #8]
  406a92:	4651      	mov	r1, sl
  406a94:	4648      	mov	r0, r9
  406a96:	f001 fa87 	bl	407fa8 <__mdiff>
  406a9a:	68c2      	ldr	r2, [r0, #12]
  406a9c:	4680      	mov	r8, r0
  406a9e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406aa2:	2a00      	cmp	r2, #0
  406aa4:	d149      	bne.n	406b3a <_dtoa_r+0x9d2>
  406aa6:	4601      	mov	r1, r0
  406aa8:	4620      	mov	r0, r4
  406aaa:	9306      	str	r3, [sp, #24]
  406aac:	f001 fa5c 	bl	407f68 <__mcmp>
  406ab0:	4641      	mov	r1, r8
  406ab2:	9005      	str	r0, [sp, #20]
  406ab4:	4648      	mov	r0, r9
  406ab6:	f001 f875 	bl	407ba4 <_Bfree>
  406aba:	9a05      	ldr	r2, [sp, #20]
  406abc:	9b06      	ldr	r3, [sp, #24]
  406abe:	b92a      	cbnz	r2, 406acc <_dtoa_r+0x964>
  406ac0:	9920      	ldr	r1, [sp, #128]	; 0x80
  406ac2:	b919      	cbnz	r1, 406acc <_dtoa_r+0x964>
  406ac4:	9909      	ldr	r1, [sp, #36]	; 0x24
  406ac6:	2900      	cmp	r1, #0
  406ac8:	f000 8236 	beq.w	406f38 <_dtoa_r+0xdd0>
  406acc:	9902      	ldr	r1, [sp, #8]
  406ace:	2900      	cmp	r1, #0
  406ad0:	f2c0 80e4 	blt.w	406c9c <_dtoa_r+0xb34>
  406ad4:	d105      	bne.n	406ae2 <_dtoa_r+0x97a>
  406ad6:	9920      	ldr	r1, [sp, #128]	; 0x80
  406ad8:	b919      	cbnz	r1, 406ae2 <_dtoa_r+0x97a>
  406ada:	9909      	ldr	r1, [sp, #36]	; 0x24
  406adc:	2900      	cmp	r1, #0
  406ade:	f000 80dd 	beq.w	406c9c <_dtoa_r+0xb34>
  406ae2:	2a00      	cmp	r2, #0
  406ae4:	f300 814d 	bgt.w	406d82 <_dtoa_r+0xc1a>
  406ae8:	9a08      	ldr	r2, [sp, #32]
  406aea:	703b      	strb	r3, [r7, #0]
  406aec:	f107 0801 	add.w	r8, r7, #1
  406af0:	4297      	cmp	r7, r2
  406af2:	4645      	mov	r5, r8
  406af4:	f000 8154 	beq.w	406da0 <_dtoa_r+0xc38>
  406af8:	4621      	mov	r1, r4
  406afa:	2300      	movs	r3, #0
  406afc:	220a      	movs	r2, #10
  406afe:	4648      	mov	r0, r9
  406b00:	f001 f85a 	bl	407bb8 <__multadd>
  406b04:	455e      	cmp	r6, fp
  406b06:	4604      	mov	r4, r0
  406b08:	4631      	mov	r1, r6
  406b0a:	f04f 0300 	mov.w	r3, #0
  406b0e:	f04f 020a 	mov.w	r2, #10
  406b12:	4648      	mov	r0, r9
  406b14:	d00b      	beq.n	406b2e <_dtoa_r+0x9c6>
  406b16:	f001 f84f 	bl	407bb8 <__multadd>
  406b1a:	4659      	mov	r1, fp
  406b1c:	4606      	mov	r6, r0
  406b1e:	2300      	movs	r3, #0
  406b20:	220a      	movs	r2, #10
  406b22:	4648      	mov	r0, r9
  406b24:	f001 f848 	bl	407bb8 <__multadd>
  406b28:	4647      	mov	r7, r8
  406b2a:	4683      	mov	fp, r0
  406b2c:	e7a6      	b.n	406a7c <_dtoa_r+0x914>
  406b2e:	f001 f843 	bl	407bb8 <__multadd>
  406b32:	4647      	mov	r7, r8
  406b34:	4606      	mov	r6, r0
  406b36:	4683      	mov	fp, r0
  406b38:	e7a0      	b.n	406a7c <_dtoa_r+0x914>
  406b3a:	4601      	mov	r1, r0
  406b3c:	4648      	mov	r0, r9
  406b3e:	9305      	str	r3, [sp, #20]
  406b40:	f001 f830 	bl	407ba4 <_Bfree>
  406b44:	2201      	movs	r2, #1
  406b46:	9b05      	ldr	r3, [sp, #20]
  406b48:	e7c0      	b.n	406acc <_dtoa_r+0x964>
  406b4a:	4641      	mov	r1, r8
  406b4c:	4620      	mov	r0, r4
  406b4e:	f001 fa0b 	bl	407f68 <__mcmp>
  406b52:	2800      	cmp	r0, #0
  406b54:	f6bf ad7d 	bge.w	406652 <_dtoa_r+0x4ea>
  406b58:	4621      	mov	r1, r4
  406b5a:	9c04      	ldr	r4, [sp, #16]
  406b5c:	2300      	movs	r3, #0
  406b5e:	3c01      	subs	r4, #1
  406b60:	220a      	movs	r2, #10
  406b62:	4648      	mov	r0, r9
  406b64:	9404      	str	r4, [sp, #16]
  406b66:	f001 f827 	bl	407bb8 <__multadd>
  406b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406b6c:	4604      	mov	r4, r0
  406b6e:	2b00      	cmp	r3, #0
  406b70:	f47f af60 	bne.w	406a34 <_dtoa_r+0x8cc>
  406b74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406b76:	2b00      	cmp	r3, #0
  406b78:	f340 81f6 	ble.w	406f68 <_dtoa_r+0xe00>
  406b7c:	9306      	str	r3, [sp, #24]
  406b7e:	e570      	b.n	406662 <_dtoa_r+0x4fa>
  406b80:	9c08      	ldr	r4, [sp, #32]
  406b82:	e51f      	b.n	4065c4 <_dtoa_r+0x45c>
  406b84:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406b86:	2b02      	cmp	r3, #2
  406b88:	f77f ad67 	ble.w	40665a <_dtoa_r+0x4f2>
  406b8c:	9b06      	ldr	r3, [sp, #24]
  406b8e:	2b00      	cmp	r3, #0
  406b90:	f040 8179 	bne.w	406e86 <_dtoa_r+0xd1e>
  406b94:	4641      	mov	r1, r8
  406b96:	2205      	movs	r2, #5
  406b98:	4648      	mov	r0, r9
  406b9a:	f001 f80d 	bl	407bb8 <__multadd>
  406b9e:	4601      	mov	r1, r0
  406ba0:	4680      	mov	r8, r0
  406ba2:	4620      	mov	r0, r4
  406ba4:	f001 f9e0 	bl	407f68 <__mcmp>
  406ba8:	2800      	cmp	r0, #0
  406baa:	9408      	str	r4, [sp, #32]
  406bac:	f77f af0e 	ble.w	4069cc <_dtoa_r+0x864>
  406bb0:	9a04      	ldr	r2, [sp, #16]
  406bb2:	9907      	ldr	r1, [sp, #28]
  406bb4:	2331      	movs	r3, #49	; 0x31
  406bb6:	3201      	adds	r2, #1
  406bb8:	9204      	str	r2, [sp, #16]
  406bba:	700b      	strb	r3, [r1, #0]
  406bbc:	1c4d      	adds	r5, r1, #1
  406bbe:	e709      	b.n	4069d4 <_dtoa_r+0x86c>
  406bc0:	9a04      	ldr	r2, [sp, #16]
  406bc2:	3201      	adds	r2, #1
  406bc4:	9204      	str	r2, [sp, #16]
  406bc6:	9a07      	ldr	r2, [sp, #28]
  406bc8:	2331      	movs	r3, #49	; 0x31
  406bca:	7013      	strb	r3, [r2, #0]
  406bcc:	e588      	b.n	4066e0 <_dtoa_r+0x578>
  406bce:	2301      	movs	r3, #1
  406bd0:	9309      	str	r3, [sp, #36]	; 0x24
  406bd2:	e5cd      	b.n	406770 <_dtoa_r+0x608>
  406bd4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406bd8:	e491      	b.n	4064fe <_dtoa_r+0x396>
  406bda:	f1ba 0f00 	cmp.w	sl, #0
  406bde:	f47f ad04 	bne.w	4065ea <_dtoa_r+0x482>
  406be2:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406be6:	2b00      	cmp	r3, #0
  406be8:	f040 813f 	bne.w	406e6a <_dtoa_r+0xd02>
  406bec:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406bf0:	0d3f      	lsrs	r7, r7, #20
  406bf2:	053f      	lsls	r7, r7, #20
  406bf4:	b137      	cbz	r7, 406c04 <_dtoa_r+0xa9c>
  406bf6:	9b05      	ldr	r3, [sp, #20]
  406bf8:	3301      	adds	r3, #1
  406bfa:	9305      	str	r3, [sp, #20]
  406bfc:	9b02      	ldr	r3, [sp, #8]
  406bfe:	3301      	adds	r3, #1
  406c00:	9302      	str	r3, [sp, #8]
  406c02:	2701      	movs	r7, #1
  406c04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406c06:	2001      	movs	r0, #1
  406c08:	2b00      	cmp	r3, #0
  406c0a:	f43f acf8 	beq.w	4065fe <_dtoa_r+0x496>
  406c0e:	e4ed      	b.n	4065ec <_dtoa_r+0x484>
  406c10:	4640      	mov	r0, r8
  406c12:	f002 f881 	bl	408d18 <__aeabi_i2d>
  406c16:	4632      	mov	r2, r6
  406c18:	463b      	mov	r3, r7
  406c1a:	f002 f8e3 	bl	408de4 <__aeabi_dmul>
  406c1e:	2200      	movs	r2, #0
  406c20:	4bbf      	ldr	r3, [pc, #764]	; (406f20 <_dtoa_r+0xdb8>)
  406c22:	f001 ff2d 	bl	408a80 <__adddf3>
  406c26:	4604      	mov	r4, r0
  406c28:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406c2c:	4630      	mov	r0, r6
  406c2e:	4639      	mov	r1, r7
  406c30:	2200      	movs	r2, #0
  406c32:	4bbc      	ldr	r3, [pc, #752]	; (406f24 <_dtoa_r+0xdbc>)
  406c34:	f001 ff22 	bl	408a7c <__aeabi_dsub>
  406c38:	4622      	mov	r2, r4
  406c3a:	462b      	mov	r3, r5
  406c3c:	4606      	mov	r6, r0
  406c3e:	460f      	mov	r7, r1
  406c40:	f002 fb60 	bl	409304 <__aeabi_dcmpgt>
  406c44:	4680      	mov	r8, r0
  406c46:	2800      	cmp	r0, #0
  406c48:	f040 8105 	bne.w	406e56 <_dtoa_r+0xcee>
  406c4c:	4622      	mov	r2, r4
  406c4e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  406c52:	4630      	mov	r0, r6
  406c54:	4639      	mov	r1, r7
  406c56:	f002 fb37 	bl	4092c8 <__aeabi_dcmplt>
  406c5a:	b108      	cbz	r0, 406c60 <_dtoa_r+0xaf8>
  406c5c:	4646      	mov	r6, r8
  406c5e:	e6b5      	b.n	4069cc <_dtoa_r+0x864>
  406c60:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  406c64:	f7ff bb89 	b.w	40637a <_dtoa_r+0x212>
  406c68:	9807      	ldr	r0, [sp, #28]
  406c6a:	f7ff baae 	b.w	4061ca <_dtoa_r+0x62>
  406c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406c70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406c72:	970a      	str	r7, [sp, #40]	; 0x28
  406c74:	1afb      	subs	r3, r7, r3
  406c76:	441a      	add	r2, r3
  406c78:	920b      	str	r2, [sp, #44]	; 0x2c
  406c7a:	2700      	movs	r7, #0
  406c7c:	e461      	b.n	406542 <_dtoa_r+0x3da>
  406c7e:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  406c82:	f04f 0802 	mov.w	r8, #2
  406c86:	e5bb      	b.n	406800 <_dtoa_r+0x698>
  406c88:	461c      	mov	r4, r3
  406c8a:	2100      	movs	r1, #0
  406c8c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406c90:	e58a      	b.n	4067a8 <_dtoa_r+0x640>
  406c92:	2401      	movs	r4, #1
  406c94:	9421      	str	r4, [sp, #132]	; 0x84
  406c96:	940d      	str	r4, [sp, #52]	; 0x34
  406c98:	9406      	str	r4, [sp, #24]
  406c9a:	e7f6      	b.n	406c8a <_dtoa_r+0xb22>
  406c9c:	2a00      	cmp	r2, #0
  406c9e:	46d0      	mov	r8, sl
  406ca0:	f8cd b014 	str.w	fp, [sp, #20]
  406ca4:	469a      	mov	sl, r3
  406ca6:	dd11      	ble.n	406ccc <_dtoa_r+0xb64>
  406ca8:	4621      	mov	r1, r4
  406caa:	2201      	movs	r2, #1
  406cac:	4648      	mov	r0, r9
  406cae:	f001 f903 	bl	407eb8 <__lshift>
  406cb2:	4641      	mov	r1, r8
  406cb4:	4604      	mov	r4, r0
  406cb6:	f001 f957 	bl	407f68 <__mcmp>
  406cba:	2800      	cmp	r0, #0
  406cbc:	f340 8149 	ble.w	406f52 <_dtoa_r+0xdea>
  406cc0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406cc4:	f000 8106 	beq.w	406ed4 <_dtoa_r+0xd6c>
  406cc8:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406ccc:	46b3      	mov	fp, r6
  406cce:	f887 a000 	strb.w	sl, [r7]
  406cd2:	1c7d      	adds	r5, r7, #1
  406cd4:	9e05      	ldr	r6, [sp, #20]
  406cd6:	9408      	str	r4, [sp, #32]
  406cd8:	e502      	b.n	4066e0 <_dtoa_r+0x578>
  406cda:	d104      	bne.n	406ce6 <_dtoa_r+0xb7e>
  406cdc:	f01a 0f01 	tst.w	sl, #1
  406ce0:	d001      	beq.n	406ce6 <_dtoa_r+0xb7e>
  406ce2:	e4ed      	b.n	4066c0 <_dtoa_r+0x558>
  406ce4:	4615      	mov	r5, r2
  406ce6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406cea:	2b30      	cmp	r3, #48	; 0x30
  406cec:	f105 32ff 	add.w	r2, r5, #4294967295
  406cf0:	d0f8      	beq.n	406ce4 <_dtoa_r+0xb7c>
  406cf2:	e4f5      	b.n	4066e0 <_dtoa_r+0x578>
  406cf4:	9b04      	ldr	r3, [sp, #16]
  406cf6:	425c      	negs	r4, r3
  406cf8:	2c00      	cmp	r4, #0
  406cfa:	f000 80bf 	beq.w	406e7c <_dtoa_r+0xd14>
  406cfe:	4b8a      	ldr	r3, [pc, #552]	; (406f28 <_dtoa_r+0xdc0>)
  406d00:	f004 020f 	and.w	r2, r4, #15
  406d04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406d08:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406d10:	f002 f868 	bl	408de4 <__aeabi_dmul>
  406d14:	1124      	asrs	r4, r4, #4
  406d16:	4606      	mov	r6, r0
  406d18:	460f      	mov	r7, r1
  406d1a:	f000 812a 	beq.w	406f72 <_dtoa_r+0xe0a>
  406d1e:	4d83      	ldr	r5, [pc, #524]	; (406f2c <_dtoa_r+0xdc4>)
  406d20:	f04f 0802 	mov.w	r8, #2
  406d24:	07e2      	lsls	r2, r4, #31
  406d26:	d509      	bpl.n	406d3c <_dtoa_r+0xbd4>
  406d28:	4630      	mov	r0, r6
  406d2a:	4639      	mov	r1, r7
  406d2c:	e9d5 2300 	ldrd	r2, r3, [r5]
  406d30:	f002 f858 	bl	408de4 <__aeabi_dmul>
  406d34:	f108 0801 	add.w	r8, r8, #1
  406d38:	4606      	mov	r6, r0
  406d3a:	460f      	mov	r7, r1
  406d3c:	1064      	asrs	r4, r4, #1
  406d3e:	f105 0508 	add.w	r5, r5, #8
  406d42:	d1ef      	bne.n	406d24 <_dtoa_r+0xbbc>
  406d44:	e576      	b.n	406834 <_dtoa_r+0x6cc>
  406d46:	9907      	ldr	r1, [sp, #28]
  406d48:	2230      	movs	r2, #48	; 0x30
  406d4a:	700a      	strb	r2, [r1, #0]
  406d4c:	9a04      	ldr	r2, [sp, #16]
  406d4e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  406d52:	3201      	adds	r2, #1
  406d54:	9204      	str	r2, [sp, #16]
  406d56:	f7ff bbd0 	b.w	4064fa <_dtoa_r+0x392>
  406d5a:	6871      	ldr	r1, [r6, #4]
  406d5c:	4648      	mov	r0, r9
  406d5e:	f000 fefb 	bl	407b58 <_Balloc>
  406d62:	6933      	ldr	r3, [r6, #16]
  406d64:	1c9a      	adds	r2, r3, #2
  406d66:	4605      	mov	r5, r0
  406d68:	0092      	lsls	r2, r2, #2
  406d6a:	f106 010c 	add.w	r1, r6, #12
  406d6e:	300c      	adds	r0, #12
  406d70:	f7fc fb8c 	bl	40348c <memcpy>
  406d74:	4629      	mov	r1, r5
  406d76:	2201      	movs	r2, #1
  406d78:	4648      	mov	r0, r9
  406d7a:	f001 f89d 	bl	407eb8 <__lshift>
  406d7e:	9005      	str	r0, [sp, #20]
  406d80:	e670      	b.n	406a64 <_dtoa_r+0x8fc>
  406d82:	2b39      	cmp	r3, #57	; 0x39
  406d84:	f8cd b014 	str.w	fp, [sp, #20]
  406d88:	46d0      	mov	r8, sl
  406d8a:	f000 80a3 	beq.w	406ed4 <_dtoa_r+0xd6c>
  406d8e:	f103 0a01 	add.w	sl, r3, #1
  406d92:	46b3      	mov	fp, r6
  406d94:	f887 a000 	strb.w	sl, [r7]
  406d98:	1c7d      	adds	r5, r7, #1
  406d9a:	9e05      	ldr	r6, [sp, #20]
  406d9c:	9408      	str	r4, [sp, #32]
  406d9e:	e49f      	b.n	4066e0 <_dtoa_r+0x578>
  406da0:	465a      	mov	r2, fp
  406da2:	46d0      	mov	r8, sl
  406da4:	46b3      	mov	fp, r6
  406da6:	469a      	mov	sl, r3
  406da8:	4616      	mov	r6, r2
  406daa:	e47d      	b.n	4066a8 <_dtoa_r+0x540>
  406dac:	495e      	ldr	r1, [pc, #376]	; (406f28 <_dtoa_r+0xdc0>)
  406dae:	f108 3aff 	add.w	sl, r8, #4294967295
  406db2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  406db6:	4622      	mov	r2, r4
  406db8:	462b      	mov	r3, r5
  406dba:	e9d1 0100 	ldrd	r0, r1, [r1]
  406dbe:	f002 f811 	bl	408de4 <__aeabi_dmul>
  406dc2:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  406dc6:	4639      	mov	r1, r7
  406dc8:	4630      	mov	r0, r6
  406dca:	f002 fabb 	bl	409344 <__aeabi_d2iz>
  406dce:	4604      	mov	r4, r0
  406dd0:	f001 ffa2 	bl	408d18 <__aeabi_i2d>
  406dd4:	4602      	mov	r2, r0
  406dd6:	460b      	mov	r3, r1
  406dd8:	4630      	mov	r0, r6
  406dda:	4639      	mov	r1, r7
  406ddc:	f001 fe4e 	bl	408a7c <__aeabi_dsub>
  406de0:	9a07      	ldr	r2, [sp, #28]
  406de2:	3430      	adds	r4, #48	; 0x30
  406de4:	f1b8 0f01 	cmp.w	r8, #1
  406de8:	4606      	mov	r6, r0
  406dea:	460f      	mov	r7, r1
  406dec:	7014      	strb	r4, [r2, #0]
  406dee:	f102 0501 	add.w	r5, r2, #1
  406df2:	d01e      	beq.n	406e32 <_dtoa_r+0xcca>
  406df4:	9b07      	ldr	r3, [sp, #28]
  406df6:	eb03 0b08 	add.w	fp, r3, r8
  406dfa:	46a8      	mov	r8, r5
  406dfc:	2200      	movs	r2, #0
  406dfe:	4b4c      	ldr	r3, [pc, #304]	; (406f30 <_dtoa_r+0xdc8>)
  406e00:	4630      	mov	r0, r6
  406e02:	4639      	mov	r1, r7
  406e04:	f001 ffee 	bl	408de4 <__aeabi_dmul>
  406e08:	460f      	mov	r7, r1
  406e0a:	4606      	mov	r6, r0
  406e0c:	f002 fa9a 	bl	409344 <__aeabi_d2iz>
  406e10:	4604      	mov	r4, r0
  406e12:	f001 ff81 	bl	408d18 <__aeabi_i2d>
  406e16:	3430      	adds	r4, #48	; 0x30
  406e18:	4602      	mov	r2, r0
  406e1a:	460b      	mov	r3, r1
  406e1c:	4630      	mov	r0, r6
  406e1e:	4639      	mov	r1, r7
  406e20:	f001 fe2c 	bl	408a7c <__aeabi_dsub>
  406e24:	f808 4b01 	strb.w	r4, [r8], #1
  406e28:	45c3      	cmp	fp, r8
  406e2a:	4606      	mov	r6, r0
  406e2c:	460f      	mov	r7, r1
  406e2e:	d1e5      	bne.n	406dfc <_dtoa_r+0xc94>
  406e30:	4455      	add	r5, sl
  406e32:	2200      	movs	r2, #0
  406e34:	4b3f      	ldr	r3, [pc, #252]	; (406f34 <_dtoa_r+0xdcc>)
  406e36:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406e3a:	f001 fe21 	bl	408a80 <__adddf3>
  406e3e:	4632      	mov	r2, r6
  406e40:	463b      	mov	r3, r7
  406e42:	f002 fa41 	bl	4092c8 <__aeabi_dcmplt>
  406e46:	2800      	cmp	r0, #0
  406e48:	d04c      	beq.n	406ee4 <_dtoa_r+0xd7c>
  406e4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e4c:	9304      	str	r3, [sp, #16]
  406e4e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  406e52:	f7ff bb46 	b.w	4064e2 <_dtoa_r+0x37a>
  406e56:	f04f 0800 	mov.w	r8, #0
  406e5a:	4646      	mov	r6, r8
  406e5c:	e6a8      	b.n	406bb0 <_dtoa_r+0xa48>
  406e5e:	9b05      	ldr	r3, [sp, #20]
  406e60:	9a06      	ldr	r2, [sp, #24]
  406e62:	1a9d      	subs	r5, r3, r2
  406e64:	2300      	movs	r3, #0
  406e66:	f7ff bb72 	b.w	40654e <_dtoa_r+0x3e6>
  406e6a:	2700      	movs	r7, #0
  406e6c:	e6ca      	b.n	406c04 <_dtoa_r+0xa9c>
  406e6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406e70:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406e72:	9d05      	ldr	r5, [sp, #20]
  406e74:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406e78:	f7ff bb69 	b.w	40654e <_dtoa_r+0x3e6>
  406e7c:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  406e80:	f04f 0802 	mov.w	r8, #2
  406e84:	e4d6      	b.n	406834 <_dtoa_r+0x6cc>
  406e86:	9408      	str	r4, [sp, #32]
  406e88:	e5a0      	b.n	4069cc <_dtoa_r+0x864>
  406e8a:	9b06      	ldr	r3, [sp, #24]
  406e8c:	2b00      	cmp	r3, #0
  406e8e:	f43f aebf 	beq.w	406c10 <_dtoa_r+0xaa8>
  406e92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406e94:	2b00      	cmp	r3, #0
  406e96:	f77f aee3 	ble.w	406c60 <_dtoa_r+0xaf8>
  406e9a:	2200      	movs	r2, #0
  406e9c:	4b24      	ldr	r3, [pc, #144]	; (406f30 <_dtoa_r+0xdc8>)
  406e9e:	4630      	mov	r0, r6
  406ea0:	4639      	mov	r1, r7
  406ea2:	f001 ff9f 	bl	408de4 <__aeabi_dmul>
  406ea6:	4606      	mov	r6, r0
  406ea8:	460f      	mov	r7, r1
  406eaa:	f108 0001 	add.w	r0, r8, #1
  406eae:	f001 ff33 	bl	408d18 <__aeabi_i2d>
  406eb2:	4632      	mov	r2, r6
  406eb4:	463b      	mov	r3, r7
  406eb6:	f001 ff95 	bl	408de4 <__aeabi_dmul>
  406eba:	2200      	movs	r2, #0
  406ebc:	4b18      	ldr	r3, [pc, #96]	; (406f20 <_dtoa_r+0xdb8>)
  406ebe:	f001 fddf 	bl	408a80 <__adddf3>
  406ec2:	9a04      	ldr	r2, [sp, #16]
  406ec4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  406ec8:	3a01      	subs	r2, #1
  406eca:	4604      	mov	r4, r0
  406ecc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406ed0:	9211      	str	r2, [sp, #68]	; 0x44
  406ed2:	e4d0      	b.n	406876 <_dtoa_r+0x70e>
  406ed4:	2239      	movs	r2, #57	; 0x39
  406ed6:	46b3      	mov	fp, r6
  406ed8:	9408      	str	r4, [sp, #32]
  406eda:	9e05      	ldr	r6, [sp, #20]
  406edc:	703a      	strb	r2, [r7, #0]
  406ede:	1c7d      	adds	r5, r7, #1
  406ee0:	f7ff bbf0 	b.w	4066c4 <_dtoa_r+0x55c>
  406ee4:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  406ee8:	2000      	movs	r0, #0
  406eea:	4912      	ldr	r1, [pc, #72]	; (406f34 <_dtoa_r+0xdcc>)
  406eec:	f001 fdc6 	bl	408a7c <__aeabi_dsub>
  406ef0:	4632      	mov	r2, r6
  406ef2:	463b      	mov	r3, r7
  406ef4:	f002 fa06 	bl	409304 <__aeabi_dcmpgt>
  406ef8:	b908      	cbnz	r0, 406efe <_dtoa_r+0xd96>
  406efa:	e6b1      	b.n	406c60 <_dtoa_r+0xaf8>
  406efc:	4615      	mov	r5, r2
  406efe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406f02:	2b30      	cmp	r3, #48	; 0x30
  406f04:	f105 32ff 	add.w	r2, r5, #4294967295
  406f08:	d0f8      	beq.n	406efc <_dtoa_r+0xd94>
  406f0a:	e530      	b.n	40696e <_dtoa_r+0x806>
  406f0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406f0e:	9304      	str	r3, [sp, #16]
  406f10:	f7ff bae7 	b.w	4064e2 <_dtoa_r+0x37a>
  406f14:	f1ba 0f00 	cmp.w	sl, #0
  406f18:	f47f ad7a 	bne.w	406a10 <_dtoa_r+0x8a8>
  406f1c:	e661      	b.n	406be2 <_dtoa_r+0xa7a>
  406f1e:	bf00      	nop
  406f20:	401c0000 	.word	0x401c0000
  406f24:	40140000 	.word	0x40140000
  406f28:	004098a8 	.word	0x004098a8
  406f2c:	00409970 	.word	0x00409970
  406f30:	40240000 	.word	0x40240000
  406f34:	3fe00000 	.word	0x3fe00000
  406f38:	2b39      	cmp	r3, #57	; 0x39
  406f3a:	f8cd b014 	str.w	fp, [sp, #20]
  406f3e:	46d0      	mov	r8, sl
  406f40:	f8dd b008 	ldr.w	fp, [sp, #8]
  406f44:	469a      	mov	sl, r3
  406f46:	d0c5      	beq.n	406ed4 <_dtoa_r+0xd6c>
  406f48:	f1bb 0f00 	cmp.w	fp, #0
  406f4c:	f73f aebc 	bgt.w	406cc8 <_dtoa_r+0xb60>
  406f50:	e6bc      	b.n	406ccc <_dtoa_r+0xb64>
  406f52:	f47f aebb 	bne.w	406ccc <_dtoa_r+0xb64>
  406f56:	f01a 0f01 	tst.w	sl, #1
  406f5a:	f43f aeb7 	beq.w	406ccc <_dtoa_r+0xb64>
  406f5e:	e6af      	b.n	406cc0 <_dtoa_r+0xb58>
  406f60:	f04f 0800 	mov.w	r8, #0
  406f64:	4646      	mov	r6, r8
  406f66:	e531      	b.n	4069cc <_dtoa_r+0x864>
  406f68:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406f6a:	2b02      	cmp	r3, #2
  406f6c:	dc21      	bgt.n	406fb2 <_dtoa_r+0xe4a>
  406f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406f70:	e604      	b.n	406b7c <_dtoa_r+0xa14>
  406f72:	f04f 0802 	mov.w	r8, #2
  406f76:	e45d      	b.n	406834 <_dtoa_r+0x6cc>
  406f78:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406f7a:	2b02      	cmp	r3, #2
  406f7c:	dc19      	bgt.n	406fb2 <_dtoa_r+0xe4a>
  406f7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406f80:	e563      	b.n	406a4a <_dtoa_r+0x8e2>
  406f82:	2400      	movs	r4, #0
  406f84:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  406f88:	4621      	mov	r1, r4
  406f8a:	4648      	mov	r0, r9
  406f8c:	f000 fde4 	bl	407b58 <_Balloc>
  406f90:	f04f 33ff 	mov.w	r3, #4294967295
  406f94:	9306      	str	r3, [sp, #24]
  406f96:	930d      	str	r3, [sp, #52]	; 0x34
  406f98:	2301      	movs	r3, #1
  406f9a:	9007      	str	r0, [sp, #28]
  406f9c:	9421      	str	r4, [sp, #132]	; 0x84
  406f9e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406fa2:	9309      	str	r3, [sp, #36]	; 0x24
  406fa4:	f7ff b9e9 	b.w	40637a <_dtoa_r+0x212>
  406fa8:	f43f ab3d 	beq.w	406626 <_dtoa_r+0x4be>
  406fac:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406fb0:	e522      	b.n	4069f8 <_dtoa_r+0x890>
  406fb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406fb4:	9306      	str	r3, [sp, #24]
  406fb6:	e5e9      	b.n	406b8c <_dtoa_r+0xa24>
  406fb8:	2501      	movs	r5, #1
  406fba:	f7ff b9a8 	b.w	40630e <_dtoa_r+0x1a6>
  406fbe:	bf00      	nop

00406fc0 <__sflush_r>:
  406fc0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406fc4:	b29a      	uxth	r2, r3
  406fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fca:	460d      	mov	r5, r1
  406fcc:	0711      	lsls	r1, r2, #28
  406fce:	4680      	mov	r8, r0
  406fd0:	d43c      	bmi.n	40704c <__sflush_r+0x8c>
  406fd2:	686a      	ldr	r2, [r5, #4]
  406fd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406fd8:	2a00      	cmp	r2, #0
  406fda:	81ab      	strh	r3, [r5, #12]
  406fdc:	dd73      	ble.n	4070c6 <__sflush_r+0x106>
  406fde:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406fe0:	2c00      	cmp	r4, #0
  406fe2:	d04b      	beq.n	40707c <__sflush_r+0xbc>
  406fe4:	b29b      	uxth	r3, r3
  406fe6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  406fea:	2100      	movs	r1, #0
  406fec:	b292      	uxth	r2, r2
  406fee:	f8d8 6000 	ldr.w	r6, [r8]
  406ff2:	f8c8 1000 	str.w	r1, [r8]
  406ff6:	2a00      	cmp	r2, #0
  406ff8:	d069      	beq.n	4070ce <__sflush_r+0x10e>
  406ffa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406ffc:	075f      	lsls	r7, r3, #29
  406ffe:	d505      	bpl.n	40700c <__sflush_r+0x4c>
  407000:	6869      	ldr	r1, [r5, #4]
  407002:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  407004:	1a52      	subs	r2, r2, r1
  407006:	b10b      	cbz	r3, 40700c <__sflush_r+0x4c>
  407008:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40700a:	1ad2      	subs	r2, r2, r3
  40700c:	2300      	movs	r3, #0
  40700e:	69e9      	ldr	r1, [r5, #28]
  407010:	4640      	mov	r0, r8
  407012:	47a0      	blx	r4
  407014:	1c44      	adds	r4, r0, #1
  407016:	d03c      	beq.n	407092 <__sflush_r+0xd2>
  407018:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40701c:	692a      	ldr	r2, [r5, #16]
  40701e:	602a      	str	r2, [r5, #0]
  407020:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407024:	2200      	movs	r2, #0
  407026:	81ab      	strh	r3, [r5, #12]
  407028:	04db      	lsls	r3, r3, #19
  40702a:	606a      	str	r2, [r5, #4]
  40702c:	d449      	bmi.n	4070c2 <__sflush_r+0x102>
  40702e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  407030:	f8c8 6000 	str.w	r6, [r8]
  407034:	b311      	cbz	r1, 40707c <__sflush_r+0xbc>
  407036:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40703a:	4299      	cmp	r1, r3
  40703c:	d002      	beq.n	407044 <__sflush_r+0x84>
  40703e:	4640      	mov	r0, r8
  407040:	f000 f9c0 	bl	4073c4 <_free_r>
  407044:	2000      	movs	r0, #0
  407046:	6328      	str	r0, [r5, #48]	; 0x30
  407048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40704c:	692e      	ldr	r6, [r5, #16]
  40704e:	b1ae      	cbz	r6, 40707c <__sflush_r+0xbc>
  407050:	682c      	ldr	r4, [r5, #0]
  407052:	602e      	str	r6, [r5, #0]
  407054:	0790      	lsls	r0, r2, #30
  407056:	bf0c      	ite	eq
  407058:	696b      	ldreq	r3, [r5, #20]
  40705a:	2300      	movne	r3, #0
  40705c:	1ba4      	subs	r4, r4, r6
  40705e:	60ab      	str	r3, [r5, #8]
  407060:	e00a      	b.n	407078 <__sflush_r+0xb8>
  407062:	4623      	mov	r3, r4
  407064:	4632      	mov	r2, r6
  407066:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  407068:	69e9      	ldr	r1, [r5, #28]
  40706a:	4640      	mov	r0, r8
  40706c:	47b8      	blx	r7
  40706e:	2800      	cmp	r0, #0
  407070:	eba4 0400 	sub.w	r4, r4, r0
  407074:	4406      	add	r6, r0
  407076:	dd04      	ble.n	407082 <__sflush_r+0xc2>
  407078:	2c00      	cmp	r4, #0
  40707a:	dcf2      	bgt.n	407062 <__sflush_r+0xa2>
  40707c:	2000      	movs	r0, #0
  40707e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407082:	89ab      	ldrh	r3, [r5, #12]
  407084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407088:	81ab      	strh	r3, [r5, #12]
  40708a:	f04f 30ff 	mov.w	r0, #4294967295
  40708e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407092:	f8d8 2000 	ldr.w	r2, [r8]
  407096:	2a1d      	cmp	r2, #29
  407098:	d8f3      	bhi.n	407082 <__sflush_r+0xc2>
  40709a:	4b1a      	ldr	r3, [pc, #104]	; (407104 <__sflush_r+0x144>)
  40709c:	40d3      	lsrs	r3, r2
  40709e:	f003 0301 	and.w	r3, r3, #1
  4070a2:	f083 0401 	eor.w	r4, r3, #1
  4070a6:	2b00      	cmp	r3, #0
  4070a8:	d0eb      	beq.n	407082 <__sflush_r+0xc2>
  4070aa:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4070ae:	6929      	ldr	r1, [r5, #16]
  4070b0:	6029      	str	r1, [r5, #0]
  4070b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4070b6:	04d9      	lsls	r1, r3, #19
  4070b8:	606c      	str	r4, [r5, #4]
  4070ba:	81ab      	strh	r3, [r5, #12]
  4070bc:	d5b7      	bpl.n	40702e <__sflush_r+0x6e>
  4070be:	2a00      	cmp	r2, #0
  4070c0:	d1b5      	bne.n	40702e <__sflush_r+0x6e>
  4070c2:	6528      	str	r0, [r5, #80]	; 0x50
  4070c4:	e7b3      	b.n	40702e <__sflush_r+0x6e>
  4070c6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4070c8:	2a00      	cmp	r2, #0
  4070ca:	dc88      	bgt.n	406fde <__sflush_r+0x1e>
  4070cc:	e7d6      	b.n	40707c <__sflush_r+0xbc>
  4070ce:	2301      	movs	r3, #1
  4070d0:	69e9      	ldr	r1, [r5, #28]
  4070d2:	4640      	mov	r0, r8
  4070d4:	47a0      	blx	r4
  4070d6:	1c43      	adds	r3, r0, #1
  4070d8:	4602      	mov	r2, r0
  4070da:	d002      	beq.n	4070e2 <__sflush_r+0x122>
  4070dc:	89ab      	ldrh	r3, [r5, #12]
  4070de:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4070e0:	e78c      	b.n	406ffc <__sflush_r+0x3c>
  4070e2:	f8d8 3000 	ldr.w	r3, [r8]
  4070e6:	2b00      	cmp	r3, #0
  4070e8:	d0f8      	beq.n	4070dc <__sflush_r+0x11c>
  4070ea:	2b1d      	cmp	r3, #29
  4070ec:	d001      	beq.n	4070f2 <__sflush_r+0x132>
  4070ee:	2b16      	cmp	r3, #22
  4070f0:	d102      	bne.n	4070f8 <__sflush_r+0x138>
  4070f2:	f8c8 6000 	str.w	r6, [r8]
  4070f6:	e7c1      	b.n	40707c <__sflush_r+0xbc>
  4070f8:	89ab      	ldrh	r3, [r5, #12]
  4070fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4070fe:	81ab      	strh	r3, [r5, #12]
  407100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407104:	20400001 	.word	0x20400001

00407108 <_fflush_r>:
  407108:	b510      	push	{r4, lr}
  40710a:	4604      	mov	r4, r0
  40710c:	b082      	sub	sp, #8
  40710e:	b108      	cbz	r0, 407114 <_fflush_r+0xc>
  407110:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407112:	b153      	cbz	r3, 40712a <_fflush_r+0x22>
  407114:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407118:	b908      	cbnz	r0, 40711e <_fflush_r+0x16>
  40711a:	b002      	add	sp, #8
  40711c:	bd10      	pop	{r4, pc}
  40711e:	4620      	mov	r0, r4
  407120:	b002      	add	sp, #8
  407122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407126:	f7ff bf4b 	b.w	406fc0 <__sflush_r>
  40712a:	9101      	str	r1, [sp, #4]
  40712c:	f000 f880 	bl	407230 <__sinit>
  407130:	9901      	ldr	r1, [sp, #4]
  407132:	e7ef      	b.n	407114 <_fflush_r+0xc>

00407134 <_cleanup_r>:
  407134:	4901      	ldr	r1, [pc, #4]	; (40713c <_cleanup_r+0x8>)
  407136:	f000 bbaf 	b.w	407898 <_fwalk_reent>
  40713a:	bf00      	nop
  40713c:	0040894d 	.word	0x0040894d

00407140 <__sinit.part.1>:
  407140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407144:	4b35      	ldr	r3, [pc, #212]	; (40721c <__sinit.part.1+0xdc>)
  407146:	6845      	ldr	r5, [r0, #4]
  407148:	63c3      	str	r3, [r0, #60]	; 0x3c
  40714a:	2400      	movs	r4, #0
  40714c:	4607      	mov	r7, r0
  40714e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  407152:	2304      	movs	r3, #4
  407154:	2103      	movs	r1, #3
  407156:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40715a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40715e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  407162:	b083      	sub	sp, #12
  407164:	602c      	str	r4, [r5, #0]
  407166:	606c      	str	r4, [r5, #4]
  407168:	60ac      	str	r4, [r5, #8]
  40716a:	666c      	str	r4, [r5, #100]	; 0x64
  40716c:	81ec      	strh	r4, [r5, #14]
  40716e:	612c      	str	r4, [r5, #16]
  407170:	616c      	str	r4, [r5, #20]
  407172:	61ac      	str	r4, [r5, #24]
  407174:	81ab      	strh	r3, [r5, #12]
  407176:	4621      	mov	r1, r4
  407178:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40717c:	2208      	movs	r2, #8
  40717e:	f7fc fa1f 	bl	4035c0 <memset>
  407182:	68be      	ldr	r6, [r7, #8]
  407184:	f8df b098 	ldr.w	fp, [pc, #152]	; 407220 <__sinit.part.1+0xe0>
  407188:	f8df a098 	ldr.w	sl, [pc, #152]	; 407224 <__sinit.part.1+0xe4>
  40718c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 407228 <__sinit.part.1+0xe8>
  407190:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40722c <__sinit.part.1+0xec>
  407194:	f8c5 b020 	str.w	fp, [r5, #32]
  407198:	2301      	movs	r3, #1
  40719a:	2209      	movs	r2, #9
  40719c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4071a0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4071a4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4071a8:	61ed      	str	r5, [r5, #28]
  4071aa:	4621      	mov	r1, r4
  4071ac:	81f3      	strh	r3, [r6, #14]
  4071ae:	81b2      	strh	r2, [r6, #12]
  4071b0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4071b4:	6034      	str	r4, [r6, #0]
  4071b6:	6074      	str	r4, [r6, #4]
  4071b8:	60b4      	str	r4, [r6, #8]
  4071ba:	6674      	str	r4, [r6, #100]	; 0x64
  4071bc:	6134      	str	r4, [r6, #16]
  4071be:	6174      	str	r4, [r6, #20]
  4071c0:	61b4      	str	r4, [r6, #24]
  4071c2:	2208      	movs	r2, #8
  4071c4:	9301      	str	r3, [sp, #4]
  4071c6:	f7fc f9fb 	bl	4035c0 <memset>
  4071ca:	68fd      	ldr	r5, [r7, #12]
  4071cc:	61f6      	str	r6, [r6, #28]
  4071ce:	2012      	movs	r0, #18
  4071d0:	2202      	movs	r2, #2
  4071d2:	f8c6 b020 	str.w	fp, [r6, #32]
  4071d6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4071da:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4071de:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4071e2:	4621      	mov	r1, r4
  4071e4:	81a8      	strh	r0, [r5, #12]
  4071e6:	81ea      	strh	r2, [r5, #14]
  4071e8:	602c      	str	r4, [r5, #0]
  4071ea:	606c      	str	r4, [r5, #4]
  4071ec:	60ac      	str	r4, [r5, #8]
  4071ee:	666c      	str	r4, [r5, #100]	; 0x64
  4071f0:	612c      	str	r4, [r5, #16]
  4071f2:	616c      	str	r4, [r5, #20]
  4071f4:	61ac      	str	r4, [r5, #24]
  4071f6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4071fa:	2208      	movs	r2, #8
  4071fc:	f7fc f9e0 	bl	4035c0 <memset>
  407200:	9b01      	ldr	r3, [sp, #4]
  407202:	61ed      	str	r5, [r5, #28]
  407204:	f8c5 b020 	str.w	fp, [r5, #32]
  407208:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40720c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407210:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407214:	63bb      	str	r3, [r7, #56]	; 0x38
  407216:	b003      	add	sp, #12
  407218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40721c:	00407135 	.word	0x00407135
  407220:	00408555 	.word	0x00408555
  407224:	00408579 	.word	0x00408579
  407228:	004085b5 	.word	0x004085b5
  40722c:	004085d5 	.word	0x004085d5

00407230 <__sinit>:
  407230:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407232:	b103      	cbz	r3, 407236 <__sinit+0x6>
  407234:	4770      	bx	lr
  407236:	f7ff bf83 	b.w	407140 <__sinit.part.1>
  40723a:	bf00      	nop

0040723c <__sfp_lock_acquire>:
  40723c:	4770      	bx	lr
  40723e:	bf00      	nop

00407240 <__sfp_lock_release>:
  407240:	4770      	bx	lr
  407242:	bf00      	nop

00407244 <__libc_fini_array>:
  407244:	b538      	push	{r3, r4, r5, lr}
  407246:	4d07      	ldr	r5, [pc, #28]	; (407264 <__libc_fini_array+0x20>)
  407248:	4c07      	ldr	r4, [pc, #28]	; (407268 <__libc_fini_array+0x24>)
  40724a:	1b2c      	subs	r4, r5, r4
  40724c:	10a4      	asrs	r4, r4, #2
  40724e:	d005      	beq.n	40725c <__libc_fini_array+0x18>
  407250:	3c01      	subs	r4, #1
  407252:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407256:	4798      	blx	r3
  407258:	2c00      	cmp	r4, #0
  40725a:	d1f9      	bne.n	407250 <__libc_fini_array+0xc>
  40725c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407260:	f002 bbaa 	b.w	4099b8 <_fini>
  407264:	004099c8 	.word	0x004099c8
  407268:	004099c4 	.word	0x004099c4

0040726c <__fputwc>:
  40726c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407270:	b082      	sub	sp, #8
  407272:	4680      	mov	r8, r0
  407274:	4689      	mov	r9, r1
  407276:	4614      	mov	r4, r2
  407278:	f000 fb3c 	bl	4078f4 <__locale_mb_cur_max>
  40727c:	2801      	cmp	r0, #1
  40727e:	d033      	beq.n	4072e8 <__fputwc+0x7c>
  407280:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  407284:	464a      	mov	r2, r9
  407286:	a901      	add	r1, sp, #4
  407288:	4640      	mov	r0, r8
  40728a:	f001 fa7d 	bl	408788 <_wcrtomb_r>
  40728e:	f1b0 3fff 	cmp.w	r0, #4294967295
  407292:	4682      	mov	sl, r0
  407294:	d021      	beq.n	4072da <__fputwc+0x6e>
  407296:	b388      	cbz	r0, 4072fc <__fputwc+0x90>
  407298:	f89d 6004 	ldrb.w	r6, [sp, #4]
  40729c:	2500      	movs	r5, #0
  40729e:	e008      	b.n	4072b2 <__fputwc+0x46>
  4072a0:	6823      	ldr	r3, [r4, #0]
  4072a2:	1c5a      	adds	r2, r3, #1
  4072a4:	6022      	str	r2, [r4, #0]
  4072a6:	701e      	strb	r6, [r3, #0]
  4072a8:	3501      	adds	r5, #1
  4072aa:	4555      	cmp	r5, sl
  4072ac:	d226      	bcs.n	4072fc <__fputwc+0x90>
  4072ae:	ab01      	add	r3, sp, #4
  4072b0:	5d5e      	ldrb	r6, [r3, r5]
  4072b2:	68a3      	ldr	r3, [r4, #8]
  4072b4:	3b01      	subs	r3, #1
  4072b6:	2b00      	cmp	r3, #0
  4072b8:	60a3      	str	r3, [r4, #8]
  4072ba:	daf1      	bge.n	4072a0 <__fputwc+0x34>
  4072bc:	69a7      	ldr	r7, [r4, #24]
  4072be:	42bb      	cmp	r3, r7
  4072c0:	4631      	mov	r1, r6
  4072c2:	4622      	mov	r2, r4
  4072c4:	4640      	mov	r0, r8
  4072c6:	db01      	blt.n	4072cc <__fputwc+0x60>
  4072c8:	2e0a      	cmp	r6, #10
  4072ca:	d1e9      	bne.n	4072a0 <__fputwc+0x34>
  4072cc:	f001 fa06 	bl	4086dc <__swbuf_r>
  4072d0:	1c43      	adds	r3, r0, #1
  4072d2:	d1e9      	bne.n	4072a8 <__fputwc+0x3c>
  4072d4:	b002      	add	sp, #8
  4072d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4072da:	89a3      	ldrh	r3, [r4, #12]
  4072dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4072e0:	81a3      	strh	r3, [r4, #12]
  4072e2:	b002      	add	sp, #8
  4072e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4072e8:	f109 33ff 	add.w	r3, r9, #4294967295
  4072ec:	2bfe      	cmp	r3, #254	; 0xfe
  4072ee:	d8c7      	bhi.n	407280 <__fputwc+0x14>
  4072f0:	fa5f f689 	uxtb.w	r6, r9
  4072f4:	4682      	mov	sl, r0
  4072f6:	f88d 6004 	strb.w	r6, [sp, #4]
  4072fa:	e7cf      	b.n	40729c <__fputwc+0x30>
  4072fc:	4648      	mov	r0, r9
  4072fe:	b002      	add	sp, #8
  407300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00407304 <_fputwc_r>:
  407304:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  407308:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40730c:	d10a      	bne.n	407324 <_fputwc_r+0x20>
  40730e:	b410      	push	{r4}
  407310:	6e54      	ldr	r4, [r2, #100]	; 0x64
  407312:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407316:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40731a:	6654      	str	r4, [r2, #100]	; 0x64
  40731c:	8193      	strh	r3, [r2, #12]
  40731e:	bc10      	pop	{r4}
  407320:	f7ff bfa4 	b.w	40726c <__fputwc>
  407324:	f7ff bfa2 	b.w	40726c <__fputwc>

00407328 <_malloc_trim_r>:
  407328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40732a:	4f23      	ldr	r7, [pc, #140]	; (4073b8 <_malloc_trim_r+0x90>)
  40732c:	460c      	mov	r4, r1
  40732e:	4606      	mov	r6, r0
  407330:	f7fc f994 	bl	40365c <__malloc_lock>
  407334:	68bb      	ldr	r3, [r7, #8]
  407336:	685d      	ldr	r5, [r3, #4]
  407338:	f025 0503 	bic.w	r5, r5, #3
  40733c:	1b29      	subs	r1, r5, r4
  40733e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  407342:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407346:	f021 010f 	bic.w	r1, r1, #15
  40734a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40734e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407352:	db07      	blt.n	407364 <_malloc_trim_r+0x3c>
  407354:	2100      	movs	r1, #0
  407356:	4630      	mov	r0, r6
  407358:	f7fc f984 	bl	403664 <_sbrk_r>
  40735c:	68bb      	ldr	r3, [r7, #8]
  40735e:	442b      	add	r3, r5
  407360:	4298      	cmp	r0, r3
  407362:	d004      	beq.n	40736e <_malloc_trim_r+0x46>
  407364:	4630      	mov	r0, r6
  407366:	f7fc f97b 	bl	403660 <__malloc_unlock>
  40736a:	2000      	movs	r0, #0
  40736c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40736e:	4261      	negs	r1, r4
  407370:	4630      	mov	r0, r6
  407372:	f7fc f977 	bl	403664 <_sbrk_r>
  407376:	3001      	adds	r0, #1
  407378:	d00d      	beq.n	407396 <_malloc_trim_r+0x6e>
  40737a:	4b10      	ldr	r3, [pc, #64]	; (4073bc <_malloc_trim_r+0x94>)
  40737c:	68ba      	ldr	r2, [r7, #8]
  40737e:	6819      	ldr	r1, [r3, #0]
  407380:	1b2d      	subs	r5, r5, r4
  407382:	f045 0501 	orr.w	r5, r5, #1
  407386:	4630      	mov	r0, r6
  407388:	1b09      	subs	r1, r1, r4
  40738a:	6055      	str	r5, [r2, #4]
  40738c:	6019      	str	r1, [r3, #0]
  40738e:	f7fc f967 	bl	403660 <__malloc_unlock>
  407392:	2001      	movs	r0, #1
  407394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407396:	2100      	movs	r1, #0
  407398:	4630      	mov	r0, r6
  40739a:	f7fc f963 	bl	403664 <_sbrk_r>
  40739e:	68ba      	ldr	r2, [r7, #8]
  4073a0:	1a83      	subs	r3, r0, r2
  4073a2:	2b0f      	cmp	r3, #15
  4073a4:	ddde      	ble.n	407364 <_malloc_trim_r+0x3c>
  4073a6:	4c06      	ldr	r4, [pc, #24]	; (4073c0 <_malloc_trim_r+0x98>)
  4073a8:	4904      	ldr	r1, [pc, #16]	; (4073bc <_malloc_trim_r+0x94>)
  4073aa:	6824      	ldr	r4, [r4, #0]
  4073ac:	f043 0301 	orr.w	r3, r3, #1
  4073b0:	1b00      	subs	r0, r0, r4
  4073b2:	6053      	str	r3, [r2, #4]
  4073b4:	6008      	str	r0, [r1, #0]
  4073b6:	e7d5      	b.n	407364 <_malloc_trim_r+0x3c>
  4073b8:	2040043c 	.word	0x2040043c
  4073bc:	20400b8c 	.word	0x20400b8c
  4073c0:	20400848 	.word	0x20400848

004073c4 <_free_r>:
  4073c4:	2900      	cmp	r1, #0
  4073c6:	d045      	beq.n	407454 <_free_r+0x90>
  4073c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4073cc:	460d      	mov	r5, r1
  4073ce:	4680      	mov	r8, r0
  4073d0:	f7fc f944 	bl	40365c <__malloc_lock>
  4073d4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4073d8:	496a      	ldr	r1, [pc, #424]	; (407584 <_free_r+0x1c0>)
  4073da:	f027 0301 	bic.w	r3, r7, #1
  4073de:	f1a5 0408 	sub.w	r4, r5, #8
  4073e2:	18e2      	adds	r2, r4, r3
  4073e4:	688e      	ldr	r6, [r1, #8]
  4073e6:	6850      	ldr	r0, [r2, #4]
  4073e8:	42b2      	cmp	r2, r6
  4073ea:	f020 0003 	bic.w	r0, r0, #3
  4073ee:	d062      	beq.n	4074b6 <_free_r+0xf2>
  4073f0:	07fe      	lsls	r6, r7, #31
  4073f2:	6050      	str	r0, [r2, #4]
  4073f4:	d40b      	bmi.n	40740e <_free_r+0x4a>
  4073f6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4073fa:	1be4      	subs	r4, r4, r7
  4073fc:	f101 0e08 	add.w	lr, r1, #8
  407400:	68a5      	ldr	r5, [r4, #8]
  407402:	4575      	cmp	r5, lr
  407404:	443b      	add	r3, r7
  407406:	d06f      	beq.n	4074e8 <_free_r+0x124>
  407408:	68e7      	ldr	r7, [r4, #12]
  40740a:	60ef      	str	r7, [r5, #12]
  40740c:	60bd      	str	r5, [r7, #8]
  40740e:	1815      	adds	r5, r2, r0
  407410:	686d      	ldr	r5, [r5, #4]
  407412:	07ed      	lsls	r5, r5, #31
  407414:	d542      	bpl.n	40749c <_free_r+0xd8>
  407416:	f043 0201 	orr.w	r2, r3, #1
  40741a:	6062      	str	r2, [r4, #4]
  40741c:	50e3      	str	r3, [r4, r3]
  40741e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407422:	d218      	bcs.n	407456 <_free_r+0x92>
  407424:	08db      	lsrs	r3, r3, #3
  407426:	1c5a      	adds	r2, r3, #1
  407428:	684d      	ldr	r5, [r1, #4]
  40742a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40742e:	60a7      	str	r7, [r4, #8]
  407430:	2001      	movs	r0, #1
  407432:	109b      	asrs	r3, r3, #2
  407434:	fa00 f303 	lsl.w	r3, r0, r3
  407438:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40743c:	431d      	orrs	r5, r3
  40743e:	3808      	subs	r0, #8
  407440:	60e0      	str	r0, [r4, #12]
  407442:	604d      	str	r5, [r1, #4]
  407444:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  407448:	60fc      	str	r4, [r7, #12]
  40744a:	4640      	mov	r0, r8
  40744c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407450:	f7fc b906 	b.w	403660 <__malloc_unlock>
  407454:	4770      	bx	lr
  407456:	0a5a      	lsrs	r2, r3, #9
  407458:	2a04      	cmp	r2, #4
  40745a:	d853      	bhi.n	407504 <_free_r+0x140>
  40745c:	099a      	lsrs	r2, r3, #6
  40745e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407462:	007f      	lsls	r7, r7, #1
  407464:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407468:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  40746c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  407470:	4944      	ldr	r1, [pc, #272]	; (407584 <_free_r+0x1c0>)
  407472:	3808      	subs	r0, #8
  407474:	4290      	cmp	r0, r2
  407476:	d04d      	beq.n	407514 <_free_r+0x150>
  407478:	6851      	ldr	r1, [r2, #4]
  40747a:	f021 0103 	bic.w	r1, r1, #3
  40747e:	428b      	cmp	r3, r1
  407480:	d202      	bcs.n	407488 <_free_r+0xc4>
  407482:	6892      	ldr	r2, [r2, #8]
  407484:	4290      	cmp	r0, r2
  407486:	d1f7      	bne.n	407478 <_free_r+0xb4>
  407488:	68d0      	ldr	r0, [r2, #12]
  40748a:	60e0      	str	r0, [r4, #12]
  40748c:	60a2      	str	r2, [r4, #8]
  40748e:	6084      	str	r4, [r0, #8]
  407490:	60d4      	str	r4, [r2, #12]
  407492:	4640      	mov	r0, r8
  407494:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407498:	f7fc b8e2 	b.w	403660 <__malloc_unlock>
  40749c:	6895      	ldr	r5, [r2, #8]
  40749e:	4f3a      	ldr	r7, [pc, #232]	; (407588 <_free_r+0x1c4>)
  4074a0:	42bd      	cmp	r5, r7
  4074a2:	4403      	add	r3, r0
  4074a4:	d03f      	beq.n	407526 <_free_r+0x162>
  4074a6:	68d0      	ldr	r0, [r2, #12]
  4074a8:	60e8      	str	r0, [r5, #12]
  4074aa:	f043 0201 	orr.w	r2, r3, #1
  4074ae:	6085      	str	r5, [r0, #8]
  4074b0:	6062      	str	r2, [r4, #4]
  4074b2:	50e3      	str	r3, [r4, r3]
  4074b4:	e7b3      	b.n	40741e <_free_r+0x5a>
  4074b6:	07ff      	lsls	r7, r7, #31
  4074b8:	4403      	add	r3, r0
  4074ba:	d407      	bmi.n	4074cc <_free_r+0x108>
  4074bc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4074c0:	1aa4      	subs	r4, r4, r2
  4074c2:	4413      	add	r3, r2
  4074c4:	68a0      	ldr	r0, [r4, #8]
  4074c6:	68e2      	ldr	r2, [r4, #12]
  4074c8:	60c2      	str	r2, [r0, #12]
  4074ca:	6090      	str	r0, [r2, #8]
  4074cc:	4a2f      	ldr	r2, [pc, #188]	; (40758c <_free_r+0x1c8>)
  4074ce:	6812      	ldr	r2, [r2, #0]
  4074d0:	f043 0001 	orr.w	r0, r3, #1
  4074d4:	4293      	cmp	r3, r2
  4074d6:	6060      	str	r0, [r4, #4]
  4074d8:	608c      	str	r4, [r1, #8]
  4074da:	d3b6      	bcc.n	40744a <_free_r+0x86>
  4074dc:	4b2c      	ldr	r3, [pc, #176]	; (407590 <_free_r+0x1cc>)
  4074de:	4640      	mov	r0, r8
  4074e0:	6819      	ldr	r1, [r3, #0]
  4074e2:	f7ff ff21 	bl	407328 <_malloc_trim_r>
  4074e6:	e7b0      	b.n	40744a <_free_r+0x86>
  4074e8:	1811      	adds	r1, r2, r0
  4074ea:	6849      	ldr	r1, [r1, #4]
  4074ec:	07c9      	lsls	r1, r1, #31
  4074ee:	d444      	bmi.n	40757a <_free_r+0x1b6>
  4074f0:	6891      	ldr	r1, [r2, #8]
  4074f2:	68d2      	ldr	r2, [r2, #12]
  4074f4:	60ca      	str	r2, [r1, #12]
  4074f6:	4403      	add	r3, r0
  4074f8:	f043 0001 	orr.w	r0, r3, #1
  4074fc:	6091      	str	r1, [r2, #8]
  4074fe:	6060      	str	r0, [r4, #4]
  407500:	50e3      	str	r3, [r4, r3]
  407502:	e7a2      	b.n	40744a <_free_r+0x86>
  407504:	2a14      	cmp	r2, #20
  407506:	d817      	bhi.n	407538 <_free_r+0x174>
  407508:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40750c:	007f      	lsls	r7, r7, #1
  40750e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407512:	e7a9      	b.n	407468 <_free_r+0xa4>
  407514:	10aa      	asrs	r2, r5, #2
  407516:	684b      	ldr	r3, [r1, #4]
  407518:	2501      	movs	r5, #1
  40751a:	fa05 f202 	lsl.w	r2, r5, r2
  40751e:	4313      	orrs	r3, r2
  407520:	604b      	str	r3, [r1, #4]
  407522:	4602      	mov	r2, r0
  407524:	e7b1      	b.n	40748a <_free_r+0xc6>
  407526:	f043 0201 	orr.w	r2, r3, #1
  40752a:	614c      	str	r4, [r1, #20]
  40752c:	610c      	str	r4, [r1, #16]
  40752e:	60e5      	str	r5, [r4, #12]
  407530:	60a5      	str	r5, [r4, #8]
  407532:	6062      	str	r2, [r4, #4]
  407534:	50e3      	str	r3, [r4, r3]
  407536:	e788      	b.n	40744a <_free_r+0x86>
  407538:	2a54      	cmp	r2, #84	; 0x54
  40753a:	d806      	bhi.n	40754a <_free_r+0x186>
  40753c:	0b1a      	lsrs	r2, r3, #12
  40753e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407542:	007f      	lsls	r7, r7, #1
  407544:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  407548:	e78e      	b.n	407468 <_free_r+0xa4>
  40754a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40754e:	d806      	bhi.n	40755e <_free_r+0x19a>
  407550:	0bda      	lsrs	r2, r3, #15
  407552:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407556:	007f      	lsls	r7, r7, #1
  407558:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40755c:	e784      	b.n	407468 <_free_r+0xa4>
  40755e:	f240 5054 	movw	r0, #1364	; 0x554
  407562:	4282      	cmp	r2, r0
  407564:	d806      	bhi.n	407574 <_free_r+0x1b0>
  407566:	0c9a      	lsrs	r2, r3, #18
  407568:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40756c:	007f      	lsls	r7, r7, #1
  40756e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407572:	e779      	b.n	407468 <_free_r+0xa4>
  407574:	27fe      	movs	r7, #254	; 0xfe
  407576:	257e      	movs	r5, #126	; 0x7e
  407578:	e776      	b.n	407468 <_free_r+0xa4>
  40757a:	f043 0201 	orr.w	r2, r3, #1
  40757e:	6062      	str	r2, [r4, #4]
  407580:	50e3      	str	r3, [r4, r3]
  407582:	e762      	b.n	40744a <_free_r+0x86>
  407584:	2040043c 	.word	0x2040043c
  407588:	20400444 	.word	0x20400444
  40758c:	20400844 	.word	0x20400844
  407590:	20400b88 	.word	0x20400b88

00407594 <__sfvwrite_r>:
  407594:	6893      	ldr	r3, [r2, #8]
  407596:	2b00      	cmp	r3, #0
  407598:	d076      	beq.n	407688 <__sfvwrite_r+0xf4>
  40759a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40759e:	898b      	ldrh	r3, [r1, #12]
  4075a0:	b085      	sub	sp, #20
  4075a2:	460c      	mov	r4, r1
  4075a4:	0719      	lsls	r1, r3, #28
  4075a6:	9001      	str	r0, [sp, #4]
  4075a8:	4616      	mov	r6, r2
  4075aa:	d529      	bpl.n	407600 <__sfvwrite_r+0x6c>
  4075ac:	6922      	ldr	r2, [r4, #16]
  4075ae:	b33a      	cbz	r2, 407600 <__sfvwrite_r+0x6c>
  4075b0:	f003 0802 	and.w	r8, r3, #2
  4075b4:	fa1f f088 	uxth.w	r0, r8
  4075b8:	6835      	ldr	r5, [r6, #0]
  4075ba:	2800      	cmp	r0, #0
  4075bc:	d02f      	beq.n	40761e <__sfvwrite_r+0x8a>
  4075be:	f04f 0900 	mov.w	r9, #0
  4075c2:	4fb4      	ldr	r7, [pc, #720]	; (407894 <__sfvwrite_r+0x300>)
  4075c4:	46c8      	mov	r8, r9
  4075c6:	46b2      	mov	sl, r6
  4075c8:	45b8      	cmp	r8, r7
  4075ca:	4643      	mov	r3, r8
  4075cc:	464a      	mov	r2, r9
  4075ce:	bf28      	it	cs
  4075d0:	463b      	movcs	r3, r7
  4075d2:	9801      	ldr	r0, [sp, #4]
  4075d4:	f1b8 0f00 	cmp.w	r8, #0
  4075d8:	d050      	beq.n	40767c <__sfvwrite_r+0xe8>
  4075da:	69e1      	ldr	r1, [r4, #28]
  4075dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4075de:	47b0      	blx	r6
  4075e0:	2800      	cmp	r0, #0
  4075e2:	dd71      	ble.n	4076c8 <__sfvwrite_r+0x134>
  4075e4:	f8da 3008 	ldr.w	r3, [sl, #8]
  4075e8:	1a1b      	subs	r3, r3, r0
  4075ea:	4481      	add	r9, r0
  4075ec:	ebc0 0808 	rsb	r8, r0, r8
  4075f0:	f8ca 3008 	str.w	r3, [sl, #8]
  4075f4:	2b00      	cmp	r3, #0
  4075f6:	d1e7      	bne.n	4075c8 <__sfvwrite_r+0x34>
  4075f8:	2000      	movs	r0, #0
  4075fa:	b005      	add	sp, #20
  4075fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407600:	4621      	mov	r1, r4
  407602:	9801      	ldr	r0, [sp, #4]
  407604:	f7fe fca8 	bl	405f58 <__swsetup_r>
  407608:	2800      	cmp	r0, #0
  40760a:	f040 813a 	bne.w	407882 <__sfvwrite_r+0x2ee>
  40760e:	89a3      	ldrh	r3, [r4, #12]
  407610:	6835      	ldr	r5, [r6, #0]
  407612:	f003 0802 	and.w	r8, r3, #2
  407616:	fa1f f088 	uxth.w	r0, r8
  40761a:	2800      	cmp	r0, #0
  40761c:	d1cf      	bne.n	4075be <__sfvwrite_r+0x2a>
  40761e:	f013 0901 	ands.w	r9, r3, #1
  407622:	d15b      	bne.n	4076dc <__sfvwrite_r+0x148>
  407624:	464f      	mov	r7, r9
  407626:	9602      	str	r6, [sp, #8]
  407628:	b31f      	cbz	r7, 407672 <__sfvwrite_r+0xde>
  40762a:	059a      	lsls	r2, r3, #22
  40762c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  407630:	d52c      	bpl.n	40768c <__sfvwrite_r+0xf8>
  407632:	4547      	cmp	r7, r8
  407634:	46c2      	mov	sl, r8
  407636:	f0c0 80a4 	bcc.w	407782 <__sfvwrite_r+0x1ee>
  40763a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40763e:	f040 80b1 	bne.w	4077a4 <__sfvwrite_r+0x210>
  407642:	6820      	ldr	r0, [r4, #0]
  407644:	4652      	mov	r2, sl
  407646:	4649      	mov	r1, r9
  407648:	f000 fa22 	bl	407a90 <memmove>
  40764c:	68a0      	ldr	r0, [r4, #8]
  40764e:	6823      	ldr	r3, [r4, #0]
  407650:	ebc8 0000 	rsb	r0, r8, r0
  407654:	4453      	add	r3, sl
  407656:	60a0      	str	r0, [r4, #8]
  407658:	6023      	str	r3, [r4, #0]
  40765a:	4638      	mov	r0, r7
  40765c:	9a02      	ldr	r2, [sp, #8]
  40765e:	6893      	ldr	r3, [r2, #8]
  407660:	1a1b      	subs	r3, r3, r0
  407662:	4481      	add	r9, r0
  407664:	1a3f      	subs	r7, r7, r0
  407666:	6093      	str	r3, [r2, #8]
  407668:	2b00      	cmp	r3, #0
  40766a:	d0c5      	beq.n	4075f8 <__sfvwrite_r+0x64>
  40766c:	89a3      	ldrh	r3, [r4, #12]
  40766e:	2f00      	cmp	r7, #0
  407670:	d1db      	bne.n	40762a <__sfvwrite_r+0x96>
  407672:	f8d5 9000 	ldr.w	r9, [r5]
  407676:	686f      	ldr	r7, [r5, #4]
  407678:	3508      	adds	r5, #8
  40767a:	e7d5      	b.n	407628 <__sfvwrite_r+0x94>
  40767c:	f8d5 9000 	ldr.w	r9, [r5]
  407680:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407684:	3508      	adds	r5, #8
  407686:	e79f      	b.n	4075c8 <__sfvwrite_r+0x34>
  407688:	2000      	movs	r0, #0
  40768a:	4770      	bx	lr
  40768c:	6820      	ldr	r0, [r4, #0]
  40768e:	6923      	ldr	r3, [r4, #16]
  407690:	4298      	cmp	r0, r3
  407692:	d803      	bhi.n	40769c <__sfvwrite_r+0x108>
  407694:	6961      	ldr	r1, [r4, #20]
  407696:	428f      	cmp	r7, r1
  407698:	f080 80b7 	bcs.w	40780a <__sfvwrite_r+0x276>
  40769c:	45b8      	cmp	r8, r7
  40769e:	bf28      	it	cs
  4076a0:	46b8      	movcs	r8, r7
  4076a2:	4642      	mov	r2, r8
  4076a4:	4649      	mov	r1, r9
  4076a6:	f000 f9f3 	bl	407a90 <memmove>
  4076aa:	68a3      	ldr	r3, [r4, #8]
  4076ac:	6822      	ldr	r2, [r4, #0]
  4076ae:	ebc8 0303 	rsb	r3, r8, r3
  4076b2:	4442      	add	r2, r8
  4076b4:	60a3      	str	r3, [r4, #8]
  4076b6:	6022      	str	r2, [r4, #0]
  4076b8:	2b00      	cmp	r3, #0
  4076ba:	d149      	bne.n	407750 <__sfvwrite_r+0x1bc>
  4076bc:	4621      	mov	r1, r4
  4076be:	9801      	ldr	r0, [sp, #4]
  4076c0:	f7ff fd22 	bl	407108 <_fflush_r>
  4076c4:	2800      	cmp	r0, #0
  4076c6:	d043      	beq.n	407750 <__sfvwrite_r+0x1bc>
  4076c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4076cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4076d0:	f04f 30ff 	mov.w	r0, #4294967295
  4076d4:	81a3      	strh	r3, [r4, #12]
  4076d6:	b005      	add	sp, #20
  4076d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4076dc:	4680      	mov	r8, r0
  4076de:	9002      	str	r0, [sp, #8]
  4076e0:	4682      	mov	sl, r0
  4076e2:	4681      	mov	r9, r0
  4076e4:	f1b9 0f00 	cmp.w	r9, #0
  4076e8:	d02a      	beq.n	407740 <__sfvwrite_r+0x1ac>
  4076ea:	9b02      	ldr	r3, [sp, #8]
  4076ec:	2b00      	cmp	r3, #0
  4076ee:	d04c      	beq.n	40778a <__sfvwrite_r+0x1f6>
  4076f0:	6820      	ldr	r0, [r4, #0]
  4076f2:	6923      	ldr	r3, [r4, #16]
  4076f4:	6962      	ldr	r2, [r4, #20]
  4076f6:	45c8      	cmp	r8, r9
  4076f8:	46c3      	mov	fp, r8
  4076fa:	bf28      	it	cs
  4076fc:	46cb      	movcs	fp, r9
  4076fe:	4298      	cmp	r0, r3
  407700:	465f      	mov	r7, fp
  407702:	d904      	bls.n	40770e <__sfvwrite_r+0x17a>
  407704:	68a3      	ldr	r3, [r4, #8]
  407706:	4413      	add	r3, r2
  407708:	459b      	cmp	fp, r3
  40770a:	f300 8090 	bgt.w	40782e <__sfvwrite_r+0x29a>
  40770e:	4593      	cmp	fp, r2
  407710:	db20      	blt.n	407754 <__sfvwrite_r+0x1c0>
  407712:	4613      	mov	r3, r2
  407714:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407716:	69e1      	ldr	r1, [r4, #28]
  407718:	9801      	ldr	r0, [sp, #4]
  40771a:	4652      	mov	r2, sl
  40771c:	47b8      	blx	r7
  40771e:	1e07      	subs	r7, r0, #0
  407720:	ddd2      	ble.n	4076c8 <__sfvwrite_r+0x134>
  407722:	ebb8 0807 	subs.w	r8, r8, r7
  407726:	d023      	beq.n	407770 <__sfvwrite_r+0x1dc>
  407728:	68b3      	ldr	r3, [r6, #8]
  40772a:	1bdb      	subs	r3, r3, r7
  40772c:	44ba      	add	sl, r7
  40772e:	ebc7 0909 	rsb	r9, r7, r9
  407732:	60b3      	str	r3, [r6, #8]
  407734:	2b00      	cmp	r3, #0
  407736:	f43f af5f 	beq.w	4075f8 <__sfvwrite_r+0x64>
  40773a:	f1b9 0f00 	cmp.w	r9, #0
  40773e:	d1d4      	bne.n	4076ea <__sfvwrite_r+0x156>
  407740:	2300      	movs	r3, #0
  407742:	f8d5 a000 	ldr.w	sl, [r5]
  407746:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40774a:	9302      	str	r3, [sp, #8]
  40774c:	3508      	adds	r5, #8
  40774e:	e7c9      	b.n	4076e4 <__sfvwrite_r+0x150>
  407750:	4640      	mov	r0, r8
  407752:	e783      	b.n	40765c <__sfvwrite_r+0xc8>
  407754:	465a      	mov	r2, fp
  407756:	4651      	mov	r1, sl
  407758:	f000 f99a 	bl	407a90 <memmove>
  40775c:	68a2      	ldr	r2, [r4, #8]
  40775e:	6823      	ldr	r3, [r4, #0]
  407760:	ebcb 0202 	rsb	r2, fp, r2
  407764:	445b      	add	r3, fp
  407766:	ebb8 0807 	subs.w	r8, r8, r7
  40776a:	60a2      	str	r2, [r4, #8]
  40776c:	6023      	str	r3, [r4, #0]
  40776e:	d1db      	bne.n	407728 <__sfvwrite_r+0x194>
  407770:	4621      	mov	r1, r4
  407772:	9801      	ldr	r0, [sp, #4]
  407774:	f7ff fcc8 	bl	407108 <_fflush_r>
  407778:	2800      	cmp	r0, #0
  40777a:	d1a5      	bne.n	4076c8 <__sfvwrite_r+0x134>
  40777c:	f8cd 8008 	str.w	r8, [sp, #8]
  407780:	e7d2      	b.n	407728 <__sfvwrite_r+0x194>
  407782:	6820      	ldr	r0, [r4, #0]
  407784:	46b8      	mov	r8, r7
  407786:	46ba      	mov	sl, r7
  407788:	e75c      	b.n	407644 <__sfvwrite_r+0xb0>
  40778a:	464a      	mov	r2, r9
  40778c:	210a      	movs	r1, #10
  40778e:	4650      	mov	r0, sl
  407790:	f000 f92e 	bl	4079f0 <memchr>
  407794:	2800      	cmp	r0, #0
  407796:	d06f      	beq.n	407878 <__sfvwrite_r+0x2e4>
  407798:	3001      	adds	r0, #1
  40779a:	2301      	movs	r3, #1
  40779c:	ebca 0800 	rsb	r8, sl, r0
  4077a0:	9302      	str	r3, [sp, #8]
  4077a2:	e7a5      	b.n	4076f0 <__sfvwrite_r+0x15c>
  4077a4:	6962      	ldr	r2, [r4, #20]
  4077a6:	6820      	ldr	r0, [r4, #0]
  4077a8:	6921      	ldr	r1, [r4, #16]
  4077aa:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4077ae:	ebc1 0a00 	rsb	sl, r1, r0
  4077b2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4077b6:	f10a 0001 	add.w	r0, sl, #1
  4077ba:	ea4f 0868 	mov.w	r8, r8, asr #1
  4077be:	4438      	add	r0, r7
  4077c0:	4540      	cmp	r0, r8
  4077c2:	4642      	mov	r2, r8
  4077c4:	bf84      	itt	hi
  4077c6:	4680      	movhi	r8, r0
  4077c8:	4642      	movhi	r2, r8
  4077ca:	055b      	lsls	r3, r3, #21
  4077cc:	d542      	bpl.n	407854 <__sfvwrite_r+0x2c0>
  4077ce:	4611      	mov	r1, r2
  4077d0:	9801      	ldr	r0, [sp, #4]
  4077d2:	f7fb fba3 	bl	402f1c <_malloc_r>
  4077d6:	4683      	mov	fp, r0
  4077d8:	2800      	cmp	r0, #0
  4077da:	d055      	beq.n	407888 <__sfvwrite_r+0x2f4>
  4077dc:	4652      	mov	r2, sl
  4077de:	6921      	ldr	r1, [r4, #16]
  4077e0:	f7fb fe54 	bl	40348c <memcpy>
  4077e4:	89a3      	ldrh	r3, [r4, #12]
  4077e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4077ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4077ee:	81a3      	strh	r3, [r4, #12]
  4077f0:	ebca 0308 	rsb	r3, sl, r8
  4077f4:	eb0b 000a 	add.w	r0, fp, sl
  4077f8:	f8c4 8014 	str.w	r8, [r4, #20]
  4077fc:	f8c4 b010 	str.w	fp, [r4, #16]
  407800:	6020      	str	r0, [r4, #0]
  407802:	60a3      	str	r3, [r4, #8]
  407804:	46b8      	mov	r8, r7
  407806:	46ba      	mov	sl, r7
  407808:	e71c      	b.n	407644 <__sfvwrite_r+0xb0>
  40780a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40780e:	42bb      	cmp	r3, r7
  407810:	bf28      	it	cs
  407812:	463b      	movcs	r3, r7
  407814:	464a      	mov	r2, r9
  407816:	fb93 f3f1 	sdiv	r3, r3, r1
  40781a:	9801      	ldr	r0, [sp, #4]
  40781c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40781e:	fb01 f303 	mul.w	r3, r1, r3
  407822:	69e1      	ldr	r1, [r4, #28]
  407824:	47b0      	blx	r6
  407826:	2800      	cmp	r0, #0
  407828:	f73f af18 	bgt.w	40765c <__sfvwrite_r+0xc8>
  40782c:	e74c      	b.n	4076c8 <__sfvwrite_r+0x134>
  40782e:	461a      	mov	r2, r3
  407830:	4651      	mov	r1, sl
  407832:	9303      	str	r3, [sp, #12]
  407834:	f000 f92c 	bl	407a90 <memmove>
  407838:	6822      	ldr	r2, [r4, #0]
  40783a:	9b03      	ldr	r3, [sp, #12]
  40783c:	9801      	ldr	r0, [sp, #4]
  40783e:	441a      	add	r2, r3
  407840:	6022      	str	r2, [r4, #0]
  407842:	4621      	mov	r1, r4
  407844:	f7ff fc60 	bl	407108 <_fflush_r>
  407848:	9b03      	ldr	r3, [sp, #12]
  40784a:	2800      	cmp	r0, #0
  40784c:	f47f af3c 	bne.w	4076c8 <__sfvwrite_r+0x134>
  407850:	461f      	mov	r7, r3
  407852:	e766      	b.n	407722 <__sfvwrite_r+0x18e>
  407854:	9801      	ldr	r0, [sp, #4]
  407856:	f000 fc8d 	bl	408174 <_realloc_r>
  40785a:	4683      	mov	fp, r0
  40785c:	2800      	cmp	r0, #0
  40785e:	d1c7      	bne.n	4077f0 <__sfvwrite_r+0x25c>
  407860:	9d01      	ldr	r5, [sp, #4]
  407862:	6921      	ldr	r1, [r4, #16]
  407864:	4628      	mov	r0, r5
  407866:	f7ff fdad 	bl	4073c4 <_free_r>
  40786a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40786e:	220c      	movs	r2, #12
  407870:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407874:	602a      	str	r2, [r5, #0]
  407876:	e729      	b.n	4076cc <__sfvwrite_r+0x138>
  407878:	2301      	movs	r3, #1
  40787a:	f109 0801 	add.w	r8, r9, #1
  40787e:	9302      	str	r3, [sp, #8]
  407880:	e736      	b.n	4076f0 <__sfvwrite_r+0x15c>
  407882:	f04f 30ff 	mov.w	r0, #4294967295
  407886:	e6b8      	b.n	4075fa <__sfvwrite_r+0x66>
  407888:	9a01      	ldr	r2, [sp, #4]
  40788a:	230c      	movs	r3, #12
  40788c:	6013      	str	r3, [r2, #0]
  40788e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407892:	e71b      	b.n	4076cc <__sfvwrite_r+0x138>
  407894:	7ffffc00 	.word	0x7ffffc00

00407898 <_fwalk_reent>:
  407898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40789c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4078a0:	d01f      	beq.n	4078e2 <_fwalk_reent+0x4a>
  4078a2:	4688      	mov	r8, r1
  4078a4:	4606      	mov	r6, r0
  4078a6:	f04f 0900 	mov.w	r9, #0
  4078aa:	687d      	ldr	r5, [r7, #4]
  4078ac:	68bc      	ldr	r4, [r7, #8]
  4078ae:	3d01      	subs	r5, #1
  4078b0:	d411      	bmi.n	4078d6 <_fwalk_reent+0x3e>
  4078b2:	89a3      	ldrh	r3, [r4, #12]
  4078b4:	2b01      	cmp	r3, #1
  4078b6:	f105 35ff 	add.w	r5, r5, #4294967295
  4078ba:	d908      	bls.n	4078ce <_fwalk_reent+0x36>
  4078bc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4078c0:	3301      	adds	r3, #1
  4078c2:	4621      	mov	r1, r4
  4078c4:	4630      	mov	r0, r6
  4078c6:	d002      	beq.n	4078ce <_fwalk_reent+0x36>
  4078c8:	47c0      	blx	r8
  4078ca:	ea49 0900 	orr.w	r9, r9, r0
  4078ce:	1c6b      	adds	r3, r5, #1
  4078d0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4078d4:	d1ed      	bne.n	4078b2 <_fwalk_reent+0x1a>
  4078d6:	683f      	ldr	r7, [r7, #0]
  4078d8:	2f00      	cmp	r7, #0
  4078da:	d1e6      	bne.n	4078aa <_fwalk_reent+0x12>
  4078dc:	4648      	mov	r0, r9
  4078de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4078e2:	46b9      	mov	r9, r7
  4078e4:	4648      	mov	r0, r9
  4078e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4078ea:	bf00      	nop

004078ec <__locale_charset>:
  4078ec:	4800      	ldr	r0, [pc, #0]	; (4078f0 <__locale_charset+0x4>)
  4078ee:	4770      	bx	lr
  4078f0:	20400884 	.word	0x20400884

004078f4 <__locale_mb_cur_max>:
  4078f4:	4b01      	ldr	r3, [pc, #4]	; (4078fc <__locale_mb_cur_max+0x8>)
  4078f6:	6818      	ldr	r0, [r3, #0]
  4078f8:	4770      	bx	lr
  4078fa:	bf00      	nop
  4078fc:	204008a4 	.word	0x204008a4

00407900 <_localeconv_r>:
  407900:	4800      	ldr	r0, [pc, #0]	; (407904 <_localeconv_r+0x4>)
  407902:	4770      	bx	lr
  407904:	2040084c 	.word	0x2040084c

00407908 <__swhatbuf_r>:
  407908:	b570      	push	{r4, r5, r6, lr}
  40790a:	460d      	mov	r5, r1
  40790c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407910:	2900      	cmp	r1, #0
  407912:	b090      	sub	sp, #64	; 0x40
  407914:	4614      	mov	r4, r2
  407916:	461e      	mov	r6, r3
  407918:	db14      	blt.n	407944 <__swhatbuf_r+0x3c>
  40791a:	aa01      	add	r2, sp, #4
  40791c:	f001 f858 	bl	4089d0 <_fstat_r>
  407920:	2800      	cmp	r0, #0
  407922:	db0f      	blt.n	407944 <__swhatbuf_r+0x3c>
  407924:	9a02      	ldr	r2, [sp, #8]
  407926:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40792a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40792e:	fab2 f282 	clz	r2, r2
  407932:	0952      	lsrs	r2, r2, #5
  407934:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407938:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40793c:	6032      	str	r2, [r6, #0]
  40793e:	6023      	str	r3, [r4, #0]
  407940:	b010      	add	sp, #64	; 0x40
  407942:	bd70      	pop	{r4, r5, r6, pc}
  407944:	89a8      	ldrh	r0, [r5, #12]
  407946:	f000 0080 	and.w	r0, r0, #128	; 0x80
  40794a:	b282      	uxth	r2, r0
  40794c:	2000      	movs	r0, #0
  40794e:	6030      	str	r0, [r6, #0]
  407950:	b11a      	cbz	r2, 40795a <__swhatbuf_r+0x52>
  407952:	2340      	movs	r3, #64	; 0x40
  407954:	6023      	str	r3, [r4, #0]
  407956:	b010      	add	sp, #64	; 0x40
  407958:	bd70      	pop	{r4, r5, r6, pc}
  40795a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40795e:	4610      	mov	r0, r2
  407960:	6023      	str	r3, [r4, #0]
  407962:	b010      	add	sp, #64	; 0x40
  407964:	bd70      	pop	{r4, r5, r6, pc}
  407966:	bf00      	nop

00407968 <__smakebuf_r>:
  407968:	898a      	ldrh	r2, [r1, #12]
  40796a:	0792      	lsls	r2, r2, #30
  40796c:	460b      	mov	r3, r1
  40796e:	d506      	bpl.n	40797e <__smakebuf_r+0x16>
  407970:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407974:	2101      	movs	r1, #1
  407976:	601a      	str	r2, [r3, #0]
  407978:	611a      	str	r2, [r3, #16]
  40797a:	6159      	str	r1, [r3, #20]
  40797c:	4770      	bx	lr
  40797e:	b5f0      	push	{r4, r5, r6, r7, lr}
  407980:	b083      	sub	sp, #12
  407982:	ab01      	add	r3, sp, #4
  407984:	466a      	mov	r2, sp
  407986:	460c      	mov	r4, r1
  407988:	4605      	mov	r5, r0
  40798a:	f7ff ffbd 	bl	407908 <__swhatbuf_r>
  40798e:	9900      	ldr	r1, [sp, #0]
  407990:	4606      	mov	r6, r0
  407992:	4628      	mov	r0, r5
  407994:	f7fb fac2 	bl	402f1c <_malloc_r>
  407998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40799c:	b1d0      	cbz	r0, 4079d4 <__smakebuf_r+0x6c>
  40799e:	9a01      	ldr	r2, [sp, #4]
  4079a0:	4f12      	ldr	r7, [pc, #72]	; (4079ec <__smakebuf_r+0x84>)
  4079a2:	9900      	ldr	r1, [sp, #0]
  4079a4:	63ef      	str	r7, [r5, #60]	; 0x3c
  4079a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4079aa:	81a3      	strh	r3, [r4, #12]
  4079ac:	6020      	str	r0, [r4, #0]
  4079ae:	6120      	str	r0, [r4, #16]
  4079b0:	6161      	str	r1, [r4, #20]
  4079b2:	b91a      	cbnz	r2, 4079bc <__smakebuf_r+0x54>
  4079b4:	4333      	orrs	r3, r6
  4079b6:	81a3      	strh	r3, [r4, #12]
  4079b8:	b003      	add	sp, #12
  4079ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4079bc:	4628      	mov	r0, r5
  4079be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4079c2:	f001 f819 	bl	4089f8 <_isatty_r>
  4079c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4079ca:	2800      	cmp	r0, #0
  4079cc:	d0f2      	beq.n	4079b4 <__smakebuf_r+0x4c>
  4079ce:	f043 0301 	orr.w	r3, r3, #1
  4079d2:	e7ef      	b.n	4079b4 <__smakebuf_r+0x4c>
  4079d4:	059a      	lsls	r2, r3, #22
  4079d6:	d4ef      	bmi.n	4079b8 <__smakebuf_r+0x50>
  4079d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4079dc:	f043 0302 	orr.w	r3, r3, #2
  4079e0:	2101      	movs	r1, #1
  4079e2:	81a3      	strh	r3, [r4, #12]
  4079e4:	6022      	str	r2, [r4, #0]
  4079e6:	6122      	str	r2, [r4, #16]
  4079e8:	6161      	str	r1, [r4, #20]
  4079ea:	e7e5      	b.n	4079b8 <__smakebuf_r+0x50>
  4079ec:	00407135 	.word	0x00407135

004079f0 <memchr>:
  4079f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4079f4:	2a10      	cmp	r2, #16
  4079f6:	db2b      	blt.n	407a50 <memchr+0x60>
  4079f8:	f010 0f07 	tst.w	r0, #7
  4079fc:	d008      	beq.n	407a10 <memchr+0x20>
  4079fe:	f810 3b01 	ldrb.w	r3, [r0], #1
  407a02:	3a01      	subs	r2, #1
  407a04:	428b      	cmp	r3, r1
  407a06:	d02d      	beq.n	407a64 <memchr+0x74>
  407a08:	f010 0f07 	tst.w	r0, #7
  407a0c:	b342      	cbz	r2, 407a60 <memchr+0x70>
  407a0e:	d1f6      	bne.n	4079fe <memchr+0xe>
  407a10:	b4f0      	push	{r4, r5, r6, r7}
  407a12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407a16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  407a1a:	f022 0407 	bic.w	r4, r2, #7
  407a1e:	f07f 0700 	mvns.w	r7, #0
  407a22:	2300      	movs	r3, #0
  407a24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407a28:	3c08      	subs	r4, #8
  407a2a:	ea85 0501 	eor.w	r5, r5, r1
  407a2e:	ea86 0601 	eor.w	r6, r6, r1
  407a32:	fa85 f547 	uadd8	r5, r5, r7
  407a36:	faa3 f587 	sel	r5, r3, r7
  407a3a:	fa86 f647 	uadd8	r6, r6, r7
  407a3e:	faa5 f687 	sel	r6, r5, r7
  407a42:	b98e      	cbnz	r6, 407a68 <memchr+0x78>
  407a44:	d1ee      	bne.n	407a24 <memchr+0x34>
  407a46:	bcf0      	pop	{r4, r5, r6, r7}
  407a48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407a4c:	f002 0207 	and.w	r2, r2, #7
  407a50:	b132      	cbz	r2, 407a60 <memchr+0x70>
  407a52:	f810 3b01 	ldrb.w	r3, [r0], #1
  407a56:	3a01      	subs	r2, #1
  407a58:	ea83 0301 	eor.w	r3, r3, r1
  407a5c:	b113      	cbz	r3, 407a64 <memchr+0x74>
  407a5e:	d1f8      	bne.n	407a52 <memchr+0x62>
  407a60:	2000      	movs	r0, #0
  407a62:	4770      	bx	lr
  407a64:	3801      	subs	r0, #1
  407a66:	4770      	bx	lr
  407a68:	2d00      	cmp	r5, #0
  407a6a:	bf06      	itte	eq
  407a6c:	4635      	moveq	r5, r6
  407a6e:	3803      	subeq	r0, #3
  407a70:	3807      	subne	r0, #7
  407a72:	f015 0f01 	tst.w	r5, #1
  407a76:	d107      	bne.n	407a88 <memchr+0x98>
  407a78:	3001      	adds	r0, #1
  407a7a:	f415 7f80 	tst.w	r5, #256	; 0x100
  407a7e:	bf02      	ittt	eq
  407a80:	3001      	addeq	r0, #1
  407a82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407a86:	3001      	addeq	r0, #1
  407a88:	bcf0      	pop	{r4, r5, r6, r7}
  407a8a:	3801      	subs	r0, #1
  407a8c:	4770      	bx	lr
  407a8e:	bf00      	nop

00407a90 <memmove>:
  407a90:	4288      	cmp	r0, r1
  407a92:	b5f0      	push	{r4, r5, r6, r7, lr}
  407a94:	d90d      	bls.n	407ab2 <memmove+0x22>
  407a96:	188b      	adds	r3, r1, r2
  407a98:	4298      	cmp	r0, r3
  407a9a:	d20a      	bcs.n	407ab2 <memmove+0x22>
  407a9c:	1881      	adds	r1, r0, r2
  407a9e:	2a00      	cmp	r2, #0
  407aa0:	d051      	beq.n	407b46 <memmove+0xb6>
  407aa2:	1a9a      	subs	r2, r3, r2
  407aa4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407aa8:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407aac:	4293      	cmp	r3, r2
  407aae:	d1f9      	bne.n	407aa4 <memmove+0x14>
  407ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407ab2:	2a0f      	cmp	r2, #15
  407ab4:	d948      	bls.n	407b48 <memmove+0xb8>
  407ab6:	ea41 0300 	orr.w	r3, r1, r0
  407aba:	079b      	lsls	r3, r3, #30
  407abc:	d146      	bne.n	407b4c <memmove+0xbc>
  407abe:	f100 0410 	add.w	r4, r0, #16
  407ac2:	f101 0310 	add.w	r3, r1, #16
  407ac6:	4615      	mov	r5, r2
  407ac8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407acc:	f844 6c10 	str.w	r6, [r4, #-16]
  407ad0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407ad4:	f844 6c0c 	str.w	r6, [r4, #-12]
  407ad8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407adc:	f844 6c08 	str.w	r6, [r4, #-8]
  407ae0:	3d10      	subs	r5, #16
  407ae2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407ae6:	f844 6c04 	str.w	r6, [r4, #-4]
  407aea:	2d0f      	cmp	r5, #15
  407aec:	f103 0310 	add.w	r3, r3, #16
  407af0:	f104 0410 	add.w	r4, r4, #16
  407af4:	d8e8      	bhi.n	407ac8 <memmove+0x38>
  407af6:	f1a2 0310 	sub.w	r3, r2, #16
  407afa:	f023 030f 	bic.w	r3, r3, #15
  407afe:	f002 0e0f 	and.w	lr, r2, #15
  407b02:	3310      	adds	r3, #16
  407b04:	f1be 0f03 	cmp.w	lr, #3
  407b08:	4419      	add	r1, r3
  407b0a:	4403      	add	r3, r0
  407b0c:	d921      	bls.n	407b52 <memmove+0xc2>
  407b0e:	1f1e      	subs	r6, r3, #4
  407b10:	460d      	mov	r5, r1
  407b12:	4674      	mov	r4, lr
  407b14:	3c04      	subs	r4, #4
  407b16:	f855 7b04 	ldr.w	r7, [r5], #4
  407b1a:	f846 7f04 	str.w	r7, [r6, #4]!
  407b1e:	2c03      	cmp	r4, #3
  407b20:	d8f8      	bhi.n	407b14 <memmove+0x84>
  407b22:	f1ae 0404 	sub.w	r4, lr, #4
  407b26:	f024 0403 	bic.w	r4, r4, #3
  407b2a:	3404      	adds	r4, #4
  407b2c:	4423      	add	r3, r4
  407b2e:	4421      	add	r1, r4
  407b30:	f002 0203 	and.w	r2, r2, #3
  407b34:	b162      	cbz	r2, 407b50 <memmove+0xc0>
  407b36:	3b01      	subs	r3, #1
  407b38:	440a      	add	r2, r1
  407b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
  407b3e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407b42:	428a      	cmp	r2, r1
  407b44:	d1f9      	bne.n	407b3a <memmove+0xaa>
  407b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b48:	4603      	mov	r3, r0
  407b4a:	e7f3      	b.n	407b34 <memmove+0xa4>
  407b4c:	4603      	mov	r3, r0
  407b4e:	e7f2      	b.n	407b36 <memmove+0xa6>
  407b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b52:	4672      	mov	r2, lr
  407b54:	e7ee      	b.n	407b34 <memmove+0xa4>
  407b56:	bf00      	nop

00407b58 <_Balloc>:
  407b58:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407b5a:	b570      	push	{r4, r5, r6, lr}
  407b5c:	4605      	mov	r5, r0
  407b5e:	460c      	mov	r4, r1
  407b60:	b14b      	cbz	r3, 407b76 <_Balloc+0x1e>
  407b62:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407b66:	b180      	cbz	r0, 407b8a <_Balloc+0x32>
  407b68:	6802      	ldr	r2, [r0, #0]
  407b6a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407b6e:	2300      	movs	r3, #0
  407b70:	6103      	str	r3, [r0, #16]
  407b72:	60c3      	str	r3, [r0, #12]
  407b74:	bd70      	pop	{r4, r5, r6, pc}
  407b76:	2221      	movs	r2, #33	; 0x21
  407b78:	2104      	movs	r1, #4
  407b7a:	f000 fea5 	bl	4088c8 <_calloc_r>
  407b7e:	64e8      	str	r0, [r5, #76]	; 0x4c
  407b80:	4603      	mov	r3, r0
  407b82:	2800      	cmp	r0, #0
  407b84:	d1ed      	bne.n	407b62 <_Balloc+0xa>
  407b86:	2000      	movs	r0, #0
  407b88:	bd70      	pop	{r4, r5, r6, pc}
  407b8a:	2101      	movs	r1, #1
  407b8c:	fa01 f604 	lsl.w	r6, r1, r4
  407b90:	1d72      	adds	r2, r6, #5
  407b92:	4628      	mov	r0, r5
  407b94:	0092      	lsls	r2, r2, #2
  407b96:	f000 fe97 	bl	4088c8 <_calloc_r>
  407b9a:	2800      	cmp	r0, #0
  407b9c:	d0f3      	beq.n	407b86 <_Balloc+0x2e>
  407b9e:	6044      	str	r4, [r0, #4]
  407ba0:	6086      	str	r6, [r0, #8]
  407ba2:	e7e4      	b.n	407b6e <_Balloc+0x16>

00407ba4 <_Bfree>:
  407ba4:	b131      	cbz	r1, 407bb4 <_Bfree+0x10>
  407ba6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407ba8:	684a      	ldr	r2, [r1, #4]
  407baa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407bae:	6008      	str	r0, [r1, #0]
  407bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407bb4:	4770      	bx	lr
  407bb6:	bf00      	nop

00407bb8 <__multadd>:
  407bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
  407bba:	690c      	ldr	r4, [r1, #16]
  407bbc:	b083      	sub	sp, #12
  407bbe:	460d      	mov	r5, r1
  407bc0:	4606      	mov	r6, r0
  407bc2:	f101 0e14 	add.w	lr, r1, #20
  407bc6:	2700      	movs	r7, #0
  407bc8:	f8de 0000 	ldr.w	r0, [lr]
  407bcc:	b281      	uxth	r1, r0
  407bce:	fb02 3101 	mla	r1, r2, r1, r3
  407bd2:	0c0b      	lsrs	r3, r1, #16
  407bd4:	0c00      	lsrs	r0, r0, #16
  407bd6:	fb02 3300 	mla	r3, r2, r0, r3
  407bda:	b289      	uxth	r1, r1
  407bdc:	3701      	adds	r7, #1
  407bde:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  407be2:	42bc      	cmp	r4, r7
  407be4:	f84e 1b04 	str.w	r1, [lr], #4
  407be8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  407bec:	dcec      	bgt.n	407bc8 <__multadd+0x10>
  407bee:	b13b      	cbz	r3, 407c00 <__multadd+0x48>
  407bf0:	68aa      	ldr	r2, [r5, #8]
  407bf2:	4294      	cmp	r4, r2
  407bf4:	da07      	bge.n	407c06 <__multadd+0x4e>
  407bf6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  407bfa:	3401      	adds	r4, #1
  407bfc:	6153      	str	r3, [r2, #20]
  407bfe:	612c      	str	r4, [r5, #16]
  407c00:	4628      	mov	r0, r5
  407c02:	b003      	add	sp, #12
  407c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407c06:	6869      	ldr	r1, [r5, #4]
  407c08:	9301      	str	r3, [sp, #4]
  407c0a:	3101      	adds	r1, #1
  407c0c:	4630      	mov	r0, r6
  407c0e:	f7ff ffa3 	bl	407b58 <_Balloc>
  407c12:	692a      	ldr	r2, [r5, #16]
  407c14:	3202      	adds	r2, #2
  407c16:	f105 010c 	add.w	r1, r5, #12
  407c1a:	4607      	mov	r7, r0
  407c1c:	0092      	lsls	r2, r2, #2
  407c1e:	300c      	adds	r0, #12
  407c20:	f7fb fc34 	bl	40348c <memcpy>
  407c24:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407c26:	6869      	ldr	r1, [r5, #4]
  407c28:	9b01      	ldr	r3, [sp, #4]
  407c2a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407c2e:	6028      	str	r0, [r5, #0]
  407c30:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407c34:	463d      	mov	r5, r7
  407c36:	e7de      	b.n	407bf6 <__multadd+0x3e>

00407c38 <__hi0bits>:
  407c38:	0c03      	lsrs	r3, r0, #16
  407c3a:	041b      	lsls	r3, r3, #16
  407c3c:	b9b3      	cbnz	r3, 407c6c <__hi0bits+0x34>
  407c3e:	0400      	lsls	r0, r0, #16
  407c40:	2310      	movs	r3, #16
  407c42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  407c46:	bf04      	itt	eq
  407c48:	0200      	lsleq	r0, r0, #8
  407c4a:	3308      	addeq	r3, #8
  407c4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407c50:	bf04      	itt	eq
  407c52:	0100      	lsleq	r0, r0, #4
  407c54:	3304      	addeq	r3, #4
  407c56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407c5a:	bf04      	itt	eq
  407c5c:	0080      	lsleq	r0, r0, #2
  407c5e:	3302      	addeq	r3, #2
  407c60:	2800      	cmp	r0, #0
  407c62:	db07      	blt.n	407c74 <__hi0bits+0x3c>
  407c64:	0042      	lsls	r2, r0, #1
  407c66:	d403      	bmi.n	407c70 <__hi0bits+0x38>
  407c68:	2020      	movs	r0, #32
  407c6a:	4770      	bx	lr
  407c6c:	2300      	movs	r3, #0
  407c6e:	e7e8      	b.n	407c42 <__hi0bits+0xa>
  407c70:	1c58      	adds	r0, r3, #1
  407c72:	4770      	bx	lr
  407c74:	4618      	mov	r0, r3
  407c76:	4770      	bx	lr

00407c78 <__lo0bits>:
  407c78:	6803      	ldr	r3, [r0, #0]
  407c7a:	f013 0207 	ands.w	r2, r3, #7
  407c7e:	d007      	beq.n	407c90 <__lo0bits+0x18>
  407c80:	07d9      	lsls	r1, r3, #31
  407c82:	d420      	bmi.n	407cc6 <__lo0bits+0x4e>
  407c84:	079a      	lsls	r2, r3, #30
  407c86:	d420      	bmi.n	407cca <__lo0bits+0x52>
  407c88:	089b      	lsrs	r3, r3, #2
  407c8a:	6003      	str	r3, [r0, #0]
  407c8c:	2002      	movs	r0, #2
  407c8e:	4770      	bx	lr
  407c90:	b299      	uxth	r1, r3
  407c92:	b909      	cbnz	r1, 407c98 <__lo0bits+0x20>
  407c94:	0c1b      	lsrs	r3, r3, #16
  407c96:	2210      	movs	r2, #16
  407c98:	f013 0fff 	tst.w	r3, #255	; 0xff
  407c9c:	bf04      	itt	eq
  407c9e:	0a1b      	lsreq	r3, r3, #8
  407ca0:	3208      	addeq	r2, #8
  407ca2:	0719      	lsls	r1, r3, #28
  407ca4:	bf04      	itt	eq
  407ca6:	091b      	lsreq	r3, r3, #4
  407ca8:	3204      	addeq	r2, #4
  407caa:	0799      	lsls	r1, r3, #30
  407cac:	bf04      	itt	eq
  407cae:	089b      	lsreq	r3, r3, #2
  407cb0:	3202      	addeq	r2, #2
  407cb2:	07d9      	lsls	r1, r3, #31
  407cb4:	d404      	bmi.n	407cc0 <__lo0bits+0x48>
  407cb6:	085b      	lsrs	r3, r3, #1
  407cb8:	d101      	bne.n	407cbe <__lo0bits+0x46>
  407cba:	2020      	movs	r0, #32
  407cbc:	4770      	bx	lr
  407cbe:	3201      	adds	r2, #1
  407cc0:	6003      	str	r3, [r0, #0]
  407cc2:	4610      	mov	r0, r2
  407cc4:	4770      	bx	lr
  407cc6:	2000      	movs	r0, #0
  407cc8:	4770      	bx	lr
  407cca:	085b      	lsrs	r3, r3, #1
  407ccc:	6003      	str	r3, [r0, #0]
  407cce:	2001      	movs	r0, #1
  407cd0:	4770      	bx	lr
  407cd2:	bf00      	nop

00407cd4 <__i2b>:
  407cd4:	b510      	push	{r4, lr}
  407cd6:	460c      	mov	r4, r1
  407cd8:	2101      	movs	r1, #1
  407cda:	f7ff ff3d 	bl	407b58 <_Balloc>
  407cde:	2201      	movs	r2, #1
  407ce0:	6144      	str	r4, [r0, #20]
  407ce2:	6102      	str	r2, [r0, #16]
  407ce4:	bd10      	pop	{r4, pc}
  407ce6:	bf00      	nop

00407ce8 <__multiply>:
  407ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407cec:	690d      	ldr	r5, [r1, #16]
  407cee:	6917      	ldr	r7, [r2, #16]
  407cf0:	42bd      	cmp	r5, r7
  407cf2:	b083      	sub	sp, #12
  407cf4:	460c      	mov	r4, r1
  407cf6:	4616      	mov	r6, r2
  407cf8:	da04      	bge.n	407d04 <__multiply+0x1c>
  407cfa:	462a      	mov	r2, r5
  407cfc:	4634      	mov	r4, r6
  407cfe:	463d      	mov	r5, r7
  407d00:	460e      	mov	r6, r1
  407d02:	4617      	mov	r7, r2
  407d04:	68a3      	ldr	r3, [r4, #8]
  407d06:	6861      	ldr	r1, [r4, #4]
  407d08:	eb05 0807 	add.w	r8, r5, r7
  407d0c:	4598      	cmp	r8, r3
  407d0e:	bfc8      	it	gt
  407d10:	3101      	addgt	r1, #1
  407d12:	f7ff ff21 	bl	407b58 <_Balloc>
  407d16:	f100 0c14 	add.w	ip, r0, #20
  407d1a:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  407d1e:	45cc      	cmp	ip, r9
  407d20:	9000      	str	r0, [sp, #0]
  407d22:	d205      	bcs.n	407d30 <__multiply+0x48>
  407d24:	4663      	mov	r3, ip
  407d26:	2100      	movs	r1, #0
  407d28:	f843 1b04 	str.w	r1, [r3], #4
  407d2c:	4599      	cmp	r9, r3
  407d2e:	d8fb      	bhi.n	407d28 <__multiply+0x40>
  407d30:	f106 0214 	add.w	r2, r6, #20
  407d34:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  407d38:	f104 0314 	add.w	r3, r4, #20
  407d3c:	4552      	cmp	r2, sl
  407d3e:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  407d42:	d254      	bcs.n	407dee <__multiply+0x106>
  407d44:	f8cd 9004 	str.w	r9, [sp, #4]
  407d48:	4699      	mov	r9, r3
  407d4a:	f852 3b04 	ldr.w	r3, [r2], #4
  407d4e:	fa1f fb83 	uxth.w	fp, r3
  407d52:	f1bb 0f00 	cmp.w	fp, #0
  407d56:	d020      	beq.n	407d9a <__multiply+0xb2>
  407d58:	2000      	movs	r0, #0
  407d5a:	464f      	mov	r7, r9
  407d5c:	4666      	mov	r6, ip
  407d5e:	4605      	mov	r5, r0
  407d60:	e000      	b.n	407d64 <__multiply+0x7c>
  407d62:	461e      	mov	r6, r3
  407d64:	f857 4b04 	ldr.w	r4, [r7], #4
  407d68:	6830      	ldr	r0, [r6, #0]
  407d6a:	b2a1      	uxth	r1, r4
  407d6c:	b283      	uxth	r3, r0
  407d6e:	fb0b 3101 	mla	r1, fp, r1, r3
  407d72:	0c24      	lsrs	r4, r4, #16
  407d74:	0c00      	lsrs	r0, r0, #16
  407d76:	194b      	adds	r3, r1, r5
  407d78:	fb0b 0004 	mla	r0, fp, r4, r0
  407d7c:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407d80:	b299      	uxth	r1, r3
  407d82:	4633      	mov	r3, r6
  407d84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407d88:	45be      	cmp	lr, r7
  407d8a:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407d8e:	f843 1b04 	str.w	r1, [r3], #4
  407d92:	d8e6      	bhi.n	407d62 <__multiply+0x7a>
  407d94:	6075      	str	r5, [r6, #4]
  407d96:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407d9a:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407d9e:	d020      	beq.n	407de2 <__multiply+0xfa>
  407da0:	f8dc 3000 	ldr.w	r3, [ip]
  407da4:	4667      	mov	r7, ip
  407da6:	4618      	mov	r0, r3
  407da8:	464d      	mov	r5, r9
  407daa:	2100      	movs	r1, #0
  407dac:	e000      	b.n	407db0 <__multiply+0xc8>
  407dae:	4637      	mov	r7, r6
  407db0:	882c      	ldrh	r4, [r5, #0]
  407db2:	0c00      	lsrs	r0, r0, #16
  407db4:	fb0b 0004 	mla	r0, fp, r4, r0
  407db8:	4401      	add	r1, r0
  407dba:	b29c      	uxth	r4, r3
  407dbc:	463e      	mov	r6, r7
  407dbe:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  407dc2:	f846 3b04 	str.w	r3, [r6], #4
  407dc6:	6878      	ldr	r0, [r7, #4]
  407dc8:	f855 4b04 	ldr.w	r4, [r5], #4
  407dcc:	b283      	uxth	r3, r0
  407dce:	0c24      	lsrs	r4, r4, #16
  407dd0:	fb0b 3404 	mla	r4, fp, r4, r3
  407dd4:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  407dd8:	45ae      	cmp	lr, r5
  407dda:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407dde:	d8e6      	bhi.n	407dae <__multiply+0xc6>
  407de0:	607b      	str	r3, [r7, #4]
  407de2:	4592      	cmp	sl, r2
  407de4:	f10c 0c04 	add.w	ip, ip, #4
  407de8:	d8af      	bhi.n	407d4a <__multiply+0x62>
  407dea:	f8dd 9004 	ldr.w	r9, [sp, #4]
  407dee:	f1b8 0f00 	cmp.w	r8, #0
  407df2:	dd0b      	ble.n	407e0c <__multiply+0x124>
  407df4:	f859 3c04 	ldr.w	r3, [r9, #-4]
  407df8:	f1a9 0904 	sub.w	r9, r9, #4
  407dfc:	b11b      	cbz	r3, 407e06 <__multiply+0x11e>
  407dfe:	e005      	b.n	407e0c <__multiply+0x124>
  407e00:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  407e04:	b913      	cbnz	r3, 407e0c <__multiply+0x124>
  407e06:	f1b8 0801 	subs.w	r8, r8, #1
  407e0a:	d1f9      	bne.n	407e00 <__multiply+0x118>
  407e0c:	9800      	ldr	r0, [sp, #0]
  407e0e:	f8c0 8010 	str.w	r8, [r0, #16]
  407e12:	b003      	add	sp, #12
  407e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407e18 <__pow5mult>:
  407e18:	f012 0303 	ands.w	r3, r2, #3
  407e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e20:	4614      	mov	r4, r2
  407e22:	4607      	mov	r7, r0
  407e24:	d12e      	bne.n	407e84 <__pow5mult+0x6c>
  407e26:	460e      	mov	r6, r1
  407e28:	10a4      	asrs	r4, r4, #2
  407e2a:	d01c      	beq.n	407e66 <__pow5mult+0x4e>
  407e2c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407e2e:	b395      	cbz	r5, 407e96 <__pow5mult+0x7e>
  407e30:	07e3      	lsls	r3, r4, #31
  407e32:	f04f 0800 	mov.w	r8, #0
  407e36:	d406      	bmi.n	407e46 <__pow5mult+0x2e>
  407e38:	1064      	asrs	r4, r4, #1
  407e3a:	d014      	beq.n	407e66 <__pow5mult+0x4e>
  407e3c:	6828      	ldr	r0, [r5, #0]
  407e3e:	b1a8      	cbz	r0, 407e6c <__pow5mult+0x54>
  407e40:	4605      	mov	r5, r0
  407e42:	07e3      	lsls	r3, r4, #31
  407e44:	d5f8      	bpl.n	407e38 <__pow5mult+0x20>
  407e46:	462a      	mov	r2, r5
  407e48:	4631      	mov	r1, r6
  407e4a:	4638      	mov	r0, r7
  407e4c:	f7ff ff4c 	bl	407ce8 <__multiply>
  407e50:	b1b6      	cbz	r6, 407e80 <__pow5mult+0x68>
  407e52:	6872      	ldr	r2, [r6, #4]
  407e54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407e56:	1064      	asrs	r4, r4, #1
  407e58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407e5c:	6031      	str	r1, [r6, #0]
  407e5e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407e62:	4606      	mov	r6, r0
  407e64:	d1ea      	bne.n	407e3c <__pow5mult+0x24>
  407e66:	4630      	mov	r0, r6
  407e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e6c:	462a      	mov	r2, r5
  407e6e:	4629      	mov	r1, r5
  407e70:	4638      	mov	r0, r7
  407e72:	f7ff ff39 	bl	407ce8 <__multiply>
  407e76:	6028      	str	r0, [r5, #0]
  407e78:	f8c0 8000 	str.w	r8, [r0]
  407e7c:	4605      	mov	r5, r0
  407e7e:	e7e0      	b.n	407e42 <__pow5mult+0x2a>
  407e80:	4606      	mov	r6, r0
  407e82:	e7d9      	b.n	407e38 <__pow5mult+0x20>
  407e84:	1e5a      	subs	r2, r3, #1
  407e86:	4d0b      	ldr	r5, [pc, #44]	; (407eb4 <__pow5mult+0x9c>)
  407e88:	2300      	movs	r3, #0
  407e8a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407e8e:	f7ff fe93 	bl	407bb8 <__multadd>
  407e92:	4606      	mov	r6, r0
  407e94:	e7c8      	b.n	407e28 <__pow5mult+0x10>
  407e96:	2101      	movs	r1, #1
  407e98:	4638      	mov	r0, r7
  407e9a:	f7ff fe5d 	bl	407b58 <_Balloc>
  407e9e:	f240 2171 	movw	r1, #625	; 0x271
  407ea2:	2201      	movs	r2, #1
  407ea4:	2300      	movs	r3, #0
  407ea6:	6141      	str	r1, [r0, #20]
  407ea8:	6102      	str	r2, [r0, #16]
  407eaa:	4605      	mov	r5, r0
  407eac:	64b8      	str	r0, [r7, #72]	; 0x48
  407eae:	6003      	str	r3, [r0, #0]
  407eb0:	e7be      	b.n	407e30 <__pow5mult+0x18>
  407eb2:	bf00      	nop
  407eb4:	00409998 	.word	0x00409998

00407eb8 <__lshift>:
  407eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407ebc:	4691      	mov	r9, r2
  407ebe:	690a      	ldr	r2, [r1, #16]
  407ec0:	688b      	ldr	r3, [r1, #8]
  407ec2:	ea4f 1469 	mov.w	r4, r9, asr #5
  407ec6:	eb04 0802 	add.w	r8, r4, r2
  407eca:	f108 0501 	add.w	r5, r8, #1
  407ece:	429d      	cmp	r5, r3
  407ed0:	460e      	mov	r6, r1
  407ed2:	4682      	mov	sl, r0
  407ed4:	6849      	ldr	r1, [r1, #4]
  407ed6:	dd04      	ble.n	407ee2 <__lshift+0x2a>
  407ed8:	005b      	lsls	r3, r3, #1
  407eda:	429d      	cmp	r5, r3
  407edc:	f101 0101 	add.w	r1, r1, #1
  407ee0:	dcfa      	bgt.n	407ed8 <__lshift+0x20>
  407ee2:	4650      	mov	r0, sl
  407ee4:	f7ff fe38 	bl	407b58 <_Balloc>
  407ee8:	2c00      	cmp	r4, #0
  407eea:	f100 0214 	add.w	r2, r0, #20
  407eee:	dd38      	ble.n	407f62 <__lshift+0xaa>
  407ef0:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  407ef4:	2100      	movs	r1, #0
  407ef6:	f842 1b04 	str.w	r1, [r2], #4
  407efa:	4293      	cmp	r3, r2
  407efc:	d1fb      	bne.n	407ef6 <__lshift+0x3e>
  407efe:	6934      	ldr	r4, [r6, #16]
  407f00:	f106 0114 	add.w	r1, r6, #20
  407f04:	f019 091f 	ands.w	r9, r9, #31
  407f08:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407f0c:	d021      	beq.n	407f52 <__lshift+0x9a>
  407f0e:	f1c9 0220 	rsb	r2, r9, #32
  407f12:	2400      	movs	r4, #0
  407f14:	680f      	ldr	r7, [r1, #0]
  407f16:	fa07 fc09 	lsl.w	ip, r7, r9
  407f1a:	ea4c 0404 	orr.w	r4, ip, r4
  407f1e:	469c      	mov	ip, r3
  407f20:	f843 4b04 	str.w	r4, [r3], #4
  407f24:	f851 4b04 	ldr.w	r4, [r1], #4
  407f28:	458e      	cmp	lr, r1
  407f2a:	fa24 f402 	lsr.w	r4, r4, r2
  407f2e:	d8f1      	bhi.n	407f14 <__lshift+0x5c>
  407f30:	f8cc 4004 	str.w	r4, [ip, #4]
  407f34:	b10c      	cbz	r4, 407f3a <__lshift+0x82>
  407f36:	f108 0502 	add.w	r5, r8, #2
  407f3a:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  407f3e:	6872      	ldr	r2, [r6, #4]
  407f40:	3d01      	subs	r5, #1
  407f42:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407f46:	6105      	str	r5, [r0, #16]
  407f48:	6031      	str	r1, [r6, #0]
  407f4a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407f52:	3b04      	subs	r3, #4
  407f54:	f851 2b04 	ldr.w	r2, [r1], #4
  407f58:	f843 2f04 	str.w	r2, [r3, #4]!
  407f5c:	458e      	cmp	lr, r1
  407f5e:	d8f9      	bhi.n	407f54 <__lshift+0x9c>
  407f60:	e7eb      	b.n	407f3a <__lshift+0x82>
  407f62:	4613      	mov	r3, r2
  407f64:	e7cb      	b.n	407efe <__lshift+0x46>
  407f66:	bf00      	nop

00407f68 <__mcmp>:
  407f68:	6902      	ldr	r2, [r0, #16]
  407f6a:	690b      	ldr	r3, [r1, #16]
  407f6c:	1ad2      	subs	r2, r2, r3
  407f6e:	d112      	bne.n	407f96 <__mcmp+0x2e>
  407f70:	009b      	lsls	r3, r3, #2
  407f72:	3014      	adds	r0, #20
  407f74:	3114      	adds	r1, #20
  407f76:	4419      	add	r1, r3
  407f78:	b410      	push	{r4}
  407f7a:	4403      	add	r3, r0
  407f7c:	e001      	b.n	407f82 <__mcmp+0x1a>
  407f7e:	4298      	cmp	r0, r3
  407f80:	d20b      	bcs.n	407f9a <__mcmp+0x32>
  407f82:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407f86:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407f8a:	4294      	cmp	r4, r2
  407f8c:	d0f7      	beq.n	407f7e <__mcmp+0x16>
  407f8e:	d307      	bcc.n	407fa0 <__mcmp+0x38>
  407f90:	2001      	movs	r0, #1
  407f92:	bc10      	pop	{r4}
  407f94:	4770      	bx	lr
  407f96:	4610      	mov	r0, r2
  407f98:	4770      	bx	lr
  407f9a:	2000      	movs	r0, #0
  407f9c:	bc10      	pop	{r4}
  407f9e:	4770      	bx	lr
  407fa0:	f04f 30ff 	mov.w	r0, #4294967295
  407fa4:	e7f5      	b.n	407f92 <__mcmp+0x2a>
  407fa6:	bf00      	nop

00407fa8 <__mdiff>:
  407fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407fac:	690b      	ldr	r3, [r1, #16]
  407fae:	460f      	mov	r7, r1
  407fb0:	6911      	ldr	r1, [r2, #16]
  407fb2:	1a5b      	subs	r3, r3, r1
  407fb4:	2b00      	cmp	r3, #0
  407fb6:	4690      	mov	r8, r2
  407fb8:	d117      	bne.n	407fea <__mdiff+0x42>
  407fba:	0089      	lsls	r1, r1, #2
  407fbc:	f107 0214 	add.w	r2, r7, #20
  407fc0:	f108 0514 	add.w	r5, r8, #20
  407fc4:	1853      	adds	r3, r2, r1
  407fc6:	4429      	add	r1, r5
  407fc8:	e001      	b.n	407fce <__mdiff+0x26>
  407fca:	429a      	cmp	r2, r3
  407fcc:	d25e      	bcs.n	40808c <__mdiff+0xe4>
  407fce:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  407fd2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407fd6:	42a6      	cmp	r6, r4
  407fd8:	d0f7      	beq.n	407fca <__mdiff+0x22>
  407fda:	d260      	bcs.n	40809e <__mdiff+0xf6>
  407fdc:	463b      	mov	r3, r7
  407fde:	4614      	mov	r4, r2
  407fe0:	4647      	mov	r7, r8
  407fe2:	f04f 0901 	mov.w	r9, #1
  407fe6:	4698      	mov	r8, r3
  407fe8:	e006      	b.n	407ff8 <__mdiff+0x50>
  407fea:	db5d      	blt.n	4080a8 <__mdiff+0x100>
  407fec:	f107 0514 	add.w	r5, r7, #20
  407ff0:	f102 0414 	add.w	r4, r2, #20
  407ff4:	f04f 0900 	mov.w	r9, #0
  407ff8:	6879      	ldr	r1, [r7, #4]
  407ffa:	f7ff fdad 	bl	407b58 <_Balloc>
  407ffe:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408002:	693e      	ldr	r6, [r7, #16]
  408004:	f8c0 900c 	str.w	r9, [r0, #12]
  408008:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40800c:	46a6      	mov	lr, r4
  40800e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  408012:	f100 0414 	add.w	r4, r0, #20
  408016:	2300      	movs	r3, #0
  408018:	f85e 1b04 	ldr.w	r1, [lr], #4
  40801c:	f855 8b04 	ldr.w	r8, [r5], #4
  408020:	b28a      	uxth	r2, r1
  408022:	fa13 f388 	uxtah	r3, r3, r8
  408026:	0c09      	lsrs	r1, r1, #16
  408028:	1a9a      	subs	r2, r3, r2
  40802a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40802e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408032:	b292      	uxth	r2, r2
  408034:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408038:	45f4      	cmp	ip, lr
  40803a:	f844 2b04 	str.w	r2, [r4], #4
  40803e:	ea4f 4323 	mov.w	r3, r3, asr #16
  408042:	d8e9      	bhi.n	408018 <__mdiff+0x70>
  408044:	42af      	cmp	r7, r5
  408046:	d917      	bls.n	408078 <__mdiff+0xd0>
  408048:	46a4      	mov	ip, r4
  40804a:	4629      	mov	r1, r5
  40804c:	f851 eb04 	ldr.w	lr, [r1], #4
  408050:	fa13 f28e 	uxtah	r2, r3, lr
  408054:	1413      	asrs	r3, r2, #16
  408056:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  40805a:	b292      	uxth	r2, r2
  40805c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408060:	428f      	cmp	r7, r1
  408062:	f84c 2b04 	str.w	r2, [ip], #4
  408066:	ea4f 4323 	mov.w	r3, r3, asr #16
  40806a:	d8ef      	bhi.n	40804c <__mdiff+0xa4>
  40806c:	43ed      	mvns	r5, r5
  40806e:	443d      	add	r5, r7
  408070:	f025 0503 	bic.w	r5, r5, #3
  408074:	3504      	adds	r5, #4
  408076:	442c      	add	r4, r5
  408078:	3c04      	subs	r4, #4
  40807a:	b922      	cbnz	r2, 408086 <__mdiff+0xde>
  40807c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  408080:	3e01      	subs	r6, #1
  408082:	2b00      	cmp	r3, #0
  408084:	d0fa      	beq.n	40807c <__mdiff+0xd4>
  408086:	6106      	str	r6, [r0, #16]
  408088:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40808c:	2100      	movs	r1, #0
  40808e:	f7ff fd63 	bl	407b58 <_Balloc>
  408092:	2201      	movs	r2, #1
  408094:	2300      	movs	r3, #0
  408096:	6102      	str	r2, [r0, #16]
  408098:	6143      	str	r3, [r0, #20]
  40809a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40809e:	462c      	mov	r4, r5
  4080a0:	f04f 0900 	mov.w	r9, #0
  4080a4:	4615      	mov	r5, r2
  4080a6:	e7a7      	b.n	407ff8 <__mdiff+0x50>
  4080a8:	463b      	mov	r3, r7
  4080aa:	f107 0414 	add.w	r4, r7, #20
  4080ae:	f108 0514 	add.w	r5, r8, #20
  4080b2:	4647      	mov	r7, r8
  4080b4:	f04f 0901 	mov.w	r9, #1
  4080b8:	4698      	mov	r8, r3
  4080ba:	e79d      	b.n	407ff8 <__mdiff+0x50>

004080bc <__d2b>:
  4080bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4080c0:	b082      	sub	sp, #8
  4080c2:	2101      	movs	r1, #1
  4080c4:	461c      	mov	r4, r3
  4080c6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4080ca:	4615      	mov	r5, r2
  4080cc:	9e08      	ldr	r6, [sp, #32]
  4080ce:	f7ff fd43 	bl	407b58 <_Balloc>
  4080d2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4080d6:	4680      	mov	r8, r0
  4080d8:	b10f      	cbz	r7, 4080de <__d2b+0x22>
  4080da:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4080de:	9401      	str	r4, [sp, #4]
  4080e0:	b31d      	cbz	r5, 40812a <__d2b+0x6e>
  4080e2:	a802      	add	r0, sp, #8
  4080e4:	f840 5d08 	str.w	r5, [r0, #-8]!
  4080e8:	f7ff fdc6 	bl	407c78 <__lo0bits>
  4080ec:	2800      	cmp	r0, #0
  4080ee:	d134      	bne.n	40815a <__d2b+0x9e>
  4080f0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4080f4:	f8c8 2014 	str.w	r2, [r8, #20]
  4080f8:	2b00      	cmp	r3, #0
  4080fa:	bf0c      	ite	eq
  4080fc:	2101      	moveq	r1, #1
  4080fe:	2102      	movne	r1, #2
  408100:	f8c8 3018 	str.w	r3, [r8, #24]
  408104:	f8c8 1010 	str.w	r1, [r8, #16]
  408108:	b9df      	cbnz	r7, 408142 <__d2b+0x86>
  40810a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40810e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408112:	6030      	str	r0, [r6, #0]
  408114:	6918      	ldr	r0, [r3, #16]
  408116:	f7ff fd8f 	bl	407c38 <__hi0bits>
  40811a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40811c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408120:	6018      	str	r0, [r3, #0]
  408122:	4640      	mov	r0, r8
  408124:	b002      	add	sp, #8
  408126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40812a:	a801      	add	r0, sp, #4
  40812c:	f7ff fda4 	bl	407c78 <__lo0bits>
  408130:	9b01      	ldr	r3, [sp, #4]
  408132:	f8c8 3014 	str.w	r3, [r8, #20]
  408136:	2101      	movs	r1, #1
  408138:	3020      	adds	r0, #32
  40813a:	f8c8 1010 	str.w	r1, [r8, #16]
  40813e:	2f00      	cmp	r7, #0
  408140:	d0e3      	beq.n	40810a <__d2b+0x4e>
  408142:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408144:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  408148:	4407      	add	r7, r0
  40814a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40814e:	6037      	str	r7, [r6, #0]
  408150:	6018      	str	r0, [r3, #0]
  408152:	4640      	mov	r0, r8
  408154:	b002      	add	sp, #8
  408156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40815a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40815e:	f1c0 0120 	rsb	r1, r0, #32
  408162:	fa03 f101 	lsl.w	r1, r3, r1
  408166:	430a      	orrs	r2, r1
  408168:	40c3      	lsrs	r3, r0
  40816a:	9301      	str	r3, [sp, #4]
  40816c:	f8c8 2014 	str.w	r2, [r8, #20]
  408170:	e7c2      	b.n	4080f8 <__d2b+0x3c>
  408172:	bf00      	nop

00408174 <_realloc_r>:
  408174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408178:	4617      	mov	r7, r2
  40817a:	b083      	sub	sp, #12
  40817c:	2900      	cmp	r1, #0
  40817e:	f000 80c1 	beq.w	408304 <_realloc_r+0x190>
  408182:	460e      	mov	r6, r1
  408184:	4681      	mov	r9, r0
  408186:	f107 050b 	add.w	r5, r7, #11
  40818a:	f7fb fa67 	bl	40365c <__malloc_lock>
  40818e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  408192:	2d16      	cmp	r5, #22
  408194:	f02e 0403 	bic.w	r4, lr, #3
  408198:	f1a6 0808 	sub.w	r8, r6, #8
  40819c:	d840      	bhi.n	408220 <_realloc_r+0xac>
  40819e:	2210      	movs	r2, #16
  4081a0:	4615      	mov	r5, r2
  4081a2:	42af      	cmp	r7, r5
  4081a4:	d841      	bhi.n	40822a <_realloc_r+0xb6>
  4081a6:	4294      	cmp	r4, r2
  4081a8:	da75      	bge.n	408296 <_realloc_r+0x122>
  4081aa:	4bc9      	ldr	r3, [pc, #804]	; (4084d0 <_realloc_r+0x35c>)
  4081ac:	6899      	ldr	r1, [r3, #8]
  4081ae:	eb08 0004 	add.w	r0, r8, r4
  4081b2:	4288      	cmp	r0, r1
  4081b4:	6841      	ldr	r1, [r0, #4]
  4081b6:	f000 80d9 	beq.w	40836c <_realloc_r+0x1f8>
  4081ba:	f021 0301 	bic.w	r3, r1, #1
  4081be:	4403      	add	r3, r0
  4081c0:	685b      	ldr	r3, [r3, #4]
  4081c2:	07db      	lsls	r3, r3, #31
  4081c4:	d57d      	bpl.n	4082c2 <_realloc_r+0x14e>
  4081c6:	f01e 0f01 	tst.w	lr, #1
  4081ca:	d035      	beq.n	408238 <_realloc_r+0xc4>
  4081cc:	4639      	mov	r1, r7
  4081ce:	4648      	mov	r0, r9
  4081d0:	f7fa fea4 	bl	402f1c <_malloc_r>
  4081d4:	4607      	mov	r7, r0
  4081d6:	b1e0      	cbz	r0, 408212 <_realloc_r+0x9e>
  4081d8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4081dc:	f023 0301 	bic.w	r3, r3, #1
  4081e0:	4443      	add	r3, r8
  4081e2:	f1a0 0208 	sub.w	r2, r0, #8
  4081e6:	429a      	cmp	r2, r3
  4081e8:	f000 8144 	beq.w	408474 <_realloc_r+0x300>
  4081ec:	1f22      	subs	r2, r4, #4
  4081ee:	2a24      	cmp	r2, #36	; 0x24
  4081f0:	f200 8131 	bhi.w	408456 <_realloc_r+0x2e2>
  4081f4:	2a13      	cmp	r2, #19
  4081f6:	f200 8104 	bhi.w	408402 <_realloc_r+0x28e>
  4081fa:	4603      	mov	r3, r0
  4081fc:	4632      	mov	r2, r6
  4081fe:	6811      	ldr	r1, [r2, #0]
  408200:	6019      	str	r1, [r3, #0]
  408202:	6851      	ldr	r1, [r2, #4]
  408204:	6059      	str	r1, [r3, #4]
  408206:	6892      	ldr	r2, [r2, #8]
  408208:	609a      	str	r2, [r3, #8]
  40820a:	4631      	mov	r1, r6
  40820c:	4648      	mov	r0, r9
  40820e:	f7ff f8d9 	bl	4073c4 <_free_r>
  408212:	4648      	mov	r0, r9
  408214:	f7fb fa24 	bl	403660 <__malloc_unlock>
  408218:	4638      	mov	r0, r7
  40821a:	b003      	add	sp, #12
  40821c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408220:	f025 0507 	bic.w	r5, r5, #7
  408224:	2d00      	cmp	r5, #0
  408226:	462a      	mov	r2, r5
  408228:	dabb      	bge.n	4081a2 <_realloc_r+0x2e>
  40822a:	230c      	movs	r3, #12
  40822c:	2000      	movs	r0, #0
  40822e:	f8c9 3000 	str.w	r3, [r9]
  408232:	b003      	add	sp, #12
  408234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408238:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40823c:	ebc3 0a08 	rsb	sl, r3, r8
  408240:	f8da 3004 	ldr.w	r3, [sl, #4]
  408244:	f023 0c03 	bic.w	ip, r3, #3
  408248:	eb04 030c 	add.w	r3, r4, ip
  40824c:	4293      	cmp	r3, r2
  40824e:	dbbd      	blt.n	4081cc <_realloc_r+0x58>
  408250:	4657      	mov	r7, sl
  408252:	f8da 100c 	ldr.w	r1, [sl, #12]
  408256:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40825a:	1f22      	subs	r2, r4, #4
  40825c:	2a24      	cmp	r2, #36	; 0x24
  40825e:	60c1      	str	r1, [r0, #12]
  408260:	6088      	str	r0, [r1, #8]
  408262:	f200 8117 	bhi.w	408494 <_realloc_r+0x320>
  408266:	2a13      	cmp	r2, #19
  408268:	f240 8112 	bls.w	408490 <_realloc_r+0x31c>
  40826c:	6831      	ldr	r1, [r6, #0]
  40826e:	f8ca 1008 	str.w	r1, [sl, #8]
  408272:	6871      	ldr	r1, [r6, #4]
  408274:	f8ca 100c 	str.w	r1, [sl, #12]
  408278:	2a1b      	cmp	r2, #27
  40827a:	f200 812b 	bhi.w	4084d4 <_realloc_r+0x360>
  40827e:	3608      	adds	r6, #8
  408280:	f10a 0210 	add.w	r2, sl, #16
  408284:	6831      	ldr	r1, [r6, #0]
  408286:	6011      	str	r1, [r2, #0]
  408288:	6871      	ldr	r1, [r6, #4]
  40828a:	6051      	str	r1, [r2, #4]
  40828c:	68b1      	ldr	r1, [r6, #8]
  40828e:	6091      	str	r1, [r2, #8]
  408290:	463e      	mov	r6, r7
  408292:	461c      	mov	r4, r3
  408294:	46d0      	mov	r8, sl
  408296:	1b63      	subs	r3, r4, r5
  408298:	2b0f      	cmp	r3, #15
  40829a:	d81d      	bhi.n	4082d8 <_realloc_r+0x164>
  40829c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4082a0:	f003 0301 	and.w	r3, r3, #1
  4082a4:	4323      	orrs	r3, r4
  4082a6:	4444      	add	r4, r8
  4082a8:	f8c8 3004 	str.w	r3, [r8, #4]
  4082ac:	6863      	ldr	r3, [r4, #4]
  4082ae:	f043 0301 	orr.w	r3, r3, #1
  4082b2:	6063      	str	r3, [r4, #4]
  4082b4:	4648      	mov	r0, r9
  4082b6:	f7fb f9d3 	bl	403660 <__malloc_unlock>
  4082ba:	4630      	mov	r0, r6
  4082bc:	b003      	add	sp, #12
  4082be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4082c2:	f021 0103 	bic.w	r1, r1, #3
  4082c6:	4421      	add	r1, r4
  4082c8:	4291      	cmp	r1, r2
  4082ca:	db21      	blt.n	408310 <_realloc_r+0x19c>
  4082cc:	68c3      	ldr	r3, [r0, #12]
  4082ce:	6882      	ldr	r2, [r0, #8]
  4082d0:	460c      	mov	r4, r1
  4082d2:	60d3      	str	r3, [r2, #12]
  4082d4:	609a      	str	r2, [r3, #8]
  4082d6:	e7de      	b.n	408296 <_realloc_r+0x122>
  4082d8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4082dc:	eb08 0105 	add.w	r1, r8, r5
  4082e0:	f002 0201 	and.w	r2, r2, #1
  4082e4:	4315      	orrs	r5, r2
  4082e6:	f043 0201 	orr.w	r2, r3, #1
  4082ea:	440b      	add	r3, r1
  4082ec:	f8c8 5004 	str.w	r5, [r8, #4]
  4082f0:	604a      	str	r2, [r1, #4]
  4082f2:	685a      	ldr	r2, [r3, #4]
  4082f4:	f042 0201 	orr.w	r2, r2, #1
  4082f8:	3108      	adds	r1, #8
  4082fa:	605a      	str	r2, [r3, #4]
  4082fc:	4648      	mov	r0, r9
  4082fe:	f7ff f861 	bl	4073c4 <_free_r>
  408302:	e7d7      	b.n	4082b4 <_realloc_r+0x140>
  408304:	4611      	mov	r1, r2
  408306:	b003      	add	sp, #12
  408308:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40830c:	f7fa be06 	b.w	402f1c <_malloc_r>
  408310:	f01e 0f01 	tst.w	lr, #1
  408314:	f47f af5a 	bne.w	4081cc <_realloc_r+0x58>
  408318:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40831c:	ebc3 0a08 	rsb	sl, r3, r8
  408320:	f8da 3004 	ldr.w	r3, [sl, #4]
  408324:	f023 0c03 	bic.w	ip, r3, #3
  408328:	eb01 0e0c 	add.w	lr, r1, ip
  40832c:	4596      	cmp	lr, r2
  40832e:	db8b      	blt.n	408248 <_realloc_r+0xd4>
  408330:	68c3      	ldr	r3, [r0, #12]
  408332:	6882      	ldr	r2, [r0, #8]
  408334:	4657      	mov	r7, sl
  408336:	60d3      	str	r3, [r2, #12]
  408338:	609a      	str	r2, [r3, #8]
  40833a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40833e:	f8da 300c 	ldr.w	r3, [sl, #12]
  408342:	60cb      	str	r3, [r1, #12]
  408344:	1f22      	subs	r2, r4, #4
  408346:	2a24      	cmp	r2, #36	; 0x24
  408348:	6099      	str	r1, [r3, #8]
  40834a:	f200 8099 	bhi.w	408480 <_realloc_r+0x30c>
  40834e:	2a13      	cmp	r2, #19
  408350:	d962      	bls.n	408418 <_realloc_r+0x2a4>
  408352:	6833      	ldr	r3, [r6, #0]
  408354:	f8ca 3008 	str.w	r3, [sl, #8]
  408358:	6873      	ldr	r3, [r6, #4]
  40835a:	f8ca 300c 	str.w	r3, [sl, #12]
  40835e:	2a1b      	cmp	r2, #27
  408360:	f200 80a0 	bhi.w	4084a4 <_realloc_r+0x330>
  408364:	3608      	adds	r6, #8
  408366:	f10a 0310 	add.w	r3, sl, #16
  40836a:	e056      	b.n	40841a <_realloc_r+0x2a6>
  40836c:	f021 0b03 	bic.w	fp, r1, #3
  408370:	44a3      	add	fp, r4
  408372:	f105 0010 	add.w	r0, r5, #16
  408376:	4583      	cmp	fp, r0
  408378:	da59      	bge.n	40842e <_realloc_r+0x2ba>
  40837a:	f01e 0f01 	tst.w	lr, #1
  40837e:	f47f af25 	bne.w	4081cc <_realloc_r+0x58>
  408382:	f856 1c08 	ldr.w	r1, [r6, #-8]
  408386:	ebc1 0a08 	rsb	sl, r1, r8
  40838a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40838e:	f021 0c03 	bic.w	ip, r1, #3
  408392:	44e3      	add	fp, ip
  408394:	4558      	cmp	r0, fp
  408396:	f73f af57 	bgt.w	408248 <_realloc_r+0xd4>
  40839a:	4657      	mov	r7, sl
  40839c:	f8da 100c 	ldr.w	r1, [sl, #12]
  4083a0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4083a4:	1f22      	subs	r2, r4, #4
  4083a6:	2a24      	cmp	r2, #36	; 0x24
  4083a8:	60c1      	str	r1, [r0, #12]
  4083aa:	6088      	str	r0, [r1, #8]
  4083ac:	f200 80b4 	bhi.w	408518 <_realloc_r+0x3a4>
  4083b0:	2a13      	cmp	r2, #19
  4083b2:	f240 80a5 	bls.w	408500 <_realloc_r+0x38c>
  4083b6:	6831      	ldr	r1, [r6, #0]
  4083b8:	f8ca 1008 	str.w	r1, [sl, #8]
  4083bc:	6871      	ldr	r1, [r6, #4]
  4083be:	f8ca 100c 	str.w	r1, [sl, #12]
  4083c2:	2a1b      	cmp	r2, #27
  4083c4:	f200 80af 	bhi.w	408526 <_realloc_r+0x3b2>
  4083c8:	3608      	adds	r6, #8
  4083ca:	f10a 0210 	add.w	r2, sl, #16
  4083ce:	6831      	ldr	r1, [r6, #0]
  4083d0:	6011      	str	r1, [r2, #0]
  4083d2:	6871      	ldr	r1, [r6, #4]
  4083d4:	6051      	str	r1, [r2, #4]
  4083d6:	68b1      	ldr	r1, [r6, #8]
  4083d8:	6091      	str	r1, [r2, #8]
  4083da:	eb0a 0105 	add.w	r1, sl, r5
  4083de:	ebc5 020b 	rsb	r2, r5, fp
  4083e2:	f042 0201 	orr.w	r2, r2, #1
  4083e6:	6099      	str	r1, [r3, #8]
  4083e8:	604a      	str	r2, [r1, #4]
  4083ea:	f8da 3004 	ldr.w	r3, [sl, #4]
  4083ee:	f003 0301 	and.w	r3, r3, #1
  4083f2:	431d      	orrs	r5, r3
  4083f4:	4648      	mov	r0, r9
  4083f6:	f8ca 5004 	str.w	r5, [sl, #4]
  4083fa:	f7fb f931 	bl	403660 <__malloc_unlock>
  4083fe:	4638      	mov	r0, r7
  408400:	e75c      	b.n	4082bc <_realloc_r+0x148>
  408402:	6833      	ldr	r3, [r6, #0]
  408404:	6003      	str	r3, [r0, #0]
  408406:	6873      	ldr	r3, [r6, #4]
  408408:	6043      	str	r3, [r0, #4]
  40840a:	2a1b      	cmp	r2, #27
  40840c:	d827      	bhi.n	40845e <_realloc_r+0x2ea>
  40840e:	f100 0308 	add.w	r3, r0, #8
  408412:	f106 0208 	add.w	r2, r6, #8
  408416:	e6f2      	b.n	4081fe <_realloc_r+0x8a>
  408418:	463b      	mov	r3, r7
  40841a:	6832      	ldr	r2, [r6, #0]
  40841c:	601a      	str	r2, [r3, #0]
  40841e:	6872      	ldr	r2, [r6, #4]
  408420:	605a      	str	r2, [r3, #4]
  408422:	68b2      	ldr	r2, [r6, #8]
  408424:	609a      	str	r2, [r3, #8]
  408426:	463e      	mov	r6, r7
  408428:	4674      	mov	r4, lr
  40842a:	46d0      	mov	r8, sl
  40842c:	e733      	b.n	408296 <_realloc_r+0x122>
  40842e:	eb08 0105 	add.w	r1, r8, r5
  408432:	ebc5 0b0b 	rsb	fp, r5, fp
  408436:	f04b 0201 	orr.w	r2, fp, #1
  40843a:	6099      	str	r1, [r3, #8]
  40843c:	604a      	str	r2, [r1, #4]
  40843e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408442:	f003 0301 	and.w	r3, r3, #1
  408446:	431d      	orrs	r5, r3
  408448:	4648      	mov	r0, r9
  40844a:	f846 5c04 	str.w	r5, [r6, #-4]
  40844e:	f7fb f907 	bl	403660 <__malloc_unlock>
  408452:	4630      	mov	r0, r6
  408454:	e732      	b.n	4082bc <_realloc_r+0x148>
  408456:	4631      	mov	r1, r6
  408458:	f7ff fb1a 	bl	407a90 <memmove>
  40845c:	e6d5      	b.n	40820a <_realloc_r+0x96>
  40845e:	68b3      	ldr	r3, [r6, #8]
  408460:	6083      	str	r3, [r0, #8]
  408462:	68f3      	ldr	r3, [r6, #12]
  408464:	60c3      	str	r3, [r0, #12]
  408466:	2a24      	cmp	r2, #36	; 0x24
  408468:	d028      	beq.n	4084bc <_realloc_r+0x348>
  40846a:	f100 0310 	add.w	r3, r0, #16
  40846e:	f106 0210 	add.w	r2, r6, #16
  408472:	e6c4      	b.n	4081fe <_realloc_r+0x8a>
  408474:	f850 3c04 	ldr.w	r3, [r0, #-4]
  408478:	f023 0303 	bic.w	r3, r3, #3
  40847c:	441c      	add	r4, r3
  40847e:	e70a      	b.n	408296 <_realloc_r+0x122>
  408480:	4631      	mov	r1, r6
  408482:	4638      	mov	r0, r7
  408484:	4674      	mov	r4, lr
  408486:	46d0      	mov	r8, sl
  408488:	f7ff fb02 	bl	407a90 <memmove>
  40848c:	463e      	mov	r6, r7
  40848e:	e702      	b.n	408296 <_realloc_r+0x122>
  408490:	463a      	mov	r2, r7
  408492:	e6f7      	b.n	408284 <_realloc_r+0x110>
  408494:	4631      	mov	r1, r6
  408496:	4638      	mov	r0, r7
  408498:	461c      	mov	r4, r3
  40849a:	46d0      	mov	r8, sl
  40849c:	f7ff faf8 	bl	407a90 <memmove>
  4084a0:	463e      	mov	r6, r7
  4084a2:	e6f8      	b.n	408296 <_realloc_r+0x122>
  4084a4:	68b3      	ldr	r3, [r6, #8]
  4084a6:	f8ca 3010 	str.w	r3, [sl, #16]
  4084aa:	68f3      	ldr	r3, [r6, #12]
  4084ac:	f8ca 3014 	str.w	r3, [sl, #20]
  4084b0:	2a24      	cmp	r2, #36	; 0x24
  4084b2:	d01b      	beq.n	4084ec <_realloc_r+0x378>
  4084b4:	3610      	adds	r6, #16
  4084b6:	f10a 0318 	add.w	r3, sl, #24
  4084ba:	e7ae      	b.n	40841a <_realloc_r+0x2a6>
  4084bc:	6933      	ldr	r3, [r6, #16]
  4084be:	6103      	str	r3, [r0, #16]
  4084c0:	6973      	ldr	r3, [r6, #20]
  4084c2:	6143      	str	r3, [r0, #20]
  4084c4:	f106 0218 	add.w	r2, r6, #24
  4084c8:	f100 0318 	add.w	r3, r0, #24
  4084cc:	e697      	b.n	4081fe <_realloc_r+0x8a>
  4084ce:	bf00      	nop
  4084d0:	2040043c 	.word	0x2040043c
  4084d4:	68b1      	ldr	r1, [r6, #8]
  4084d6:	f8ca 1010 	str.w	r1, [sl, #16]
  4084da:	68f1      	ldr	r1, [r6, #12]
  4084dc:	f8ca 1014 	str.w	r1, [sl, #20]
  4084e0:	2a24      	cmp	r2, #36	; 0x24
  4084e2:	d00f      	beq.n	408504 <_realloc_r+0x390>
  4084e4:	3610      	adds	r6, #16
  4084e6:	f10a 0218 	add.w	r2, sl, #24
  4084ea:	e6cb      	b.n	408284 <_realloc_r+0x110>
  4084ec:	6933      	ldr	r3, [r6, #16]
  4084ee:	f8ca 3018 	str.w	r3, [sl, #24]
  4084f2:	6973      	ldr	r3, [r6, #20]
  4084f4:	f8ca 301c 	str.w	r3, [sl, #28]
  4084f8:	3618      	adds	r6, #24
  4084fa:	f10a 0320 	add.w	r3, sl, #32
  4084fe:	e78c      	b.n	40841a <_realloc_r+0x2a6>
  408500:	463a      	mov	r2, r7
  408502:	e764      	b.n	4083ce <_realloc_r+0x25a>
  408504:	6932      	ldr	r2, [r6, #16]
  408506:	f8ca 2018 	str.w	r2, [sl, #24]
  40850a:	6972      	ldr	r2, [r6, #20]
  40850c:	f8ca 201c 	str.w	r2, [sl, #28]
  408510:	3618      	adds	r6, #24
  408512:	f10a 0220 	add.w	r2, sl, #32
  408516:	e6b5      	b.n	408284 <_realloc_r+0x110>
  408518:	4631      	mov	r1, r6
  40851a:	4638      	mov	r0, r7
  40851c:	9301      	str	r3, [sp, #4]
  40851e:	f7ff fab7 	bl	407a90 <memmove>
  408522:	9b01      	ldr	r3, [sp, #4]
  408524:	e759      	b.n	4083da <_realloc_r+0x266>
  408526:	68b1      	ldr	r1, [r6, #8]
  408528:	f8ca 1010 	str.w	r1, [sl, #16]
  40852c:	68f1      	ldr	r1, [r6, #12]
  40852e:	f8ca 1014 	str.w	r1, [sl, #20]
  408532:	2a24      	cmp	r2, #36	; 0x24
  408534:	d003      	beq.n	40853e <_realloc_r+0x3ca>
  408536:	3610      	adds	r6, #16
  408538:	f10a 0218 	add.w	r2, sl, #24
  40853c:	e747      	b.n	4083ce <_realloc_r+0x25a>
  40853e:	6932      	ldr	r2, [r6, #16]
  408540:	f8ca 2018 	str.w	r2, [sl, #24]
  408544:	6972      	ldr	r2, [r6, #20]
  408546:	f8ca 201c 	str.w	r2, [sl, #28]
  40854a:	3618      	adds	r6, #24
  40854c:	f10a 0220 	add.w	r2, sl, #32
  408550:	e73d      	b.n	4083ce <_realloc_r+0x25a>
  408552:	bf00      	nop

00408554 <__sread>:
  408554:	b510      	push	{r4, lr}
  408556:	460c      	mov	r4, r1
  408558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40855c:	f000 fa74 	bl	408a48 <_read_r>
  408560:	2800      	cmp	r0, #0
  408562:	db03      	blt.n	40856c <__sread+0x18>
  408564:	6d23      	ldr	r3, [r4, #80]	; 0x50
  408566:	4403      	add	r3, r0
  408568:	6523      	str	r3, [r4, #80]	; 0x50
  40856a:	bd10      	pop	{r4, pc}
  40856c:	89a3      	ldrh	r3, [r4, #12]
  40856e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408572:	81a3      	strh	r3, [r4, #12]
  408574:	bd10      	pop	{r4, pc}
  408576:	bf00      	nop

00408578 <__swrite>:
  408578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40857c:	4616      	mov	r6, r2
  40857e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  408582:	461f      	mov	r7, r3
  408584:	05d3      	lsls	r3, r2, #23
  408586:	460c      	mov	r4, r1
  408588:	4605      	mov	r5, r0
  40858a:	d507      	bpl.n	40859c <__swrite+0x24>
  40858c:	2200      	movs	r2, #0
  40858e:	2302      	movs	r3, #2
  408590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408594:	f000 fa42 	bl	408a1c <_lseek_r>
  408598:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40859c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4085a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4085a4:	81a2      	strh	r2, [r4, #12]
  4085a6:	463b      	mov	r3, r7
  4085a8:	4632      	mov	r2, r6
  4085aa:	4628      	mov	r0, r5
  4085ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4085b0:	f000 b922 	b.w	4087f8 <_write_r>

004085b4 <__sseek>:
  4085b4:	b510      	push	{r4, lr}
  4085b6:	460c      	mov	r4, r1
  4085b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4085bc:	f000 fa2e 	bl	408a1c <_lseek_r>
  4085c0:	89a3      	ldrh	r3, [r4, #12]
  4085c2:	1c42      	adds	r2, r0, #1
  4085c4:	bf0e      	itee	eq
  4085c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4085ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4085ce:	6520      	strne	r0, [r4, #80]	; 0x50
  4085d0:	81a3      	strh	r3, [r4, #12]
  4085d2:	bd10      	pop	{r4, pc}

004085d4 <__sclose>:
  4085d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4085d8:	f000 b9a6 	b.w	408928 <_close_r>

004085dc <__ssprint_r>:
  4085dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4085e0:	6893      	ldr	r3, [r2, #8]
  4085e2:	b083      	sub	sp, #12
  4085e4:	4690      	mov	r8, r2
  4085e6:	2b00      	cmp	r3, #0
  4085e8:	d072      	beq.n	4086d0 <__ssprint_r+0xf4>
  4085ea:	4683      	mov	fp, r0
  4085ec:	f04f 0900 	mov.w	r9, #0
  4085f0:	6816      	ldr	r6, [r2, #0]
  4085f2:	6808      	ldr	r0, [r1, #0]
  4085f4:	688b      	ldr	r3, [r1, #8]
  4085f6:	460d      	mov	r5, r1
  4085f8:	464c      	mov	r4, r9
  4085fa:	2c00      	cmp	r4, #0
  4085fc:	d045      	beq.n	40868a <__ssprint_r+0xae>
  4085fe:	429c      	cmp	r4, r3
  408600:	461f      	mov	r7, r3
  408602:	469a      	mov	sl, r3
  408604:	d346      	bcc.n	408694 <__ssprint_r+0xb8>
  408606:	89ab      	ldrh	r3, [r5, #12]
  408608:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40860c:	d02d      	beq.n	40866a <__ssprint_r+0x8e>
  40860e:	696f      	ldr	r7, [r5, #20]
  408610:	6929      	ldr	r1, [r5, #16]
  408612:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  408616:	ebc1 0a00 	rsb	sl, r1, r0
  40861a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40861e:	1c60      	adds	r0, r4, #1
  408620:	107f      	asrs	r7, r7, #1
  408622:	4450      	add	r0, sl
  408624:	42b8      	cmp	r0, r7
  408626:	463a      	mov	r2, r7
  408628:	bf84      	itt	hi
  40862a:	4607      	movhi	r7, r0
  40862c:	463a      	movhi	r2, r7
  40862e:	055b      	lsls	r3, r3, #21
  408630:	d533      	bpl.n	40869a <__ssprint_r+0xbe>
  408632:	4611      	mov	r1, r2
  408634:	4658      	mov	r0, fp
  408636:	f7fa fc71 	bl	402f1c <_malloc_r>
  40863a:	2800      	cmp	r0, #0
  40863c:	d037      	beq.n	4086ae <__ssprint_r+0xd2>
  40863e:	4652      	mov	r2, sl
  408640:	6929      	ldr	r1, [r5, #16]
  408642:	9001      	str	r0, [sp, #4]
  408644:	f7fa ff22 	bl	40348c <memcpy>
  408648:	89aa      	ldrh	r2, [r5, #12]
  40864a:	9b01      	ldr	r3, [sp, #4]
  40864c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408650:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408654:	81aa      	strh	r2, [r5, #12]
  408656:	ebca 0207 	rsb	r2, sl, r7
  40865a:	eb03 000a 	add.w	r0, r3, sl
  40865e:	616f      	str	r7, [r5, #20]
  408660:	612b      	str	r3, [r5, #16]
  408662:	6028      	str	r0, [r5, #0]
  408664:	60aa      	str	r2, [r5, #8]
  408666:	4627      	mov	r7, r4
  408668:	46a2      	mov	sl, r4
  40866a:	4652      	mov	r2, sl
  40866c:	4649      	mov	r1, r9
  40866e:	f7ff fa0f 	bl	407a90 <memmove>
  408672:	f8d8 2008 	ldr.w	r2, [r8, #8]
  408676:	68ab      	ldr	r3, [r5, #8]
  408678:	6828      	ldr	r0, [r5, #0]
  40867a:	1bdb      	subs	r3, r3, r7
  40867c:	4450      	add	r0, sl
  40867e:	1b14      	subs	r4, r2, r4
  408680:	60ab      	str	r3, [r5, #8]
  408682:	6028      	str	r0, [r5, #0]
  408684:	f8c8 4008 	str.w	r4, [r8, #8]
  408688:	b314      	cbz	r4, 4086d0 <__ssprint_r+0xf4>
  40868a:	f8d6 9000 	ldr.w	r9, [r6]
  40868e:	6874      	ldr	r4, [r6, #4]
  408690:	3608      	adds	r6, #8
  408692:	e7b2      	b.n	4085fa <__ssprint_r+0x1e>
  408694:	4627      	mov	r7, r4
  408696:	46a2      	mov	sl, r4
  408698:	e7e7      	b.n	40866a <__ssprint_r+0x8e>
  40869a:	4658      	mov	r0, fp
  40869c:	f7ff fd6a 	bl	408174 <_realloc_r>
  4086a0:	4603      	mov	r3, r0
  4086a2:	2800      	cmp	r0, #0
  4086a4:	d1d7      	bne.n	408656 <__ssprint_r+0x7a>
  4086a6:	6929      	ldr	r1, [r5, #16]
  4086a8:	4658      	mov	r0, fp
  4086aa:	f7fe fe8b 	bl	4073c4 <_free_r>
  4086ae:	230c      	movs	r3, #12
  4086b0:	f8cb 3000 	str.w	r3, [fp]
  4086b4:	89ab      	ldrh	r3, [r5, #12]
  4086b6:	2200      	movs	r2, #0
  4086b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4086bc:	f04f 30ff 	mov.w	r0, #4294967295
  4086c0:	81ab      	strh	r3, [r5, #12]
  4086c2:	f8c8 2008 	str.w	r2, [r8, #8]
  4086c6:	f8c8 2004 	str.w	r2, [r8, #4]
  4086ca:	b003      	add	sp, #12
  4086cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086d0:	2000      	movs	r0, #0
  4086d2:	f8c8 0004 	str.w	r0, [r8, #4]
  4086d6:	b003      	add	sp, #12
  4086d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004086dc <__swbuf_r>:
  4086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4086de:	460e      	mov	r6, r1
  4086e0:	4614      	mov	r4, r2
  4086e2:	4607      	mov	r7, r0
  4086e4:	b110      	cbz	r0, 4086ec <__swbuf_r+0x10>
  4086e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4086e8:	2b00      	cmp	r3, #0
  4086ea:	d04a      	beq.n	408782 <__swbuf_r+0xa6>
  4086ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4086f0:	69a3      	ldr	r3, [r4, #24]
  4086f2:	60a3      	str	r3, [r4, #8]
  4086f4:	b291      	uxth	r1, r2
  4086f6:	0708      	lsls	r0, r1, #28
  4086f8:	d538      	bpl.n	40876c <__swbuf_r+0x90>
  4086fa:	6923      	ldr	r3, [r4, #16]
  4086fc:	2b00      	cmp	r3, #0
  4086fe:	d035      	beq.n	40876c <__swbuf_r+0x90>
  408700:	0489      	lsls	r1, r1, #18
  408702:	b2f5      	uxtb	r5, r6
  408704:	d515      	bpl.n	408732 <__swbuf_r+0x56>
  408706:	6822      	ldr	r2, [r4, #0]
  408708:	6961      	ldr	r1, [r4, #20]
  40870a:	1ad3      	subs	r3, r2, r3
  40870c:	428b      	cmp	r3, r1
  40870e:	da1c      	bge.n	40874a <__swbuf_r+0x6e>
  408710:	3301      	adds	r3, #1
  408712:	68a1      	ldr	r1, [r4, #8]
  408714:	1c50      	adds	r0, r2, #1
  408716:	3901      	subs	r1, #1
  408718:	60a1      	str	r1, [r4, #8]
  40871a:	6020      	str	r0, [r4, #0]
  40871c:	7016      	strb	r6, [r2, #0]
  40871e:	6962      	ldr	r2, [r4, #20]
  408720:	429a      	cmp	r2, r3
  408722:	d01a      	beq.n	40875a <__swbuf_r+0x7e>
  408724:	89a3      	ldrh	r3, [r4, #12]
  408726:	07db      	lsls	r3, r3, #31
  408728:	d501      	bpl.n	40872e <__swbuf_r+0x52>
  40872a:	2d0a      	cmp	r5, #10
  40872c:	d015      	beq.n	40875a <__swbuf_r+0x7e>
  40872e:	4628      	mov	r0, r5
  408730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408732:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408734:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408738:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40873c:	81a2      	strh	r2, [r4, #12]
  40873e:	6822      	ldr	r2, [r4, #0]
  408740:	6661      	str	r1, [r4, #100]	; 0x64
  408742:	6961      	ldr	r1, [r4, #20]
  408744:	1ad3      	subs	r3, r2, r3
  408746:	428b      	cmp	r3, r1
  408748:	dbe2      	blt.n	408710 <__swbuf_r+0x34>
  40874a:	4621      	mov	r1, r4
  40874c:	4638      	mov	r0, r7
  40874e:	f7fe fcdb 	bl	407108 <_fflush_r>
  408752:	b940      	cbnz	r0, 408766 <__swbuf_r+0x8a>
  408754:	6822      	ldr	r2, [r4, #0]
  408756:	2301      	movs	r3, #1
  408758:	e7db      	b.n	408712 <__swbuf_r+0x36>
  40875a:	4621      	mov	r1, r4
  40875c:	4638      	mov	r0, r7
  40875e:	f7fe fcd3 	bl	407108 <_fflush_r>
  408762:	2800      	cmp	r0, #0
  408764:	d0e3      	beq.n	40872e <__swbuf_r+0x52>
  408766:	f04f 30ff 	mov.w	r0, #4294967295
  40876a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40876c:	4621      	mov	r1, r4
  40876e:	4638      	mov	r0, r7
  408770:	f7fd fbf2 	bl	405f58 <__swsetup_r>
  408774:	2800      	cmp	r0, #0
  408776:	d1f6      	bne.n	408766 <__swbuf_r+0x8a>
  408778:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40877c:	6923      	ldr	r3, [r4, #16]
  40877e:	b291      	uxth	r1, r2
  408780:	e7be      	b.n	408700 <__swbuf_r+0x24>
  408782:	f7fe fd55 	bl	407230 <__sinit>
  408786:	e7b1      	b.n	4086ec <__swbuf_r+0x10>

00408788 <_wcrtomb_r>:
  408788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40878c:	4605      	mov	r5, r0
  40878e:	b086      	sub	sp, #24
  408790:	461e      	mov	r6, r3
  408792:	460c      	mov	r4, r1
  408794:	b1a1      	cbz	r1, 4087c0 <_wcrtomb_r+0x38>
  408796:	4b10      	ldr	r3, [pc, #64]	; (4087d8 <_wcrtomb_r+0x50>)
  408798:	4617      	mov	r7, r2
  40879a:	f8d3 8000 	ldr.w	r8, [r3]
  40879e:	f7ff f8a5 	bl	4078ec <__locale_charset>
  4087a2:	9600      	str	r6, [sp, #0]
  4087a4:	4603      	mov	r3, r0
  4087a6:	463a      	mov	r2, r7
  4087a8:	4621      	mov	r1, r4
  4087aa:	4628      	mov	r0, r5
  4087ac:	47c0      	blx	r8
  4087ae:	1c43      	adds	r3, r0, #1
  4087b0:	d103      	bne.n	4087ba <_wcrtomb_r+0x32>
  4087b2:	2200      	movs	r2, #0
  4087b4:	238a      	movs	r3, #138	; 0x8a
  4087b6:	6032      	str	r2, [r6, #0]
  4087b8:	602b      	str	r3, [r5, #0]
  4087ba:	b006      	add	sp, #24
  4087bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4087c0:	4b05      	ldr	r3, [pc, #20]	; (4087d8 <_wcrtomb_r+0x50>)
  4087c2:	681f      	ldr	r7, [r3, #0]
  4087c4:	f7ff f892 	bl	4078ec <__locale_charset>
  4087c8:	9600      	str	r6, [sp, #0]
  4087ca:	4603      	mov	r3, r0
  4087cc:	4622      	mov	r2, r4
  4087ce:	a903      	add	r1, sp, #12
  4087d0:	4628      	mov	r0, r5
  4087d2:	47b8      	blx	r7
  4087d4:	e7eb      	b.n	4087ae <_wcrtomb_r+0x26>
  4087d6:	bf00      	nop
  4087d8:	204008a8 	.word	0x204008a8

004087dc <__ascii_wctomb>:
  4087dc:	b121      	cbz	r1, 4087e8 <__ascii_wctomb+0xc>
  4087de:	2aff      	cmp	r2, #255	; 0xff
  4087e0:	d804      	bhi.n	4087ec <__ascii_wctomb+0x10>
  4087e2:	700a      	strb	r2, [r1, #0]
  4087e4:	2001      	movs	r0, #1
  4087e6:	4770      	bx	lr
  4087e8:	4608      	mov	r0, r1
  4087ea:	4770      	bx	lr
  4087ec:	238a      	movs	r3, #138	; 0x8a
  4087ee:	6003      	str	r3, [r0, #0]
  4087f0:	f04f 30ff 	mov.w	r0, #4294967295
  4087f4:	4770      	bx	lr
  4087f6:	bf00      	nop

004087f8 <_write_r>:
  4087f8:	b570      	push	{r4, r5, r6, lr}
  4087fa:	460d      	mov	r5, r1
  4087fc:	4c08      	ldr	r4, [pc, #32]	; (408820 <_write_r+0x28>)
  4087fe:	4611      	mov	r1, r2
  408800:	4606      	mov	r6, r0
  408802:	461a      	mov	r2, r3
  408804:	4628      	mov	r0, r5
  408806:	2300      	movs	r3, #0
  408808:	6023      	str	r3, [r4, #0]
  40880a:	f7f7 fd1d 	bl	400248 <_write>
  40880e:	1c43      	adds	r3, r0, #1
  408810:	d000      	beq.n	408814 <_write_r+0x1c>
  408812:	bd70      	pop	{r4, r5, r6, pc}
  408814:	6823      	ldr	r3, [r4, #0]
  408816:	2b00      	cmp	r3, #0
  408818:	d0fb      	beq.n	408812 <_write_r+0x1a>
  40881a:	6033      	str	r3, [r6, #0]
  40881c:	bd70      	pop	{r4, r5, r6, pc}
  40881e:	bf00      	nop
  408820:	20400c00 	.word	0x20400c00

00408824 <__register_exitproc>:
  408824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408828:	4c25      	ldr	r4, [pc, #148]	; (4088c0 <__register_exitproc+0x9c>)
  40882a:	6825      	ldr	r5, [r4, #0]
  40882c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408830:	4606      	mov	r6, r0
  408832:	4688      	mov	r8, r1
  408834:	4692      	mov	sl, r2
  408836:	4699      	mov	r9, r3
  408838:	b3c4      	cbz	r4, 4088ac <__register_exitproc+0x88>
  40883a:	6860      	ldr	r0, [r4, #4]
  40883c:	281f      	cmp	r0, #31
  40883e:	dc17      	bgt.n	408870 <__register_exitproc+0x4c>
  408840:	1c43      	adds	r3, r0, #1
  408842:	b176      	cbz	r6, 408862 <__register_exitproc+0x3e>
  408844:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408848:	2201      	movs	r2, #1
  40884a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40884e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  408852:	4082      	lsls	r2, r0
  408854:	4311      	orrs	r1, r2
  408856:	2e02      	cmp	r6, #2
  408858:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40885c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  408860:	d01e      	beq.n	4088a0 <__register_exitproc+0x7c>
  408862:	3002      	adds	r0, #2
  408864:	6063      	str	r3, [r4, #4]
  408866:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40886a:	2000      	movs	r0, #0
  40886c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408870:	4b14      	ldr	r3, [pc, #80]	; (4088c4 <__register_exitproc+0xa0>)
  408872:	b303      	cbz	r3, 4088b6 <__register_exitproc+0x92>
  408874:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408878:	f7fa fb40 	bl	402efc <malloc>
  40887c:	4604      	mov	r4, r0
  40887e:	b1d0      	cbz	r0, 4088b6 <__register_exitproc+0x92>
  408880:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  408884:	2700      	movs	r7, #0
  408886:	e880 0088 	stmia.w	r0, {r3, r7}
  40888a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40888e:	4638      	mov	r0, r7
  408890:	2301      	movs	r3, #1
  408892:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408896:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40889a:	2e00      	cmp	r6, #0
  40889c:	d0e1      	beq.n	408862 <__register_exitproc+0x3e>
  40889e:	e7d1      	b.n	408844 <__register_exitproc+0x20>
  4088a0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4088a4:	430a      	orrs	r2, r1
  4088a6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4088aa:	e7da      	b.n	408862 <__register_exitproc+0x3e>
  4088ac:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4088b0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4088b4:	e7c1      	b.n	40883a <__register_exitproc+0x16>
  4088b6:	f04f 30ff 	mov.w	r0, #4294967295
  4088ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4088be:	bf00      	nop
  4088c0:	00409800 	.word	0x00409800
  4088c4:	00402efd 	.word	0x00402efd

004088c8 <_calloc_r>:
  4088c8:	b510      	push	{r4, lr}
  4088ca:	fb02 f101 	mul.w	r1, r2, r1
  4088ce:	f7fa fb25 	bl	402f1c <_malloc_r>
  4088d2:	4604      	mov	r4, r0
  4088d4:	b1d8      	cbz	r0, 40890e <_calloc_r+0x46>
  4088d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4088da:	f022 0203 	bic.w	r2, r2, #3
  4088de:	3a04      	subs	r2, #4
  4088e0:	2a24      	cmp	r2, #36	; 0x24
  4088e2:	d818      	bhi.n	408916 <_calloc_r+0x4e>
  4088e4:	2a13      	cmp	r2, #19
  4088e6:	d914      	bls.n	408912 <_calloc_r+0x4a>
  4088e8:	2300      	movs	r3, #0
  4088ea:	2a1b      	cmp	r2, #27
  4088ec:	6003      	str	r3, [r0, #0]
  4088ee:	6043      	str	r3, [r0, #4]
  4088f0:	d916      	bls.n	408920 <_calloc_r+0x58>
  4088f2:	2a24      	cmp	r2, #36	; 0x24
  4088f4:	6083      	str	r3, [r0, #8]
  4088f6:	60c3      	str	r3, [r0, #12]
  4088f8:	bf11      	iteee	ne
  4088fa:	f100 0210 	addne.w	r2, r0, #16
  4088fe:	6103      	streq	r3, [r0, #16]
  408900:	6143      	streq	r3, [r0, #20]
  408902:	f100 0218 	addeq.w	r2, r0, #24
  408906:	2300      	movs	r3, #0
  408908:	6013      	str	r3, [r2, #0]
  40890a:	6053      	str	r3, [r2, #4]
  40890c:	6093      	str	r3, [r2, #8]
  40890e:	4620      	mov	r0, r4
  408910:	bd10      	pop	{r4, pc}
  408912:	4602      	mov	r2, r0
  408914:	e7f7      	b.n	408906 <_calloc_r+0x3e>
  408916:	2100      	movs	r1, #0
  408918:	f7fa fe52 	bl	4035c0 <memset>
  40891c:	4620      	mov	r0, r4
  40891e:	bd10      	pop	{r4, pc}
  408920:	f100 0208 	add.w	r2, r0, #8
  408924:	e7ef      	b.n	408906 <_calloc_r+0x3e>
  408926:	bf00      	nop

00408928 <_close_r>:
  408928:	b538      	push	{r3, r4, r5, lr}
  40892a:	4c07      	ldr	r4, [pc, #28]	; (408948 <_close_r+0x20>)
  40892c:	2300      	movs	r3, #0
  40892e:	4605      	mov	r5, r0
  408930:	4608      	mov	r0, r1
  408932:	6023      	str	r3, [r4, #0]
  408934:	f7f8 f89a 	bl	400a6c <_close>
  408938:	1c43      	adds	r3, r0, #1
  40893a:	d000      	beq.n	40893e <_close_r+0x16>
  40893c:	bd38      	pop	{r3, r4, r5, pc}
  40893e:	6823      	ldr	r3, [r4, #0]
  408940:	2b00      	cmp	r3, #0
  408942:	d0fb      	beq.n	40893c <_close_r+0x14>
  408944:	602b      	str	r3, [r5, #0]
  408946:	bd38      	pop	{r3, r4, r5, pc}
  408948:	20400c00 	.word	0x20400c00

0040894c <_fclose_r>:
  40894c:	2900      	cmp	r1, #0
  40894e:	d03d      	beq.n	4089cc <_fclose_r+0x80>
  408950:	b570      	push	{r4, r5, r6, lr}
  408952:	4605      	mov	r5, r0
  408954:	460c      	mov	r4, r1
  408956:	b108      	cbz	r0, 40895c <_fclose_r+0x10>
  408958:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40895a:	b37b      	cbz	r3, 4089bc <_fclose_r+0x70>
  40895c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408960:	b90b      	cbnz	r3, 408966 <_fclose_r+0x1a>
  408962:	2000      	movs	r0, #0
  408964:	bd70      	pop	{r4, r5, r6, pc}
  408966:	4621      	mov	r1, r4
  408968:	4628      	mov	r0, r5
  40896a:	f7fe fb29 	bl	406fc0 <__sflush_r>
  40896e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408970:	4606      	mov	r6, r0
  408972:	b133      	cbz	r3, 408982 <_fclose_r+0x36>
  408974:	69e1      	ldr	r1, [r4, #28]
  408976:	4628      	mov	r0, r5
  408978:	4798      	blx	r3
  40897a:	2800      	cmp	r0, #0
  40897c:	bfb8      	it	lt
  40897e:	f04f 36ff 	movlt.w	r6, #4294967295
  408982:	89a3      	ldrh	r3, [r4, #12]
  408984:	061b      	lsls	r3, r3, #24
  408986:	d41c      	bmi.n	4089c2 <_fclose_r+0x76>
  408988:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40898a:	b141      	cbz	r1, 40899e <_fclose_r+0x52>
  40898c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408990:	4299      	cmp	r1, r3
  408992:	d002      	beq.n	40899a <_fclose_r+0x4e>
  408994:	4628      	mov	r0, r5
  408996:	f7fe fd15 	bl	4073c4 <_free_r>
  40899a:	2300      	movs	r3, #0
  40899c:	6323      	str	r3, [r4, #48]	; 0x30
  40899e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4089a0:	b121      	cbz	r1, 4089ac <_fclose_r+0x60>
  4089a2:	4628      	mov	r0, r5
  4089a4:	f7fe fd0e 	bl	4073c4 <_free_r>
  4089a8:	2300      	movs	r3, #0
  4089aa:	6463      	str	r3, [r4, #68]	; 0x44
  4089ac:	f7fe fc46 	bl	40723c <__sfp_lock_acquire>
  4089b0:	2300      	movs	r3, #0
  4089b2:	81a3      	strh	r3, [r4, #12]
  4089b4:	f7fe fc44 	bl	407240 <__sfp_lock_release>
  4089b8:	4630      	mov	r0, r6
  4089ba:	bd70      	pop	{r4, r5, r6, pc}
  4089bc:	f7fe fc38 	bl	407230 <__sinit>
  4089c0:	e7cc      	b.n	40895c <_fclose_r+0x10>
  4089c2:	6921      	ldr	r1, [r4, #16]
  4089c4:	4628      	mov	r0, r5
  4089c6:	f7fe fcfd 	bl	4073c4 <_free_r>
  4089ca:	e7dd      	b.n	408988 <_fclose_r+0x3c>
  4089cc:	2000      	movs	r0, #0
  4089ce:	4770      	bx	lr

004089d0 <_fstat_r>:
  4089d0:	b538      	push	{r3, r4, r5, lr}
  4089d2:	460b      	mov	r3, r1
  4089d4:	4c07      	ldr	r4, [pc, #28]	; (4089f4 <_fstat_r+0x24>)
  4089d6:	4605      	mov	r5, r0
  4089d8:	4611      	mov	r1, r2
  4089da:	4618      	mov	r0, r3
  4089dc:	2300      	movs	r3, #0
  4089de:	6023      	str	r3, [r4, #0]
  4089e0:	f7f8 f848 	bl	400a74 <_fstat>
  4089e4:	1c43      	adds	r3, r0, #1
  4089e6:	d000      	beq.n	4089ea <_fstat_r+0x1a>
  4089e8:	bd38      	pop	{r3, r4, r5, pc}
  4089ea:	6823      	ldr	r3, [r4, #0]
  4089ec:	2b00      	cmp	r3, #0
  4089ee:	d0fb      	beq.n	4089e8 <_fstat_r+0x18>
  4089f0:	602b      	str	r3, [r5, #0]
  4089f2:	bd38      	pop	{r3, r4, r5, pc}
  4089f4:	20400c00 	.word	0x20400c00

004089f8 <_isatty_r>:
  4089f8:	b538      	push	{r3, r4, r5, lr}
  4089fa:	4c07      	ldr	r4, [pc, #28]	; (408a18 <_isatty_r+0x20>)
  4089fc:	2300      	movs	r3, #0
  4089fe:	4605      	mov	r5, r0
  408a00:	4608      	mov	r0, r1
  408a02:	6023      	str	r3, [r4, #0]
  408a04:	f7f8 f83c 	bl	400a80 <_isatty>
  408a08:	1c43      	adds	r3, r0, #1
  408a0a:	d000      	beq.n	408a0e <_isatty_r+0x16>
  408a0c:	bd38      	pop	{r3, r4, r5, pc}
  408a0e:	6823      	ldr	r3, [r4, #0]
  408a10:	2b00      	cmp	r3, #0
  408a12:	d0fb      	beq.n	408a0c <_isatty_r+0x14>
  408a14:	602b      	str	r3, [r5, #0]
  408a16:	bd38      	pop	{r3, r4, r5, pc}
  408a18:	20400c00 	.word	0x20400c00

00408a1c <_lseek_r>:
  408a1c:	b570      	push	{r4, r5, r6, lr}
  408a1e:	460d      	mov	r5, r1
  408a20:	4c08      	ldr	r4, [pc, #32]	; (408a44 <_lseek_r+0x28>)
  408a22:	4611      	mov	r1, r2
  408a24:	4606      	mov	r6, r0
  408a26:	461a      	mov	r2, r3
  408a28:	4628      	mov	r0, r5
  408a2a:	2300      	movs	r3, #0
  408a2c:	6023      	str	r3, [r4, #0]
  408a2e:	f7f8 f829 	bl	400a84 <_lseek>
  408a32:	1c43      	adds	r3, r0, #1
  408a34:	d000      	beq.n	408a38 <_lseek_r+0x1c>
  408a36:	bd70      	pop	{r4, r5, r6, pc}
  408a38:	6823      	ldr	r3, [r4, #0]
  408a3a:	2b00      	cmp	r3, #0
  408a3c:	d0fb      	beq.n	408a36 <_lseek_r+0x1a>
  408a3e:	6033      	str	r3, [r6, #0]
  408a40:	bd70      	pop	{r4, r5, r6, pc}
  408a42:	bf00      	nop
  408a44:	20400c00 	.word	0x20400c00

00408a48 <_read_r>:
  408a48:	b570      	push	{r4, r5, r6, lr}
  408a4a:	460d      	mov	r5, r1
  408a4c:	4c08      	ldr	r4, [pc, #32]	; (408a70 <_read_r+0x28>)
  408a4e:	4611      	mov	r1, r2
  408a50:	4606      	mov	r6, r0
  408a52:	461a      	mov	r2, r3
  408a54:	4628      	mov	r0, r5
  408a56:	2300      	movs	r3, #0
  408a58:	6023      	str	r3, [r4, #0]
  408a5a:	f7f7 fbd7 	bl	40020c <_read>
  408a5e:	1c43      	adds	r3, r0, #1
  408a60:	d000      	beq.n	408a64 <_read_r+0x1c>
  408a62:	bd70      	pop	{r4, r5, r6, pc}
  408a64:	6823      	ldr	r3, [r4, #0]
  408a66:	2b00      	cmp	r3, #0
  408a68:	d0fb      	beq.n	408a62 <_read_r+0x1a>
  408a6a:	6033      	str	r3, [r6, #0]
  408a6c:	bd70      	pop	{r4, r5, r6, pc}
  408a6e:	bf00      	nop
  408a70:	20400c00 	.word	0x20400c00

00408a74 <__aeabi_drsub>:
  408a74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408a78:	e002      	b.n	408a80 <__adddf3>
  408a7a:	bf00      	nop

00408a7c <__aeabi_dsub>:
  408a7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408a80 <__adddf3>:
  408a80:	b530      	push	{r4, r5, lr}
  408a82:	ea4f 0441 	mov.w	r4, r1, lsl #1
  408a86:	ea4f 0543 	mov.w	r5, r3, lsl #1
  408a8a:	ea94 0f05 	teq	r4, r5
  408a8e:	bf08      	it	eq
  408a90:	ea90 0f02 	teqeq	r0, r2
  408a94:	bf1f      	itttt	ne
  408a96:	ea54 0c00 	orrsne.w	ip, r4, r0
  408a9a:	ea55 0c02 	orrsne.w	ip, r5, r2
  408a9e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  408aa2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408aa6:	f000 80e2 	beq.w	408c6e <__adddf3+0x1ee>
  408aaa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  408aae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408ab2:	bfb8      	it	lt
  408ab4:	426d      	neglt	r5, r5
  408ab6:	dd0c      	ble.n	408ad2 <__adddf3+0x52>
  408ab8:	442c      	add	r4, r5
  408aba:	ea80 0202 	eor.w	r2, r0, r2
  408abe:	ea81 0303 	eor.w	r3, r1, r3
  408ac2:	ea82 0000 	eor.w	r0, r2, r0
  408ac6:	ea83 0101 	eor.w	r1, r3, r1
  408aca:	ea80 0202 	eor.w	r2, r0, r2
  408ace:	ea81 0303 	eor.w	r3, r1, r3
  408ad2:	2d36      	cmp	r5, #54	; 0x36
  408ad4:	bf88      	it	hi
  408ad6:	bd30      	pophi	{r4, r5, pc}
  408ad8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408adc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408ae0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408ae4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  408ae8:	d002      	beq.n	408af0 <__adddf3+0x70>
  408aea:	4240      	negs	r0, r0
  408aec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408af0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  408af4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408af8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408afc:	d002      	beq.n	408b04 <__adddf3+0x84>
  408afe:	4252      	negs	r2, r2
  408b00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408b04:	ea94 0f05 	teq	r4, r5
  408b08:	f000 80a7 	beq.w	408c5a <__adddf3+0x1da>
  408b0c:	f1a4 0401 	sub.w	r4, r4, #1
  408b10:	f1d5 0e20 	rsbs	lr, r5, #32
  408b14:	db0d      	blt.n	408b32 <__adddf3+0xb2>
  408b16:	fa02 fc0e 	lsl.w	ip, r2, lr
  408b1a:	fa22 f205 	lsr.w	r2, r2, r5
  408b1e:	1880      	adds	r0, r0, r2
  408b20:	f141 0100 	adc.w	r1, r1, #0
  408b24:	fa03 f20e 	lsl.w	r2, r3, lr
  408b28:	1880      	adds	r0, r0, r2
  408b2a:	fa43 f305 	asr.w	r3, r3, r5
  408b2e:	4159      	adcs	r1, r3
  408b30:	e00e      	b.n	408b50 <__adddf3+0xd0>
  408b32:	f1a5 0520 	sub.w	r5, r5, #32
  408b36:	f10e 0e20 	add.w	lr, lr, #32
  408b3a:	2a01      	cmp	r2, #1
  408b3c:	fa03 fc0e 	lsl.w	ip, r3, lr
  408b40:	bf28      	it	cs
  408b42:	f04c 0c02 	orrcs.w	ip, ip, #2
  408b46:	fa43 f305 	asr.w	r3, r3, r5
  408b4a:	18c0      	adds	r0, r0, r3
  408b4c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408b50:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408b54:	d507      	bpl.n	408b66 <__adddf3+0xe6>
  408b56:	f04f 0e00 	mov.w	lr, #0
  408b5a:	f1dc 0c00 	rsbs	ip, ip, #0
  408b5e:	eb7e 0000 	sbcs.w	r0, lr, r0
  408b62:	eb6e 0101 	sbc.w	r1, lr, r1
  408b66:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408b6a:	d31b      	bcc.n	408ba4 <__adddf3+0x124>
  408b6c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408b70:	d30c      	bcc.n	408b8c <__adddf3+0x10c>
  408b72:	0849      	lsrs	r1, r1, #1
  408b74:	ea5f 0030 	movs.w	r0, r0, rrx
  408b78:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408b7c:	f104 0401 	add.w	r4, r4, #1
  408b80:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408b84:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408b88:	f080 809a 	bcs.w	408cc0 <__adddf3+0x240>
  408b8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408b90:	bf08      	it	eq
  408b92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408b96:	f150 0000 	adcs.w	r0, r0, #0
  408b9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408b9e:	ea41 0105 	orr.w	r1, r1, r5
  408ba2:	bd30      	pop	{r4, r5, pc}
  408ba4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  408ba8:	4140      	adcs	r0, r0
  408baa:	eb41 0101 	adc.w	r1, r1, r1
  408bae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408bb2:	f1a4 0401 	sub.w	r4, r4, #1
  408bb6:	d1e9      	bne.n	408b8c <__adddf3+0x10c>
  408bb8:	f091 0f00 	teq	r1, #0
  408bbc:	bf04      	itt	eq
  408bbe:	4601      	moveq	r1, r0
  408bc0:	2000      	moveq	r0, #0
  408bc2:	fab1 f381 	clz	r3, r1
  408bc6:	bf08      	it	eq
  408bc8:	3320      	addeq	r3, #32
  408bca:	f1a3 030b 	sub.w	r3, r3, #11
  408bce:	f1b3 0220 	subs.w	r2, r3, #32
  408bd2:	da0c      	bge.n	408bee <__adddf3+0x16e>
  408bd4:	320c      	adds	r2, #12
  408bd6:	dd08      	ble.n	408bea <__adddf3+0x16a>
  408bd8:	f102 0c14 	add.w	ip, r2, #20
  408bdc:	f1c2 020c 	rsb	r2, r2, #12
  408be0:	fa01 f00c 	lsl.w	r0, r1, ip
  408be4:	fa21 f102 	lsr.w	r1, r1, r2
  408be8:	e00c      	b.n	408c04 <__adddf3+0x184>
  408bea:	f102 0214 	add.w	r2, r2, #20
  408bee:	bfd8      	it	le
  408bf0:	f1c2 0c20 	rsble	ip, r2, #32
  408bf4:	fa01 f102 	lsl.w	r1, r1, r2
  408bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
  408bfc:	bfdc      	itt	le
  408bfe:	ea41 010c 	orrle.w	r1, r1, ip
  408c02:	4090      	lslle	r0, r2
  408c04:	1ae4      	subs	r4, r4, r3
  408c06:	bfa2      	ittt	ge
  408c08:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408c0c:	4329      	orrge	r1, r5
  408c0e:	bd30      	popge	{r4, r5, pc}
  408c10:	ea6f 0404 	mvn.w	r4, r4
  408c14:	3c1f      	subs	r4, #31
  408c16:	da1c      	bge.n	408c52 <__adddf3+0x1d2>
  408c18:	340c      	adds	r4, #12
  408c1a:	dc0e      	bgt.n	408c3a <__adddf3+0x1ba>
  408c1c:	f104 0414 	add.w	r4, r4, #20
  408c20:	f1c4 0220 	rsb	r2, r4, #32
  408c24:	fa20 f004 	lsr.w	r0, r0, r4
  408c28:	fa01 f302 	lsl.w	r3, r1, r2
  408c2c:	ea40 0003 	orr.w	r0, r0, r3
  408c30:	fa21 f304 	lsr.w	r3, r1, r4
  408c34:	ea45 0103 	orr.w	r1, r5, r3
  408c38:	bd30      	pop	{r4, r5, pc}
  408c3a:	f1c4 040c 	rsb	r4, r4, #12
  408c3e:	f1c4 0220 	rsb	r2, r4, #32
  408c42:	fa20 f002 	lsr.w	r0, r0, r2
  408c46:	fa01 f304 	lsl.w	r3, r1, r4
  408c4a:	ea40 0003 	orr.w	r0, r0, r3
  408c4e:	4629      	mov	r1, r5
  408c50:	bd30      	pop	{r4, r5, pc}
  408c52:	fa21 f004 	lsr.w	r0, r1, r4
  408c56:	4629      	mov	r1, r5
  408c58:	bd30      	pop	{r4, r5, pc}
  408c5a:	f094 0f00 	teq	r4, #0
  408c5e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408c62:	bf06      	itte	eq
  408c64:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408c68:	3401      	addeq	r4, #1
  408c6a:	3d01      	subne	r5, #1
  408c6c:	e74e      	b.n	408b0c <__adddf3+0x8c>
  408c6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408c72:	bf18      	it	ne
  408c74:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408c78:	d029      	beq.n	408cce <__adddf3+0x24e>
  408c7a:	ea94 0f05 	teq	r4, r5
  408c7e:	bf08      	it	eq
  408c80:	ea90 0f02 	teqeq	r0, r2
  408c84:	d005      	beq.n	408c92 <__adddf3+0x212>
  408c86:	ea54 0c00 	orrs.w	ip, r4, r0
  408c8a:	bf04      	itt	eq
  408c8c:	4619      	moveq	r1, r3
  408c8e:	4610      	moveq	r0, r2
  408c90:	bd30      	pop	{r4, r5, pc}
  408c92:	ea91 0f03 	teq	r1, r3
  408c96:	bf1e      	ittt	ne
  408c98:	2100      	movne	r1, #0
  408c9a:	2000      	movne	r0, #0
  408c9c:	bd30      	popne	{r4, r5, pc}
  408c9e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408ca2:	d105      	bne.n	408cb0 <__adddf3+0x230>
  408ca4:	0040      	lsls	r0, r0, #1
  408ca6:	4149      	adcs	r1, r1
  408ca8:	bf28      	it	cs
  408caa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  408cae:	bd30      	pop	{r4, r5, pc}
  408cb0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408cb4:	bf3c      	itt	cc
  408cb6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  408cba:	bd30      	popcc	{r4, r5, pc}
  408cbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408cc0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408cc4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408cc8:	f04f 0000 	mov.w	r0, #0
  408ccc:	bd30      	pop	{r4, r5, pc}
  408cce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408cd2:	bf1a      	itte	ne
  408cd4:	4619      	movne	r1, r3
  408cd6:	4610      	movne	r0, r2
  408cd8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  408cdc:	bf1c      	itt	ne
  408cde:	460b      	movne	r3, r1
  408ce0:	4602      	movne	r2, r0
  408ce2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408ce6:	bf06      	itte	eq
  408ce8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408cec:	ea91 0f03 	teqeq	r1, r3
  408cf0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408cf4:	bd30      	pop	{r4, r5, pc}
  408cf6:	bf00      	nop

00408cf8 <__aeabi_ui2d>:
  408cf8:	f090 0f00 	teq	r0, #0
  408cfc:	bf04      	itt	eq
  408cfe:	2100      	moveq	r1, #0
  408d00:	4770      	bxeq	lr
  408d02:	b530      	push	{r4, r5, lr}
  408d04:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408d08:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408d0c:	f04f 0500 	mov.w	r5, #0
  408d10:	f04f 0100 	mov.w	r1, #0
  408d14:	e750      	b.n	408bb8 <__adddf3+0x138>
  408d16:	bf00      	nop

00408d18 <__aeabi_i2d>:
  408d18:	f090 0f00 	teq	r0, #0
  408d1c:	bf04      	itt	eq
  408d1e:	2100      	moveq	r1, #0
  408d20:	4770      	bxeq	lr
  408d22:	b530      	push	{r4, r5, lr}
  408d24:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408d28:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408d2c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408d30:	bf48      	it	mi
  408d32:	4240      	negmi	r0, r0
  408d34:	f04f 0100 	mov.w	r1, #0
  408d38:	e73e      	b.n	408bb8 <__adddf3+0x138>
  408d3a:	bf00      	nop

00408d3c <__aeabi_f2d>:
  408d3c:	0042      	lsls	r2, r0, #1
  408d3e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408d42:	ea4f 0131 	mov.w	r1, r1, rrx
  408d46:	ea4f 7002 	mov.w	r0, r2, lsl #28
  408d4a:	bf1f      	itttt	ne
  408d4c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408d50:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408d54:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408d58:	4770      	bxne	lr
  408d5a:	f092 0f00 	teq	r2, #0
  408d5e:	bf14      	ite	ne
  408d60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408d64:	4770      	bxeq	lr
  408d66:	b530      	push	{r4, r5, lr}
  408d68:	f44f 7460 	mov.w	r4, #896	; 0x380
  408d6c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408d70:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408d74:	e720      	b.n	408bb8 <__adddf3+0x138>
  408d76:	bf00      	nop

00408d78 <__aeabi_ul2d>:
  408d78:	ea50 0201 	orrs.w	r2, r0, r1
  408d7c:	bf08      	it	eq
  408d7e:	4770      	bxeq	lr
  408d80:	b530      	push	{r4, r5, lr}
  408d82:	f04f 0500 	mov.w	r5, #0
  408d86:	e00a      	b.n	408d9e <__aeabi_l2d+0x16>

00408d88 <__aeabi_l2d>:
  408d88:	ea50 0201 	orrs.w	r2, r0, r1
  408d8c:	bf08      	it	eq
  408d8e:	4770      	bxeq	lr
  408d90:	b530      	push	{r4, r5, lr}
  408d92:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408d96:	d502      	bpl.n	408d9e <__aeabi_l2d+0x16>
  408d98:	4240      	negs	r0, r0
  408d9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408d9e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408da2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408da6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408daa:	f43f aedc 	beq.w	408b66 <__adddf3+0xe6>
  408dae:	f04f 0203 	mov.w	r2, #3
  408db2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408db6:	bf18      	it	ne
  408db8:	3203      	addne	r2, #3
  408dba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408dbe:	bf18      	it	ne
  408dc0:	3203      	addne	r2, #3
  408dc2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408dc6:	f1c2 0320 	rsb	r3, r2, #32
  408dca:	fa00 fc03 	lsl.w	ip, r0, r3
  408dce:	fa20 f002 	lsr.w	r0, r0, r2
  408dd2:	fa01 fe03 	lsl.w	lr, r1, r3
  408dd6:	ea40 000e 	orr.w	r0, r0, lr
  408dda:	fa21 f102 	lsr.w	r1, r1, r2
  408dde:	4414      	add	r4, r2
  408de0:	e6c1      	b.n	408b66 <__adddf3+0xe6>
  408de2:	bf00      	nop

00408de4 <__aeabi_dmul>:
  408de4:	b570      	push	{r4, r5, r6, lr}
  408de6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408dea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408dee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408df2:	bf1d      	ittte	ne
  408df4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408df8:	ea94 0f0c 	teqne	r4, ip
  408dfc:	ea95 0f0c 	teqne	r5, ip
  408e00:	f000 f8de 	bleq	408fc0 <__aeabi_dmul+0x1dc>
  408e04:	442c      	add	r4, r5
  408e06:	ea81 0603 	eor.w	r6, r1, r3
  408e0a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408e0e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408e12:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408e16:	bf18      	it	ne
  408e18:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408e1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408e20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408e24:	d038      	beq.n	408e98 <__aeabi_dmul+0xb4>
  408e26:	fba0 ce02 	umull	ip, lr, r0, r2
  408e2a:	f04f 0500 	mov.w	r5, #0
  408e2e:	fbe1 e502 	umlal	lr, r5, r1, r2
  408e32:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408e36:	fbe0 e503 	umlal	lr, r5, r0, r3
  408e3a:	f04f 0600 	mov.w	r6, #0
  408e3e:	fbe1 5603 	umlal	r5, r6, r1, r3
  408e42:	f09c 0f00 	teq	ip, #0
  408e46:	bf18      	it	ne
  408e48:	f04e 0e01 	orrne.w	lr, lr, #1
  408e4c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408e50:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408e54:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408e58:	d204      	bcs.n	408e64 <__aeabi_dmul+0x80>
  408e5a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408e5e:	416d      	adcs	r5, r5
  408e60:	eb46 0606 	adc.w	r6, r6, r6
  408e64:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408e68:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408e6c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408e70:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408e74:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408e78:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408e7c:	bf88      	it	hi
  408e7e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408e82:	d81e      	bhi.n	408ec2 <__aeabi_dmul+0xde>
  408e84:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408e88:	bf08      	it	eq
  408e8a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408e8e:	f150 0000 	adcs.w	r0, r0, #0
  408e92:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408e96:	bd70      	pop	{r4, r5, r6, pc}
  408e98:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408e9c:	ea46 0101 	orr.w	r1, r6, r1
  408ea0:	ea40 0002 	orr.w	r0, r0, r2
  408ea4:	ea81 0103 	eor.w	r1, r1, r3
  408ea8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408eac:	bfc2      	ittt	gt
  408eae:	ebd4 050c 	rsbsgt	r5, r4, ip
  408eb2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408eb6:	bd70      	popgt	{r4, r5, r6, pc}
  408eb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408ebc:	f04f 0e00 	mov.w	lr, #0
  408ec0:	3c01      	subs	r4, #1
  408ec2:	f300 80ab 	bgt.w	40901c <__aeabi_dmul+0x238>
  408ec6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408eca:	bfde      	ittt	le
  408ecc:	2000      	movle	r0, #0
  408ece:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408ed2:	bd70      	pople	{r4, r5, r6, pc}
  408ed4:	f1c4 0400 	rsb	r4, r4, #0
  408ed8:	3c20      	subs	r4, #32
  408eda:	da35      	bge.n	408f48 <__aeabi_dmul+0x164>
  408edc:	340c      	adds	r4, #12
  408ede:	dc1b      	bgt.n	408f18 <__aeabi_dmul+0x134>
  408ee0:	f104 0414 	add.w	r4, r4, #20
  408ee4:	f1c4 0520 	rsb	r5, r4, #32
  408ee8:	fa00 f305 	lsl.w	r3, r0, r5
  408eec:	fa20 f004 	lsr.w	r0, r0, r4
  408ef0:	fa01 f205 	lsl.w	r2, r1, r5
  408ef4:	ea40 0002 	orr.w	r0, r0, r2
  408ef8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408efc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408f00:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408f04:	fa21 f604 	lsr.w	r6, r1, r4
  408f08:	eb42 0106 	adc.w	r1, r2, r6
  408f0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408f10:	bf08      	it	eq
  408f12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408f16:	bd70      	pop	{r4, r5, r6, pc}
  408f18:	f1c4 040c 	rsb	r4, r4, #12
  408f1c:	f1c4 0520 	rsb	r5, r4, #32
  408f20:	fa00 f304 	lsl.w	r3, r0, r4
  408f24:	fa20 f005 	lsr.w	r0, r0, r5
  408f28:	fa01 f204 	lsl.w	r2, r1, r4
  408f2c:	ea40 0002 	orr.w	r0, r0, r2
  408f30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408f34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408f38:	f141 0100 	adc.w	r1, r1, #0
  408f3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408f40:	bf08      	it	eq
  408f42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408f46:	bd70      	pop	{r4, r5, r6, pc}
  408f48:	f1c4 0520 	rsb	r5, r4, #32
  408f4c:	fa00 f205 	lsl.w	r2, r0, r5
  408f50:	ea4e 0e02 	orr.w	lr, lr, r2
  408f54:	fa20 f304 	lsr.w	r3, r0, r4
  408f58:	fa01 f205 	lsl.w	r2, r1, r5
  408f5c:	ea43 0302 	orr.w	r3, r3, r2
  408f60:	fa21 f004 	lsr.w	r0, r1, r4
  408f64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408f68:	fa21 f204 	lsr.w	r2, r1, r4
  408f6c:	ea20 0002 	bic.w	r0, r0, r2
  408f70:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408f74:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408f78:	bf08      	it	eq
  408f7a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408f7e:	bd70      	pop	{r4, r5, r6, pc}
  408f80:	f094 0f00 	teq	r4, #0
  408f84:	d10f      	bne.n	408fa6 <__aeabi_dmul+0x1c2>
  408f86:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408f8a:	0040      	lsls	r0, r0, #1
  408f8c:	eb41 0101 	adc.w	r1, r1, r1
  408f90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408f94:	bf08      	it	eq
  408f96:	3c01      	subeq	r4, #1
  408f98:	d0f7      	beq.n	408f8a <__aeabi_dmul+0x1a6>
  408f9a:	ea41 0106 	orr.w	r1, r1, r6
  408f9e:	f095 0f00 	teq	r5, #0
  408fa2:	bf18      	it	ne
  408fa4:	4770      	bxne	lr
  408fa6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408faa:	0052      	lsls	r2, r2, #1
  408fac:	eb43 0303 	adc.w	r3, r3, r3
  408fb0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408fb4:	bf08      	it	eq
  408fb6:	3d01      	subeq	r5, #1
  408fb8:	d0f7      	beq.n	408faa <__aeabi_dmul+0x1c6>
  408fba:	ea43 0306 	orr.w	r3, r3, r6
  408fbe:	4770      	bx	lr
  408fc0:	ea94 0f0c 	teq	r4, ip
  408fc4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408fc8:	bf18      	it	ne
  408fca:	ea95 0f0c 	teqne	r5, ip
  408fce:	d00c      	beq.n	408fea <__aeabi_dmul+0x206>
  408fd0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408fd4:	bf18      	it	ne
  408fd6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408fda:	d1d1      	bne.n	408f80 <__aeabi_dmul+0x19c>
  408fdc:	ea81 0103 	eor.w	r1, r1, r3
  408fe0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408fe4:	f04f 0000 	mov.w	r0, #0
  408fe8:	bd70      	pop	{r4, r5, r6, pc}
  408fea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408fee:	bf06      	itte	eq
  408ff0:	4610      	moveq	r0, r2
  408ff2:	4619      	moveq	r1, r3
  408ff4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408ff8:	d019      	beq.n	40902e <__aeabi_dmul+0x24a>
  408ffa:	ea94 0f0c 	teq	r4, ip
  408ffe:	d102      	bne.n	409006 <__aeabi_dmul+0x222>
  409000:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  409004:	d113      	bne.n	40902e <__aeabi_dmul+0x24a>
  409006:	ea95 0f0c 	teq	r5, ip
  40900a:	d105      	bne.n	409018 <__aeabi_dmul+0x234>
  40900c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  409010:	bf1c      	itt	ne
  409012:	4610      	movne	r0, r2
  409014:	4619      	movne	r1, r3
  409016:	d10a      	bne.n	40902e <__aeabi_dmul+0x24a>
  409018:	ea81 0103 	eor.w	r1, r1, r3
  40901c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409020:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409024:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  409028:	f04f 0000 	mov.w	r0, #0
  40902c:	bd70      	pop	{r4, r5, r6, pc}
  40902e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409032:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  409036:	bd70      	pop	{r4, r5, r6, pc}

00409038 <__aeabi_ddiv>:
  409038:	b570      	push	{r4, r5, r6, lr}
  40903a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40903e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409042:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409046:	bf1d      	ittte	ne
  409048:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40904c:	ea94 0f0c 	teqne	r4, ip
  409050:	ea95 0f0c 	teqne	r5, ip
  409054:	f000 f8a7 	bleq	4091a6 <__aeabi_ddiv+0x16e>
  409058:	eba4 0405 	sub.w	r4, r4, r5
  40905c:	ea81 0e03 	eor.w	lr, r1, r3
  409060:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409064:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409068:	f000 8088 	beq.w	40917c <__aeabi_ddiv+0x144>
  40906c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409070:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  409074:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  409078:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40907c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  409080:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  409084:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  409088:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40908c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  409090:	429d      	cmp	r5, r3
  409092:	bf08      	it	eq
  409094:	4296      	cmpeq	r6, r2
  409096:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40909a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40909e:	d202      	bcs.n	4090a6 <__aeabi_ddiv+0x6e>
  4090a0:	085b      	lsrs	r3, r3, #1
  4090a2:	ea4f 0232 	mov.w	r2, r2, rrx
  4090a6:	1ab6      	subs	r6, r6, r2
  4090a8:	eb65 0503 	sbc.w	r5, r5, r3
  4090ac:	085b      	lsrs	r3, r3, #1
  4090ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4090b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4090b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4090ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4090be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4090c2:	bf22      	ittt	cs
  4090c4:	1ab6      	subcs	r6, r6, r2
  4090c6:	4675      	movcs	r5, lr
  4090c8:	ea40 000c 	orrcs.w	r0, r0, ip
  4090cc:	085b      	lsrs	r3, r3, #1
  4090ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4090d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4090d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4090da:	bf22      	ittt	cs
  4090dc:	1ab6      	subcs	r6, r6, r2
  4090de:	4675      	movcs	r5, lr
  4090e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4090e4:	085b      	lsrs	r3, r3, #1
  4090e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4090ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4090ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4090f2:	bf22      	ittt	cs
  4090f4:	1ab6      	subcs	r6, r6, r2
  4090f6:	4675      	movcs	r5, lr
  4090f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4090fc:	085b      	lsrs	r3, r3, #1
  4090fe:	ea4f 0232 	mov.w	r2, r2, rrx
  409102:	ebb6 0e02 	subs.w	lr, r6, r2
  409106:	eb75 0e03 	sbcs.w	lr, r5, r3
  40910a:	bf22      	ittt	cs
  40910c:	1ab6      	subcs	r6, r6, r2
  40910e:	4675      	movcs	r5, lr
  409110:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  409114:	ea55 0e06 	orrs.w	lr, r5, r6
  409118:	d018      	beq.n	40914c <__aeabi_ddiv+0x114>
  40911a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40911e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  409122:	ea4f 1606 	mov.w	r6, r6, lsl #4
  409126:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40912a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40912e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  409132:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  409136:	d1c0      	bne.n	4090ba <__aeabi_ddiv+0x82>
  409138:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40913c:	d10b      	bne.n	409156 <__aeabi_ddiv+0x11e>
  40913e:	ea41 0100 	orr.w	r1, r1, r0
  409142:	f04f 0000 	mov.w	r0, #0
  409146:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40914a:	e7b6      	b.n	4090ba <__aeabi_ddiv+0x82>
  40914c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409150:	bf04      	itt	eq
  409152:	4301      	orreq	r1, r0
  409154:	2000      	moveq	r0, #0
  409156:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40915a:	bf88      	it	hi
  40915c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409160:	f63f aeaf 	bhi.w	408ec2 <__aeabi_dmul+0xde>
  409164:	ebb5 0c03 	subs.w	ip, r5, r3
  409168:	bf04      	itt	eq
  40916a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40916e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409172:	f150 0000 	adcs.w	r0, r0, #0
  409176:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40917a:	bd70      	pop	{r4, r5, r6, pc}
  40917c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  409180:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  409184:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  409188:	bfc2      	ittt	gt
  40918a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40918e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  409192:	bd70      	popgt	{r4, r5, r6, pc}
  409194:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409198:	f04f 0e00 	mov.w	lr, #0
  40919c:	3c01      	subs	r4, #1
  40919e:	e690      	b.n	408ec2 <__aeabi_dmul+0xde>
  4091a0:	ea45 0e06 	orr.w	lr, r5, r6
  4091a4:	e68d      	b.n	408ec2 <__aeabi_dmul+0xde>
  4091a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4091aa:	ea94 0f0c 	teq	r4, ip
  4091ae:	bf08      	it	eq
  4091b0:	ea95 0f0c 	teqeq	r5, ip
  4091b4:	f43f af3b 	beq.w	40902e <__aeabi_dmul+0x24a>
  4091b8:	ea94 0f0c 	teq	r4, ip
  4091bc:	d10a      	bne.n	4091d4 <__aeabi_ddiv+0x19c>
  4091be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4091c2:	f47f af34 	bne.w	40902e <__aeabi_dmul+0x24a>
  4091c6:	ea95 0f0c 	teq	r5, ip
  4091ca:	f47f af25 	bne.w	409018 <__aeabi_dmul+0x234>
  4091ce:	4610      	mov	r0, r2
  4091d0:	4619      	mov	r1, r3
  4091d2:	e72c      	b.n	40902e <__aeabi_dmul+0x24a>
  4091d4:	ea95 0f0c 	teq	r5, ip
  4091d8:	d106      	bne.n	4091e8 <__aeabi_ddiv+0x1b0>
  4091da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4091de:	f43f aefd 	beq.w	408fdc <__aeabi_dmul+0x1f8>
  4091e2:	4610      	mov	r0, r2
  4091e4:	4619      	mov	r1, r3
  4091e6:	e722      	b.n	40902e <__aeabi_dmul+0x24a>
  4091e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4091ec:	bf18      	it	ne
  4091ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4091f2:	f47f aec5 	bne.w	408f80 <__aeabi_dmul+0x19c>
  4091f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4091fa:	f47f af0d 	bne.w	409018 <__aeabi_dmul+0x234>
  4091fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  409202:	f47f aeeb 	bne.w	408fdc <__aeabi_dmul+0x1f8>
  409206:	e712      	b.n	40902e <__aeabi_dmul+0x24a>

00409208 <__gedf2>:
  409208:	f04f 3cff 	mov.w	ip, #4294967295
  40920c:	e006      	b.n	40921c <__cmpdf2+0x4>
  40920e:	bf00      	nop

00409210 <__ledf2>:
  409210:	f04f 0c01 	mov.w	ip, #1
  409214:	e002      	b.n	40921c <__cmpdf2+0x4>
  409216:	bf00      	nop

00409218 <__cmpdf2>:
  409218:	f04f 0c01 	mov.w	ip, #1
  40921c:	f84d cd04 	str.w	ip, [sp, #-4]!
  409220:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409224:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409228:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40922c:	bf18      	it	ne
  40922e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  409232:	d01b      	beq.n	40926c <__cmpdf2+0x54>
  409234:	b001      	add	sp, #4
  409236:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40923a:	bf0c      	ite	eq
  40923c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  409240:	ea91 0f03 	teqne	r1, r3
  409244:	bf02      	ittt	eq
  409246:	ea90 0f02 	teqeq	r0, r2
  40924a:	2000      	moveq	r0, #0
  40924c:	4770      	bxeq	lr
  40924e:	f110 0f00 	cmn.w	r0, #0
  409252:	ea91 0f03 	teq	r1, r3
  409256:	bf58      	it	pl
  409258:	4299      	cmppl	r1, r3
  40925a:	bf08      	it	eq
  40925c:	4290      	cmpeq	r0, r2
  40925e:	bf2c      	ite	cs
  409260:	17d8      	asrcs	r0, r3, #31
  409262:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  409266:	f040 0001 	orr.w	r0, r0, #1
  40926a:	4770      	bx	lr
  40926c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409270:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409274:	d102      	bne.n	40927c <__cmpdf2+0x64>
  409276:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40927a:	d107      	bne.n	40928c <__cmpdf2+0x74>
  40927c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409280:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409284:	d1d6      	bne.n	409234 <__cmpdf2+0x1c>
  409286:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40928a:	d0d3      	beq.n	409234 <__cmpdf2+0x1c>
  40928c:	f85d 0b04 	ldr.w	r0, [sp], #4
  409290:	4770      	bx	lr
  409292:	bf00      	nop

00409294 <__aeabi_cdrcmple>:
  409294:	4684      	mov	ip, r0
  409296:	4610      	mov	r0, r2
  409298:	4662      	mov	r2, ip
  40929a:	468c      	mov	ip, r1
  40929c:	4619      	mov	r1, r3
  40929e:	4663      	mov	r3, ip
  4092a0:	e000      	b.n	4092a4 <__aeabi_cdcmpeq>
  4092a2:	bf00      	nop

004092a4 <__aeabi_cdcmpeq>:
  4092a4:	b501      	push	{r0, lr}
  4092a6:	f7ff ffb7 	bl	409218 <__cmpdf2>
  4092aa:	2800      	cmp	r0, #0
  4092ac:	bf48      	it	mi
  4092ae:	f110 0f00 	cmnmi.w	r0, #0
  4092b2:	bd01      	pop	{r0, pc}

004092b4 <__aeabi_dcmpeq>:
  4092b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4092b8:	f7ff fff4 	bl	4092a4 <__aeabi_cdcmpeq>
  4092bc:	bf0c      	ite	eq
  4092be:	2001      	moveq	r0, #1
  4092c0:	2000      	movne	r0, #0
  4092c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4092c6:	bf00      	nop

004092c8 <__aeabi_dcmplt>:
  4092c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4092cc:	f7ff ffea 	bl	4092a4 <__aeabi_cdcmpeq>
  4092d0:	bf34      	ite	cc
  4092d2:	2001      	movcc	r0, #1
  4092d4:	2000      	movcs	r0, #0
  4092d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4092da:	bf00      	nop

004092dc <__aeabi_dcmple>:
  4092dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4092e0:	f7ff ffe0 	bl	4092a4 <__aeabi_cdcmpeq>
  4092e4:	bf94      	ite	ls
  4092e6:	2001      	movls	r0, #1
  4092e8:	2000      	movhi	r0, #0
  4092ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4092ee:	bf00      	nop

004092f0 <__aeabi_dcmpge>:
  4092f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4092f4:	f7ff ffce 	bl	409294 <__aeabi_cdrcmple>
  4092f8:	bf94      	ite	ls
  4092fa:	2001      	movls	r0, #1
  4092fc:	2000      	movhi	r0, #0
  4092fe:	f85d fb08 	ldr.w	pc, [sp], #8
  409302:	bf00      	nop

00409304 <__aeabi_dcmpgt>:
  409304:	f84d ed08 	str.w	lr, [sp, #-8]!
  409308:	f7ff ffc4 	bl	409294 <__aeabi_cdrcmple>
  40930c:	bf34      	ite	cc
  40930e:	2001      	movcc	r0, #1
  409310:	2000      	movcs	r0, #0
  409312:	f85d fb08 	ldr.w	pc, [sp], #8
  409316:	bf00      	nop

00409318 <__aeabi_dcmpun>:
  409318:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40931c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409320:	d102      	bne.n	409328 <__aeabi_dcmpun+0x10>
  409322:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  409326:	d10a      	bne.n	40933e <__aeabi_dcmpun+0x26>
  409328:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40932c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409330:	d102      	bne.n	409338 <__aeabi_dcmpun+0x20>
  409332:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409336:	d102      	bne.n	40933e <__aeabi_dcmpun+0x26>
  409338:	f04f 0000 	mov.w	r0, #0
  40933c:	4770      	bx	lr
  40933e:	f04f 0001 	mov.w	r0, #1
  409342:	4770      	bx	lr

00409344 <__aeabi_d2iz>:
  409344:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409348:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40934c:	d215      	bcs.n	40937a <__aeabi_d2iz+0x36>
  40934e:	d511      	bpl.n	409374 <__aeabi_d2iz+0x30>
  409350:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409354:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409358:	d912      	bls.n	409380 <__aeabi_d2iz+0x3c>
  40935a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40935e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  409362:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409366:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40936a:	fa23 f002 	lsr.w	r0, r3, r2
  40936e:	bf18      	it	ne
  409370:	4240      	negne	r0, r0
  409372:	4770      	bx	lr
  409374:	f04f 0000 	mov.w	r0, #0
  409378:	4770      	bx	lr
  40937a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40937e:	d105      	bne.n	40938c <__aeabi_d2iz+0x48>
  409380:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409384:	bf08      	it	eq
  409386:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40938a:	4770      	bx	lr
  40938c:	f04f 0000 	mov.w	r0, #0
  409390:	4770      	bx	lr
  409392:	bf00      	nop

00409394 <__aeabi_uldivmod>:
  409394:	b953      	cbnz	r3, 4093ac <__aeabi_uldivmod+0x18>
  409396:	b94a      	cbnz	r2, 4093ac <__aeabi_uldivmod+0x18>
  409398:	2900      	cmp	r1, #0
  40939a:	bf08      	it	eq
  40939c:	2800      	cmpeq	r0, #0
  40939e:	bf1c      	itt	ne
  4093a0:	f04f 31ff 	movne.w	r1, #4294967295
  4093a4:	f04f 30ff 	movne.w	r0, #4294967295
  4093a8:	f000 b97e 	b.w	4096a8 <__aeabi_idiv0>
  4093ac:	f1ad 0c08 	sub.w	ip, sp, #8
  4093b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4093b4:	f000 f806 	bl	4093c4 <__udivmoddi4>
  4093b8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4093bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4093c0:	b004      	add	sp, #16
  4093c2:	4770      	bx	lr

004093c4 <__udivmoddi4>:
  4093c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4093c8:	468c      	mov	ip, r1
  4093ca:	460e      	mov	r6, r1
  4093cc:	4604      	mov	r4, r0
  4093ce:	9d08      	ldr	r5, [sp, #32]
  4093d0:	2b00      	cmp	r3, #0
  4093d2:	d150      	bne.n	409476 <__udivmoddi4+0xb2>
  4093d4:	428a      	cmp	r2, r1
  4093d6:	4617      	mov	r7, r2
  4093d8:	d96c      	bls.n	4094b4 <__udivmoddi4+0xf0>
  4093da:	fab2 fe82 	clz	lr, r2
  4093de:	f1be 0f00 	cmp.w	lr, #0
  4093e2:	d00b      	beq.n	4093fc <__udivmoddi4+0x38>
  4093e4:	f1ce 0420 	rsb	r4, lr, #32
  4093e8:	fa20 f404 	lsr.w	r4, r0, r4
  4093ec:	fa01 f60e 	lsl.w	r6, r1, lr
  4093f0:	ea44 0c06 	orr.w	ip, r4, r6
  4093f4:	fa02 f70e 	lsl.w	r7, r2, lr
  4093f8:	fa00 f40e 	lsl.w	r4, r0, lr
  4093fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
  409400:	0c22      	lsrs	r2, r4, #16
  409402:	fbbc f0f9 	udiv	r0, ip, r9
  409406:	fa1f f887 	uxth.w	r8, r7
  40940a:	fb09 c610 	mls	r6, r9, r0, ip
  40940e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  409412:	fb00 f308 	mul.w	r3, r0, r8
  409416:	42b3      	cmp	r3, r6
  409418:	d909      	bls.n	40942e <__udivmoddi4+0x6a>
  40941a:	19f6      	adds	r6, r6, r7
  40941c:	f100 32ff 	add.w	r2, r0, #4294967295
  409420:	f080 8122 	bcs.w	409668 <__udivmoddi4+0x2a4>
  409424:	42b3      	cmp	r3, r6
  409426:	f240 811f 	bls.w	409668 <__udivmoddi4+0x2a4>
  40942a:	3802      	subs	r0, #2
  40942c:	443e      	add	r6, r7
  40942e:	1af6      	subs	r6, r6, r3
  409430:	b2a2      	uxth	r2, r4
  409432:	fbb6 f3f9 	udiv	r3, r6, r9
  409436:	fb09 6613 	mls	r6, r9, r3, r6
  40943a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40943e:	fb03 f808 	mul.w	r8, r3, r8
  409442:	45a0      	cmp	r8, r4
  409444:	d909      	bls.n	40945a <__udivmoddi4+0x96>
  409446:	19e4      	adds	r4, r4, r7
  409448:	f103 32ff 	add.w	r2, r3, #4294967295
  40944c:	f080 810a 	bcs.w	409664 <__udivmoddi4+0x2a0>
  409450:	45a0      	cmp	r8, r4
  409452:	f240 8107 	bls.w	409664 <__udivmoddi4+0x2a0>
  409456:	3b02      	subs	r3, #2
  409458:	443c      	add	r4, r7
  40945a:	ebc8 0404 	rsb	r4, r8, r4
  40945e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  409462:	2100      	movs	r1, #0
  409464:	2d00      	cmp	r5, #0
  409466:	d062      	beq.n	40952e <__udivmoddi4+0x16a>
  409468:	fa24 f40e 	lsr.w	r4, r4, lr
  40946c:	2300      	movs	r3, #0
  40946e:	602c      	str	r4, [r5, #0]
  409470:	606b      	str	r3, [r5, #4]
  409472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409476:	428b      	cmp	r3, r1
  409478:	d907      	bls.n	40948a <__udivmoddi4+0xc6>
  40947a:	2d00      	cmp	r5, #0
  40947c:	d055      	beq.n	40952a <__udivmoddi4+0x166>
  40947e:	2100      	movs	r1, #0
  409480:	e885 0041 	stmia.w	r5, {r0, r6}
  409484:	4608      	mov	r0, r1
  409486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40948a:	fab3 f183 	clz	r1, r3
  40948e:	2900      	cmp	r1, #0
  409490:	f040 8090 	bne.w	4095b4 <__udivmoddi4+0x1f0>
  409494:	42b3      	cmp	r3, r6
  409496:	d302      	bcc.n	40949e <__udivmoddi4+0xda>
  409498:	4282      	cmp	r2, r0
  40949a:	f200 80f8 	bhi.w	40968e <__udivmoddi4+0x2ca>
  40949e:	1a84      	subs	r4, r0, r2
  4094a0:	eb66 0603 	sbc.w	r6, r6, r3
  4094a4:	2001      	movs	r0, #1
  4094a6:	46b4      	mov	ip, r6
  4094a8:	2d00      	cmp	r5, #0
  4094aa:	d040      	beq.n	40952e <__udivmoddi4+0x16a>
  4094ac:	e885 1010 	stmia.w	r5, {r4, ip}
  4094b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4094b4:	b912      	cbnz	r2, 4094bc <__udivmoddi4+0xf8>
  4094b6:	2701      	movs	r7, #1
  4094b8:	fbb7 f7f2 	udiv	r7, r7, r2
  4094bc:	fab7 fe87 	clz	lr, r7
  4094c0:	f1be 0f00 	cmp.w	lr, #0
  4094c4:	d135      	bne.n	409532 <__udivmoddi4+0x16e>
  4094c6:	1bf3      	subs	r3, r6, r7
  4094c8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4094cc:	fa1f fc87 	uxth.w	ip, r7
  4094d0:	2101      	movs	r1, #1
  4094d2:	fbb3 f0f8 	udiv	r0, r3, r8
  4094d6:	0c22      	lsrs	r2, r4, #16
  4094d8:	fb08 3610 	mls	r6, r8, r0, r3
  4094dc:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4094e0:	fb0c f300 	mul.w	r3, ip, r0
  4094e4:	42b3      	cmp	r3, r6
  4094e6:	d907      	bls.n	4094f8 <__udivmoddi4+0x134>
  4094e8:	19f6      	adds	r6, r6, r7
  4094ea:	f100 32ff 	add.w	r2, r0, #4294967295
  4094ee:	d202      	bcs.n	4094f6 <__udivmoddi4+0x132>
  4094f0:	42b3      	cmp	r3, r6
  4094f2:	f200 80ce 	bhi.w	409692 <__udivmoddi4+0x2ce>
  4094f6:	4610      	mov	r0, r2
  4094f8:	1af6      	subs	r6, r6, r3
  4094fa:	b2a2      	uxth	r2, r4
  4094fc:	fbb6 f3f8 	udiv	r3, r6, r8
  409500:	fb08 6613 	mls	r6, r8, r3, r6
  409504:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  409508:	fb0c fc03 	mul.w	ip, ip, r3
  40950c:	45a4      	cmp	ip, r4
  40950e:	d907      	bls.n	409520 <__udivmoddi4+0x15c>
  409510:	19e4      	adds	r4, r4, r7
  409512:	f103 32ff 	add.w	r2, r3, #4294967295
  409516:	d202      	bcs.n	40951e <__udivmoddi4+0x15a>
  409518:	45a4      	cmp	ip, r4
  40951a:	f200 80b5 	bhi.w	409688 <__udivmoddi4+0x2c4>
  40951e:	4613      	mov	r3, r2
  409520:	ebcc 0404 	rsb	r4, ip, r4
  409524:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  409528:	e79c      	b.n	409464 <__udivmoddi4+0xa0>
  40952a:	4629      	mov	r1, r5
  40952c:	4628      	mov	r0, r5
  40952e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409532:	f1ce 0120 	rsb	r1, lr, #32
  409536:	fa06 f30e 	lsl.w	r3, r6, lr
  40953a:	fa07 f70e 	lsl.w	r7, r7, lr
  40953e:	fa20 f901 	lsr.w	r9, r0, r1
  409542:	ea4f 4817 	mov.w	r8, r7, lsr #16
  409546:	40ce      	lsrs	r6, r1
  409548:	ea49 0903 	orr.w	r9, r9, r3
  40954c:	fbb6 faf8 	udiv	sl, r6, r8
  409550:	ea4f 4419 	mov.w	r4, r9, lsr #16
  409554:	fb08 661a 	mls	r6, r8, sl, r6
  409558:	fa1f fc87 	uxth.w	ip, r7
  40955c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  409560:	fb0a f20c 	mul.w	r2, sl, ip
  409564:	429a      	cmp	r2, r3
  409566:	fa00 f40e 	lsl.w	r4, r0, lr
  40956a:	d90a      	bls.n	409582 <__udivmoddi4+0x1be>
  40956c:	19db      	adds	r3, r3, r7
  40956e:	f10a 31ff 	add.w	r1, sl, #4294967295
  409572:	f080 8087 	bcs.w	409684 <__udivmoddi4+0x2c0>
  409576:	429a      	cmp	r2, r3
  409578:	f240 8084 	bls.w	409684 <__udivmoddi4+0x2c0>
  40957c:	f1aa 0a02 	sub.w	sl, sl, #2
  409580:	443b      	add	r3, r7
  409582:	1a9b      	subs	r3, r3, r2
  409584:	fa1f f989 	uxth.w	r9, r9
  409588:	fbb3 f1f8 	udiv	r1, r3, r8
  40958c:	fb08 3311 	mls	r3, r8, r1, r3
  409590:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  409594:	fb01 f60c 	mul.w	r6, r1, ip
  409598:	429e      	cmp	r6, r3
  40959a:	d907      	bls.n	4095ac <__udivmoddi4+0x1e8>
  40959c:	19db      	adds	r3, r3, r7
  40959e:	f101 32ff 	add.w	r2, r1, #4294967295
  4095a2:	d26b      	bcs.n	40967c <__udivmoddi4+0x2b8>
  4095a4:	429e      	cmp	r6, r3
  4095a6:	d969      	bls.n	40967c <__udivmoddi4+0x2b8>
  4095a8:	3902      	subs	r1, #2
  4095aa:	443b      	add	r3, r7
  4095ac:	1b9b      	subs	r3, r3, r6
  4095ae:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4095b2:	e78e      	b.n	4094d2 <__udivmoddi4+0x10e>
  4095b4:	f1c1 0e20 	rsb	lr, r1, #32
  4095b8:	fa22 f40e 	lsr.w	r4, r2, lr
  4095bc:	408b      	lsls	r3, r1
  4095be:	4323      	orrs	r3, r4
  4095c0:	fa20 f70e 	lsr.w	r7, r0, lr
  4095c4:	fa06 f401 	lsl.w	r4, r6, r1
  4095c8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4095cc:	fa26 f60e 	lsr.w	r6, r6, lr
  4095d0:	433c      	orrs	r4, r7
  4095d2:	fbb6 f9fc 	udiv	r9, r6, ip
  4095d6:	0c27      	lsrs	r7, r4, #16
  4095d8:	fb0c 6619 	mls	r6, ip, r9, r6
  4095dc:	fa1f f883 	uxth.w	r8, r3
  4095e0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4095e4:	fb09 f708 	mul.w	r7, r9, r8
  4095e8:	42b7      	cmp	r7, r6
  4095ea:	fa02 f201 	lsl.w	r2, r2, r1
  4095ee:	fa00 fa01 	lsl.w	sl, r0, r1
  4095f2:	d908      	bls.n	409606 <__udivmoddi4+0x242>
  4095f4:	18f6      	adds	r6, r6, r3
  4095f6:	f109 30ff 	add.w	r0, r9, #4294967295
  4095fa:	d241      	bcs.n	409680 <__udivmoddi4+0x2bc>
  4095fc:	42b7      	cmp	r7, r6
  4095fe:	d93f      	bls.n	409680 <__udivmoddi4+0x2bc>
  409600:	f1a9 0902 	sub.w	r9, r9, #2
  409604:	441e      	add	r6, r3
  409606:	1bf6      	subs	r6, r6, r7
  409608:	b2a0      	uxth	r0, r4
  40960a:	fbb6 f4fc 	udiv	r4, r6, ip
  40960e:	fb0c 6614 	mls	r6, ip, r4, r6
  409612:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  409616:	fb04 f808 	mul.w	r8, r4, r8
  40961a:	45b8      	cmp	r8, r7
  40961c:	d907      	bls.n	40962e <__udivmoddi4+0x26a>
  40961e:	18ff      	adds	r7, r7, r3
  409620:	f104 30ff 	add.w	r0, r4, #4294967295
  409624:	d228      	bcs.n	409678 <__udivmoddi4+0x2b4>
  409626:	45b8      	cmp	r8, r7
  409628:	d926      	bls.n	409678 <__udivmoddi4+0x2b4>
  40962a:	3c02      	subs	r4, #2
  40962c:	441f      	add	r7, r3
  40962e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  409632:	ebc8 0707 	rsb	r7, r8, r7
  409636:	fba0 8902 	umull	r8, r9, r0, r2
  40963a:	454f      	cmp	r7, r9
  40963c:	4644      	mov	r4, r8
  40963e:	464e      	mov	r6, r9
  409640:	d314      	bcc.n	40966c <__udivmoddi4+0x2a8>
  409642:	d029      	beq.n	409698 <__udivmoddi4+0x2d4>
  409644:	b365      	cbz	r5, 4096a0 <__udivmoddi4+0x2dc>
  409646:	ebba 0304 	subs.w	r3, sl, r4
  40964a:	eb67 0706 	sbc.w	r7, r7, r6
  40964e:	fa07 fe0e 	lsl.w	lr, r7, lr
  409652:	40cb      	lsrs	r3, r1
  409654:	40cf      	lsrs	r7, r1
  409656:	ea4e 0303 	orr.w	r3, lr, r3
  40965a:	e885 0088 	stmia.w	r5, {r3, r7}
  40965e:	2100      	movs	r1, #0
  409660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409664:	4613      	mov	r3, r2
  409666:	e6f8      	b.n	40945a <__udivmoddi4+0x96>
  409668:	4610      	mov	r0, r2
  40966a:	e6e0      	b.n	40942e <__udivmoddi4+0x6a>
  40966c:	ebb8 0402 	subs.w	r4, r8, r2
  409670:	eb69 0603 	sbc.w	r6, r9, r3
  409674:	3801      	subs	r0, #1
  409676:	e7e5      	b.n	409644 <__udivmoddi4+0x280>
  409678:	4604      	mov	r4, r0
  40967a:	e7d8      	b.n	40962e <__udivmoddi4+0x26a>
  40967c:	4611      	mov	r1, r2
  40967e:	e795      	b.n	4095ac <__udivmoddi4+0x1e8>
  409680:	4681      	mov	r9, r0
  409682:	e7c0      	b.n	409606 <__udivmoddi4+0x242>
  409684:	468a      	mov	sl, r1
  409686:	e77c      	b.n	409582 <__udivmoddi4+0x1be>
  409688:	3b02      	subs	r3, #2
  40968a:	443c      	add	r4, r7
  40968c:	e748      	b.n	409520 <__udivmoddi4+0x15c>
  40968e:	4608      	mov	r0, r1
  409690:	e70a      	b.n	4094a8 <__udivmoddi4+0xe4>
  409692:	3802      	subs	r0, #2
  409694:	443e      	add	r6, r7
  409696:	e72f      	b.n	4094f8 <__udivmoddi4+0x134>
  409698:	45c2      	cmp	sl, r8
  40969a:	d3e7      	bcc.n	40966c <__udivmoddi4+0x2a8>
  40969c:	463e      	mov	r6, r7
  40969e:	e7d1      	b.n	409644 <__udivmoddi4+0x280>
  4096a0:	4629      	mov	r1, r5
  4096a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4096a6:	bf00      	nop

004096a8 <__aeabi_idiv0>:
  4096a8:	4770      	bx	lr
  4096aa:	bf00      	nop
  4096ac:	454c4449 	.word	0x454c4449
  4096b0:	00000000 	.word	0x00000000
  4096b4:	09632509 	.word	0x09632509
  4096b8:	25097525 	.word	0x25097525
  4096bc:	75250975 	.word	0x75250975
  4096c0:	00000a0d 	.word	0x00000a0d
  4096c4:	51726d54 	.word	0x51726d54
  4096c8:	00000000 	.word	0x00000000
  4096cc:	20726d54 	.word	0x20726d54
  4096d0:	00637653 	.word	0x00637653
  4096d4:	202d2d2d 	.word	0x202d2d2d
  4096d8:	6b736174 	.word	0x6b736174
  4096dc:	20232320 	.word	0x20232320
  4096e0:	00007525 	.word	0x00007525
  4096e4:	63617473 	.word	0x63617473
  4096e8:	766f206b 	.word	0x766f206b
  4096ec:	6c667265 	.word	0x6c667265
  4096f0:	2520776f 	.word	0x2520776f
  4096f4:	73252078 	.word	0x73252078
  4096f8:	00000a0d 	.word	0x00000a0d
  4096fc:	46202d2d 	.word	0x46202d2d
  409700:	72656572 	.word	0x72656572
  409704:	20736f74 	.word	0x20736f74
  409708:	6d617845 	.word	0x6d617845
  40970c:	20656c70 	.word	0x20656c70
  409710:	0d0a2d2d 	.word	0x0d0a2d2d
  409714:	00000000 	.word	0x00000000
  409718:	454d4153 	.word	0x454d4153
  40971c:	582d3037 	.word	0x582d3037
  409720:	00444c50 	.word	0x00444c50
  409724:	25202d2d 	.word	0x25202d2d
  409728:	000d0a73 	.word	0x000d0a73
  40972c:	333a3831 	.word	0x333a3831
  409730:	30323a32 	.word	0x30323a32
  409734:	00000000 	.word	0x00000000
  409738:	2079614d 	.word	0x2079614d
  40973c:	32203232 	.word	0x32203232
  409740:	00373130 	.word	0x00373130
  409744:	43202d2d 	.word	0x43202d2d
  409748:	69706d6f 	.word	0x69706d6f
  40974c:	3a64656c 	.word	0x3a64656c
  409750:	20732520 	.word	0x20732520
  409754:	2d207325 	.word	0x2d207325
  409758:	000d0a2d 	.word	0x000d0a2d
  40975c:	696e6f4d 	.word	0x696e6f4d
  409760:	00726f74 	.word	0x00726f74
  409764:	6c696146 	.word	0x6c696146
  409768:	74206465 	.word	0x74206465
  40976c:	7263206f 	.word	0x7263206f
  409770:	65746165 	.word	0x65746165
  409774:	6e6f4d20 	.word	0x6e6f4d20
  409778:	726f7469 	.word	0x726f7469
  40977c:	73617420 	.word	0x73617420
  409780:	000a0d6b 	.word	0x000a0d6b
  409784:	74747542 	.word	0x74747542
  409788:	00006e6f 	.word	0x00006e6f
  40978c:	6c696146 	.word	0x6c696146
  409790:	74206465 	.word	0x74206465
  409794:	7263206f 	.word	0x7263206f
  409798:	65746165 	.word	0x65746165
  40979c:	73657420 	.word	0x73657420
  4097a0:	75622074 	.word	0x75622074
  4097a4:	6e6f7474 	.word	0x6e6f7474
  4097a8:	73617420 	.word	0x73617420
  4097ac:	000a0d6b 	.word	0x000a0d6b
  4097b0:	0064654c 	.word	0x0064654c
  4097b4:	6c696146 	.word	0x6c696146
  4097b8:	74206465 	.word	0x74206465
  4097bc:	7263206f 	.word	0x7263206f
  4097c0:	65746165 	.word	0x65746165
  4097c4:	73657420 	.word	0x73657420
  4097c8:	656c2074 	.word	0x656c2074
  4097cc:	61742064 	.word	0x61742064
  4097d0:	0a0d6b73 	.word	0x0a0d6b73
  4097d4:	00000000 	.word	0x00000000
  4097d8:	5f64654c 	.word	0x5f64654c
  4097dc:	44454c4f 	.word	0x44454c4f
  4097e0:	0000315f 	.word	0x0000315f
  4097e4:	5f64654c 	.word	0x5f64654c
  4097e8:	44454c4f 	.word	0x44454c4f
  4097ec:	0000325f 	.word	0x0000325f
  4097f0:	5f64654c 	.word	0x5f64654c
  4097f4:	44454c4f 	.word	0x44454c4f
  4097f8:	0000335f 	.word	0x0000335f
  4097fc:	00000043 	.word	0x00000043

00409800 <_global_impure_ptr>:
  409800:	20400010                                ..@ 

00409804 <zeroes.7035>:
  409804:	30303030 30303030 30303030 30303030     0000000000000000
  409814:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  409824:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  409834:	00000000 33323130 37363534 62613938     ....0123456789ab
  409844:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  409854:	00000030                                0...

00409858 <blanks.7034>:
  409858:	20202020 20202020 20202020 20202020                     

00409868 <zeroes.6993>:
  409868:	30303030 30303030 30303030 30303030     0000000000000000

00409878 <blanks.6992>:
  409878:	20202020 20202020 20202020 20202020                     
  409888:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  409898:	49534f50 00000058 0000002e 00000000     POSIX...........

004098a8 <__mprec_tens>:
  4098a8:	00000000 3ff00000 00000000 40240000     .......?......$@
  4098b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4098c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4098d8:	00000000 412e8480 00000000 416312d0     .......A......cA
  4098e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4098f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409908:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409918:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409928:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409938:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409948:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409958:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409968:	79d99db4 44ea7843                       ...yCx.D

00409970 <__mprec_bigtens>:
  409970:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409980:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409990:	7f73bf3c 75154fdd                       <.s..O.u

00409998 <p05.5373>:
  409998:	00000005 00000019 0000007d              ........}...

004099a4 <_init>:
  4099a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4099a6:	bf00      	nop
  4099a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4099aa:	bc08      	pop	{r3}
  4099ac:	469e      	mov	lr, r3
  4099ae:	4770      	bx	lr

004099b0 <__init_array_start>:
  4099b0:	00406021 	.word	0x00406021

004099b4 <__frame_dummy_init_array_entry>:
  4099b4:	00400165                                e.@.

004099b8 <_fini>:
  4099b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4099ba:	bf00      	nop
  4099bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4099be:	bc08      	pop	{r3}
  4099c0:	469e      	mov	lr, r3
  4099c2:	4770      	bx	lr

004099c4 <__fini_array_start>:
  4099c4:	00400141 	.word	0x00400141
