Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/aom/Work/fpga_project/AtlysProjectAom/cputest/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/aom/Work/fpga_project/AtlysProjectAom/cputest/pcores/" "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/Atlys_BSB_Support_v_3_2/Atlys_AXI_BSB_Support/lib/Digilent/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx45csg324-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" Line 2310: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" Line 2369: Net <axi4_0_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" Line 2381: Net <axi4_0_S_AWLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" Line 2443: Net <axi4lite_0_S_ARLOCK[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" Line 2454: Net <axi4lite_0_S_AWLOCK[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_intc>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <debug_module>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_0>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <Push_Buttons_5Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <MCB_DDR2>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <Ethernet_Lite>.
    Set property "BOX_TYPE = user_black_box" for instance <DIP_Switches_8Bits>.
    Set property "buffer_type = IBUF" for signal <Ethernet_Lite_TX_CLK>.
    Set property "buffer_type = IBUF" for signal <Ethernet_Lite_RX_CLK>.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2635: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2661: Output port <Processor_ack_out> of the instance <microblaze_0_intc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl1_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl2_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl3_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl1_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl1_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl1_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl1_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl2_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl2_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl2_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl2_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl3_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl3_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl3_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Sl3_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <Interrupt> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2721: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl1_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl2_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl3_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl1_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl1_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl1_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl1_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl2_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl2_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl2_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl2_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl3_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl3_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl3_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Sl3_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <Interrupt> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 2869: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3006: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_SSize> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_rdDBus> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_rdWdAddr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_MBusy> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_MWrErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_MRdErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_MIRQ> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Reg_En_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Interrupt> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_addrAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_wait> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_rearbitrate> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_wrDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_wrComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_wrBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_rdDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_rdComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Sl_rdBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Clk_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_TDI_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Capture_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Shift_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Update_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Dbg_Rst_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_tdi> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_reset> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_shift> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_update> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_capture> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_sel1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_drck1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <bscan_ext_tdo> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Ext_JTAG_DRCK> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Ext_JTAG_RESET> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Ext_JTAG_SEL> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Ext_JTAG_CAPTURE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Ext_JTAG_SHIFT> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Ext_JTAG_UPDATE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3610: Output port <Ext_JTAG_TDI> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3959: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3988: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3988: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 3988: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4018: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <M_AXI_AWREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <M_AXI_AWUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <M_AXI_WID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <M_AXI_WUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <M_AXI_ARREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <M_AXI_ARUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_BID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_RID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <IRQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_BID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4226: Output port <DEBUG_RID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4434: Output port <Interrupt> of the instance <RS232_Uart_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4460: Output port <GPIO_IO_O> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4460: Output port <GPIO_IO_T> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4460: Output port <GPIO2_IO_O> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4460: Output port <GPIO2_IO_T> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4460: Output port <IP2INTC_Irpt> of the instance <Push_Buttons_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_bid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_bresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_rid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_rdata> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_rresp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <pll_lock_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <sysclk_2x_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <sysclk_2x_180_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <pll_ce_0_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <pll_ce_90_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <mcbx_dram_ddr3_rst> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <uo_done_cal> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s1_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s2_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s3_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s4_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_awready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_wready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_bvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_arready> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_rlast> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4490: Output port <s5_axi_rvalid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4760: Output port <GPIO_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4760: Output port <GPIO2_IO_O> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4760: Output port <GPIO2_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4760: Output port <IP2INTC_Irpt> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4790: Output port <IP2INTC_Irpt> of the instance <Ethernet_Lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4842: Output port <GPIO_IO_O> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4842: Output port <GPIO_IO_T> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4842: Output port <GPIO2_IO_O> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4842: Output port <GPIO2_IO_T> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/hdl/system.vhd" line 4842: Output port <IP2INTC_Irpt> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_push_buttons_5bits_wrapper.ngc>.
Reading core <../implementation/system_ethernet_lite_wrapper.ngc>.
Reading core <../implementation/system_dip_switches_8bits_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/system_mcb_ddr2_wrapper.ngc>.
Reading core <../implementation/system_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/system_axi4_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_intc_wrapper.ngc>.
Reading core <../implementation/system_debug_module_wrapper.ngc>.
Reading core <../implementation/system_axi_timer_0_wrapper.ngc>.
Reading core <../implementation/system_leds_8bits_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_bram_block_wrapper.ngc>.
Loading core <system_push_buttons_5bits_wrapper> for timing and area information for instance <Push_Buttons_5Bits>.
Loading core <system_ethernet_lite_wrapper> for timing and area information for instance <Ethernet_Lite>.
Loading core <system_dip_switches_8bits_wrapper> for timing and area information for instance <DIP_Switches_8Bits>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <system_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <system_mcb_ddr2_wrapper> for timing and area information for instance <MCB_DDR2>.
Loading core <system_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <system_axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <system_microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <system_microblaze_0_intc_wrapper> for timing and area information for instance <microblaze_0_intc>.
Loading core <system_debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <system_axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <system_leds_8bits_wrapper> for timing and area information for instance <LEDs_8Bits>.
Loading core <system_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <Push_Buttons_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <Push_Buttons_5Bits> is equivalent to the following FF/Latch : <Push_Buttons_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_Uart_1> is equivalent to the following FF/Latch : <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Push_Buttons_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <Push_Buttons_5Bits> is equivalent to the following FF/Latch : <Push_Buttons_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_Uart_1> is equivalent to the following FF/Latch : <RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6273
#      GND                         : 24
#      INV                         : 120
#      LUT1                        : 90
#      LUT2                        : 514
#      LUT3                        : 918
#      LUT4                        : 706
#      LUT5                        : 871
#      LUT6                        : 1781
#      LUT6_2                      : 80
#      MULT_AND                    : 37
#      MUXCY                       : 260
#      MUXCY_L                     : 268
#      MUXF7                       : 204
#      MUXF8                       : 47
#      VCC                         : 15
#      XORCY                       : 338
# FlipFlops/Latches                : 4687
#      FD                          : 442
#      FDC                         : 138
#      FDC_1                       : 5
#      FDCE                        : 76
#      FDE                         : 1030
#      FDE_1                       : 8
#      FDP                         : 24
#      FDPE                        : 6
#      FDR                         : 1326
#      FDRE                        : 1444
#      FDRE_1                      : 1
#      FDS                         : 42
#      FDSE                        : 145
# RAMS                             : 49
#      RAM16X1D                    : 2
#      RAM16X1S                    : 4
#      RAM32M                      : 23
#      RAMB16BWER                  : 20
# Shift Registers                  : 238
#      SRL16                       : 1
#      SRL16E                      : 34
#      SRLC16E                     : 200
#      SRLC32E                     : 3
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 87
#      IBUF                        : 26
#      IOBUF                       : 19
#      IOBUFDS                     : 2
#      OBUF                        : 16
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 80
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4676  out of  54576     8%  
 Number of Slice LUTs:                 5418  out of  27288    19%  
    Number used as Logic:              5080  out of  27288    18%  
    Number used as Memory:              338  out of   6408     5%  
       Number used as RAM:              100
       Number used as SRL:              238

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7718
   Number with an unused Flip Flop:    3042  out of   7718    39%  
   Number with an unused LUT:          2300  out of   7718    29%  
   Number of fully used LUT-FF pairs:  2376  out of   7718    30%  
   Number of unique control sets:       325

IO Utilization: 
 Number of IOs:                          90
 Number of bonded IOBs:                  90  out of    218    41%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of    116    17%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                             | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
GCLK                               | PLL_ADV:CLKOUT2                                                                                                   | 4640  |
Ethernet_Lite_RX_CLK               | IBUF                                                                                                              | 40    |
Ethernet_Lite_TX_CLK               | IBUF                                                                                                              | 45    |
debug_module/debug_module/drck_i   | BUFG                                                                                                              | 209   |
debug_module/Ext_JTAG_UPDATE       | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.848ns (Maximum Frequency: 84.400MHz)
   Minimum input arrival time before clock: 8.502ns
   Maximum output required time after clock: 11.582ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GCLK'
  Clock period: 11.848ns (frequency: 84.400MHz)
  Total number of paths / destination ports: 653429 / 11856
-------------------------------------------------------------------------
Delay:               11.848ns (Levels of Logic = 21)
  Source:            axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode (FF)
  Source Clock:      GCLK rising
  Destination Clock: GCLK rising

  Data Path: axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.525   1.355  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT3:I0->O           97   0.235   2.462  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O            1   0.254   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1_1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1)
     LUT6:I0->O            3   0.254   0.874  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_811_o26 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_811_o2)
     LUT6:I4->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      235   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO      283   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<3>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<4>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<5>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<6>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<7>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<8>)
     MUXCY_L:CI->LO      391   0.023   2.446  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT3:I2->O            4   0.254   0.803  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable291 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable29)
     FDRE:R                    0.459          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I
    ----------------------------------------
    Total                     11.848ns (2.772ns logic, 9.077ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ethernet_Lite_TX_CLK'
  Clock period: 3.666ns (frequency: 272.777MHz)
  Total number of paths / destination ports: 153 / 85
-------------------------------------------------------------------------
Delay:               1.833ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      Ethernet_Lite_TX_CLK falling
  Destination Clock: Ethernet_Lite_TX_CLK rising

  Data Path: Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   0.984  Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.250   0.000  Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11 (Ethernet_Lite/phy_tx_data_i<3>)
     FDRE:D                    0.074          Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      1.833ns (0.849ns logic, 0.984ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ethernet_Lite_RX_CLK'
  Clock period: 3.200ns (frequency: 312.500MHz)
  Total number of paths / destination ports: 124 / 78
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:       Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM (RAM)
  Source Clock:      Ethernet_Lite_RX_CLK rising
  Destination Clock: Ethernet_Lite_RX_CLK falling

  Data Path: Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  Ethernet_Lite/IOFFS_GEN2.RER_FF (Ethernet_Lite/phy_rx_er_reg)
     begin scope: 'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:DIN<0>'
     RAM32M:DIA0               0.394          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
    ----------------------------------------
    Total                      1.600ns (0.919ns logic, 0.681ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 8.185ns (frequency: 122.175MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 11)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      debug_module/debug_module/drck_i falling
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   1.112  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.254   1.317  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      4.093ns (1.664ns logic, 2.429ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/Ext_JTAG_UPDATE'
  Clock period: 11.574ns (frequency: 86.401MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               5.787ns (Levels of Logic = 4)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: debug_module/Ext_JTAG_UPDATE rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.250   1.156  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'debug_module:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.254   0.804  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_528_o_PWR_143_o_MUX_5527_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_528_o_PWR_143_o_MUX_5527_o11)
     LUT4:I3->O           10   0.254   1.007  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.302          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      5.787ns (1.585ns logic, 4.202ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GCLK'
  Total number of paths / destination ports: 510 / 479
-------------------------------------------------------------------------
Offset:              5.135ns (Levels of Logic = 3)
  Source:            MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination Clock: GCLK rising

  Data Path: MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.494  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            4   0.254   0.804  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o<2>1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o)
     LUT6:I5->O            2   0.254   0.834  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4)
     LUT6:I4->O            8   0.250   0.943  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv)
     FDRE:CE                   0.302          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      5.135ns (1.060ns logic, 4.075ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ethernet_Lite_RX_CLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 2)
  Source:            Ethernet_Lite_RX_ER (PAD)
  Destination:       Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: Ethernet_Lite_RX_CLK rising

  Data Path: Ethernet_Lite_RX_ER to Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  Ethernet_Lite_RX_ER_IBUF (Ethernet_Lite_RX_ER_IBUF)
     begin scope: 'Ethernet_Lite:PHY_rx_er'
     FDRE:D                    0.074          Ethernet_Lite/IOFFS_GEN2.RER_FF
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 11)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.296  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.254   1.317  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.752ns (1.139ns logic, 2.613ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              8.502ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   1.052  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (debug_module/sel)
     LUT5:I3->O            1   0.250   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.254   0.681  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.459          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      8.502ns (1.979ns logic, 6.523ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GCLK'
  Total number of paths / destination ports: 845 / 160
-------------------------------------------------------------------------
Offset:              10.157ns (Levels of Logic = 13)
  Source:            axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      GCLK rising

  Data Path: axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.525   1.355  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT3:I0->O           97   0.235   2.462  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O            1   0.254   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1_1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1)
     LUT6:I0->O            3   0.254   0.874  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_811_o26 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_write_mem_data_updated_AND_811_o2)
     LUT6:I4->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      235   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO      283   0.023   2.434  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                     10.157ns (1.896ns logic, 8.262ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ethernet_Lite_TX_CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 2)
  Source:            Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:       Ethernet_Lite_TXD<3> (PAD)
  Source Clock:      Ethernet_Lite_TX_CLK rising

  Data Path: Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I to Ethernet_Lite_TXD<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'Ethernet_Lite:PHY_tx_data<3>'
     OBUF:I->O                 2.912          Ethernet_Lite_TXD_3_OBUF (Ethernet_Lite_TXD<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 8)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.250   0.910  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'debug_module:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.962ns (2.022ns logic, 5.940ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 199 / 1
-------------------------------------------------------------------------
Offset:              11.582ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.525   1.917  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I1->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                     11.582ns (2.534ns logic, 9.048ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 734 / 685
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 2)
  Source:            MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15:DOUT (PAD)
  Destination:       mcbx_dram_dq<15> (PAD)

  Data Path: MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15:DOUT to mcbx_dram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODRP2_MCB:DOUT        1   0.000   0.681  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_dq<15>)
     IOBUF:I->IO               2.912          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq_iobuft[15].gen_iob_dq_inst (mcbx_dram_dq<15>)
     end scope: 'MCB_DDR2:mcbx_dram_dq<15>'
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
Ethernet_Lite_RX_CLK|         |         |    3.049|         |
GCLK                |    5.246|         |    4.341|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
Ethernet_Lite_TX_CLK|         |    1.833|    3.392|         |
GCLK                |    5.246|         |    3.573|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GCLK
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Ethernet_Lite_RX_CLK            |         |    2.245|         |         |
Ethernet_Lite_TX_CLK            |         |    3.826|         |         |
GCLK                            |   11.848|         |         |         |
debug_module/Ext_JTAG_UPDATE    |    4.371|    3.446|         |         |
debug_module/debug_module/drck_i|    5.387|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/Ext_JTAG_UPDATE
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
GCLK                            |    2.723|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    5.787|    9.385|         |
debug_module/debug_module/drck_i|    1.439|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/debug_module/drck_i
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
GCLK                            |    6.133|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    5.808|    3.344|         |
debug_module/debug_module/drck_i|    2.860|    4.093|    3.740|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 28.89 secs
 
--> 


Total memory usage is 183008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :  999 (   0 filtered)

