<?xml version="1.0"?>
<configuration platform="PCH_1xx">
<!-- XML configuration file for 100 series PCH
* Intel(R) 100 Series Chipset Family Platform Controller Hub (PCH)
-->
<!--
# *********************************************************
#
#                   PRE-RELEASE NOTICE
#
#    This software specifically enables pre-production
#    hardware provided by Intel Corporation.  The terms
#    describing your rights and responsibilities to use
#    such hardware are covered by a separate evaluation
#    agreement.  Of specific note in that agreement is
#    the requirement that you do not release or publish
#    information on the hardware without the specific
#    written authorization of Intel Corporation.
#
#    Intel Corporation requests that you do not release,
#    publish, or distribute this software until you are
#    specifically authorized.  These terms are deleted
#    upon publication of this software.
#
# *********************************************************

CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2018-2020, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- Power Management Controller -->
    <register name="ETR3" type="pcicfg" bus="0" dev="0x1f" fun="2" offset="0xAC" size="4" desc="Extended Test Mode Register">
      <field name="CF9LOCK" bit="31"  size="1"  desc="CF9h Lockdown"/>
    </register>

    <register name="GEN_PMCON_2" type="pcicfg" bus="0" dev="0x1f" fun="2" offset="0xA4" size="4" desc="General PM Configuration B">
      <field name="ACPI_BASE_LOCK" bit="17" size="1" desc="Lock down ACPI Base Address (ABASE)"/>
    </register>

    <register name="PM_CFG" type="mmio" bar="PWRMBASE" offset="0x18" size="4" desc="Power Management Configuration Reg 1">
      <field name="BIT27" bit="27" size="1" desc="BIT 27"/>
      <field name="BIT22" bit="22" size="1" desc="BIT 22"/>
    </register>

    <!-- PCH SPIBAR registers -->
    <register name="HSFS" type="mmio" bar="SPIBAR" offset="0x04" size="4" desc="Hardware Sequencing Flash Status Register">
      <field name="FDONE"     bit="0"  size="1" desc="Flash Cycle Done"/>
      <field name="FCERR"     bit="1"  size="1" desc="Flash Cycle Error"/>
      <field name="AEL"       bit="2"  size="1" desc="Access Error Log"/>
      <field name="SAF_ERROR" bit="3"  size="1" desc="SAF Error"/>
      <field name="SAF_DLE"   bit="4"  size="1" desc="SAF Data Length Error"/>
      <field name="SCIP"      bit="5"  size="1" desc="SPI cycle in progress"/>
      <field name="WRSDIS"    bit="11" size="1" desc="Write status disable"/>
      <field name="PR34LKD"   bit="12" size="1" desc="PRR3 PRR4 Lock-Down"/>
      <field name="FDOPSS"    bit="13" size="1" desc="Flash Descriptor Override Pin-Strap Status"/>
      <field name="FDV"       bit="14" size="1" desc="Flash Descriptor Valid"/>
      <field name="FLOCKDN"   bit="15" size="1" desc="Flash Configuration Lock-Down"/>
      <field name="FGO"       bit="16" size="1" desc="Flash cycle go"/>
      <field name="FCYCLE"    bit="17" size="4" desc="Flash Cycle Type"/>
      <field name="WET"       bit="21" size="1" desc="Write Enable Type"/>
      <field name="FDBC"      bit="24" size="6" desc="Flash Data Byte Count"/>
      <field name="FSMIE"     bit="31" size="1" desc="Flash SPI SMI Enable"/>
    </register>

    <!-- DCI registers -->
    <register name="ECTRL" type="mm_msgbus" port="0xB8" offset="0x0004" size="4" desc="DCI Control Register">
      <field name="LOCK" bit="0" size="1"/>
      <field name="ENABLE" bit="4" size="1"/>
      <field name="AVAILABLE" bit="8" size="1"/>
    </register>

    <!-- MISC registers -->
    <register name="DMIC" type="mm_msgbus" port="0x88" offset="0x2234" size="4" desc="DMI Control Register">
      <field name ="LOCK" bit="31" size="1" desc="When this bit is set, all the secured registers will be locked and will be Read-Only." />
    </register>

    <register name="MPC" type="pcicfg" bus="0" dev="0x28" fun="0" offset="0xd8" size="4" desc="Miscellaneous Port Configuration">
      <field name ="LOCK" bit="23" size="1" desc="When this bit is set, all the secured registers will be locked and will be Read-Only." />
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!--      Undefined Registers     -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <register name="GC" undef="Not defined for platform" />

  </registers>

  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
      <control name="SpiWriteStatusDis"      register="HSFS"  field="WRSDIS"  desc="Write Status Disable"/>
      <control name="ACPIBaseLock" register="GEN_PMCON_2" field="ACPI_BASE_LOCK" desc="Lock Down ACPI Base Address" />
  </controls>
</configuration>

