

================================================================
== Vitis HLS Report for 'decision_function_20'
================================================================
* Date:           Tue Mar 11 16:16:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_2_val_read, i18 260864" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_566 = icmp_slt  i18 %x_14_val_read, i18 260804" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_566' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_567 = icmp_slt  i18 %x_14_val_read, i18 260821" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_567' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_568 = icmp_slt  i18 %x_2_val_read, i18 260852" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_568' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_569 = icmp_slt  i18 %x_9_val_read, i18 262113" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_569' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_570 = icmp_slt  i18 %x_3_val_read, i18 261276" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_570' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_571 = icmp_slt  i18 %x_3_val_read, i18 261275" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_571' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_572 = icmp_slt  i18 %x_14_val_read, i18 260793" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_572' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_573 = icmp_slt  i18 %x_7_val_read, i18 261821" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_573' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_574 = icmp_slt  i18 %x_1_val_read, i18 260439" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_574' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_575 = icmp_slt  i18 %x_14_val_read, i18 260792" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_575' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_576 = icmp_slt  i18 %x_5_val_read, i18 261510" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_576' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_577 = icmp_slt  i18 %x_15_val_read, i18 260897" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_577' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_578 = icmp_slt  i18 %x_14_val_read, i18 260846" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_578' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_579 = icmp_slt  i18 %x_5_val_read, i18 261504" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_579' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_580 = icmp_slt  i18 %x_3_val_read, i18 261274" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_580' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_581 = icmp_slt  i18 %x_6_val_read, i18 260108" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_581' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_582 = icmp_slt  i18 %x_6_val_read, i18 261936" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_582' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_583 = icmp_slt  i18 %x_13_val_read, i18 1655" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_583' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_584 = icmp_slt  i18 %x_14_val_read, i18 260838" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_584' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_585 = icmp_slt  i18 %x_11_val_read, i18 119" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_585' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_586 = icmp_slt  i18 %x_12_val_read, i18 1412" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_586' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_587 = icmp_slt  i18 %x_15_val_read, i18 261795" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_587' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_588 = icmp_slt  i18 %x_0_val_read, i18 399" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_588' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_589 = icmp_slt  i18 %x_14_val_read, i18 260856" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_589' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_590 = icmp_slt  i18 %x_0_val_read, i18 2205" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_590' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_591 = icmp_slt  i18 %x_2_val_read, i18 260938" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_591' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_566, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_544 = and i1 %icmp_ln86_568, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_544' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_115)   --->   "%xor_ln104_276 = xor i1 %icmp_ln86_568, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_276' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_115 = and i1 %and_ln102, i1 %xor_ln104_276" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_115' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_547 = and i1 %icmp_ln86_572, i1 %and_ln102_544" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_547' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_280 = xor i1 %icmp_ln86_572, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_280' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_548 = and i1 %icmp_ln86_573, i1 %and_ln104_115" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_548' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_569 = and i1 %icmp_ln86_580, i1 %xor_ln104_280" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_569' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_555 = and i1 %and_ln102_569, i1 %and_ln102_544" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_555' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_547, i1 %and_ln102_555" [firmware/BDT.h:117]   --->   Operation 58 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 59 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_274 = xor i1 %icmp_ln86_566, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_274' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_274" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_543 = and i1 %icmp_ln86_567, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_543' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_114)   --->   "%xor_ln104_275 = xor i1 %icmp_ln86_567, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_114 = and i1 %xor_ln104_275, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_114' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_116)   --->   "%xor_ln104_277 = xor i1 %icmp_ln86_569, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_277' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_116 = and i1 %and_ln104, i1 %xor_ln104_277" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_116' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_546 = and i1 %icmp_ln86_571, i1 %and_ln104_114" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_546' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_118)   --->   "%xor_ln104_279 = xor i1 %icmp_ln86_571, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_118 = and i1 %and_ln104_114, i1 %xor_ln104_279" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_118' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_551)   --->   "%xor_ln104_281 = xor i1 %icmp_ln86_573, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_281' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln104_119 = and i1 %icmp_ln86_569, i1 %and_ln104" [firmware/BDT.h:104]   --->   Operation 71 'and' 'and_ln104_119' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_549 = and i1 %icmp_ln86_574, i1 %and_ln104_116" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_549' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_547)   --->   "%and_ln102_554 = and i1 %icmp_ln86_579, i1 %and_ln102_547" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_554' <Predicate = (and_ln102_547 & and_ln102_544 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_549)   --->   "%and_ln102_556 = and i1 %icmp_ln86_581, i1 %and_ln102_548" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_556' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_551)   --->   "%and_ln102_570 = and i1 %icmp_ln86_582, i1 %xor_ln104_281" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_570' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_551)   --->   "%and_ln102_557 = and i1 %and_ln102_570, i1 %and_ln104_115" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_557' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_547)   --->   "%xor_ln117 = xor i1 %and_ln102_554, i1 1" [firmware/BDT.h:117]   --->   Operation 77 'xor' 'xor_ln117' <Predicate = (and_ln102_547 & and_ln102_544 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_547)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117' <Predicate = (and_ln102_547 & and_ln102_544 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_547)   --->   "%select_ln117 = select i1 %and_ln102_547, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117' <Predicate = (and_ln102_544 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_547)   --->   "%select_ln117_546 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_546' <Predicate = (and_ln102_544 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_547)   --->   "%zext_ln117_61 = zext i2 %select_ln117_546" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117_61' <Predicate = (and_ln102_544 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_549)   --->   "%or_ln117_524 = or i1 %and_ln102_544, i1 %and_ln102_556" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_524' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_547 = select i1 %and_ln102_544, i3 %zext_ln117_61, i3 4" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_547' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_525 = or i1 %and_ln102_544, i1 %and_ln102_548" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_525' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_549)   --->   "%select_ln117_548 = select i1 %or_ln117_524, i3 %select_ln117_547, i3 5" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_548' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_551)   --->   "%or_ln117_526 = or i1 %or_ln117_525, i1 %and_ln102_557" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_526' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_549 = select i1 %or_ln117_525, i3 %select_ln117_548, i3 6" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_549' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_551)   --->   "%select_ln117_550 = select i1 %or_ln117_526, i3 %select_ln117_549, i3 7" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_550' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_551)   --->   "%zext_ln117_62 = zext i3 %select_ln117_550" [firmware/BDT.h:117]   --->   Operation 89 'zext' 'zext_ln117_62' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_551 = select i1 %and_ln102, i4 %zext_ln117_62, i4 10" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_551' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_528 = or i1 %and_ln102, i1 %and_ln104_119" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_528' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln102_545 = and i1 %icmp_ln86_570, i1 %and_ln102_543" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_545' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_117)   --->   "%xor_ln104_278 = xor i1 %icmp_ln86_570, i1 1" [firmware/BDT.h:104]   --->   Operation 93 'xor' 'xor_ln104_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_117 = and i1 %and_ln102_543, i1 %xor_ln104_278" [firmware/BDT.h:104]   --->   Operation 94 'and' 'and_ln104_117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_557)   --->   "%xor_ln104_282 = xor i1 %icmp_ln86_574, i1 1" [firmware/BDT.h:104]   --->   Operation 95 'xor' 'xor_ln104_282' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%and_ln102_550 = and i1 %icmp_ln86_575, i1 %and_ln102_545" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_550' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_553)   --->   "%and_ln102_558 = and i1 %icmp_ln86_583, i1 %and_ln104_119" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_558' <Predicate = (icmp_ln86 & or_ln117_528)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_555)   --->   "%and_ln102_559 = and i1 %icmp_ln86_584, i1 %and_ln102_549" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_559' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_557)   --->   "%and_ln102_571 = and i1 %icmp_ln86_585, i1 %xor_ln104_282" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_571' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_557)   --->   "%and_ln102_560 = and i1 %and_ln102_571, i1 %and_ln104_116" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_560' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_553)   --->   "%or_ln117_527 = or i1 %and_ln102, i1 %and_ln102_558" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_527' <Predicate = (icmp_ln86 & or_ln117_528)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_553)   --->   "%select_ln117_552 = select i1 %or_ln117_527, i4 %select_ln117_551, i4 11" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_552' <Predicate = (icmp_ln86 & or_ln117_528)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_555)   --->   "%or_ln117_529 = or i1 %or_ln117_528, i1 %and_ln102_559" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_529' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_553 = select i1 %or_ln117_528, i4 %select_ln117_552, i4 12" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_553' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln117_530 = or i1 %or_ln117_528, i1 %and_ln102_549" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_530' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_555)   --->   "%select_ln117_554 = select i1 %or_ln117_529, i4 %select_ln117_553, i4 13" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_554' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_557)   --->   "%or_ln117_531 = or i1 %or_ln117_530, i1 %and_ln102_560" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_531' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_555 = select i1 %or_ln117_530, i4 %select_ln117_554, i4 14" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_555' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_557)   --->   "%select_ln117_556 = select i1 %or_ln117_531, i4 %select_ln117_555, i4 15" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_556' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_557)   --->   "%zext_ln117_63 = zext i4 %select_ln117_556" [firmware/BDT.h:117]   --->   Operation 110 'zext' 'zext_ln117_63' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_557 = select i1 %icmp_ln86, i5 %zext_ln117_63, i5 16" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_557' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_533 = or i1 %icmp_ln86, i1 %and_ln102_550" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_533' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_561)   --->   "%xor_ln104_283 = xor i1 %icmp_ln86_575, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln102_551 = and i1 %icmp_ln86_576, i1 %and_ln104_117" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_551' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln102_552 = and i1 %icmp_ln86_577, i1 %and_ln102_546" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_552' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_559)   --->   "%and_ln102_561 = and i1 %icmp_ln86_580, i1 %and_ln102_550" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_561' <Predicate = (or_ln117_533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_561)   --->   "%and_ln102_572 = and i1 %icmp_ln86_586, i1 %xor_ln104_283" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_561)   --->   "%and_ln102_562 = and i1 %and_ln102_572, i1 %and_ln102_545" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_563)   --->   "%and_ln102_563 = and i1 %icmp_ln86_587, i1 %and_ln102_551" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_559)   --->   "%or_ln117_532 = or i1 %icmp_ln86, i1 %and_ln102_561" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_532' <Predicate = (or_ln117_533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_559)   --->   "%select_ln117_558 = select i1 %or_ln117_532, i5 %select_ln117_557, i5 17" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_558' <Predicate = (or_ln117_533)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_561)   --->   "%or_ln117_534 = or i1 %or_ln117_533, i1 %and_ln102_562" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_559 = select i1 %or_ln117_533, i5 %select_ln117_558, i5 18" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_559' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%or_ln117_535 = or i1 %icmp_ln86, i1 %and_ln102_545" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_535' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_561)   --->   "%select_ln117_560 = select i1 %or_ln117_534, i5 %select_ln117_559, i5 19" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_563)   --->   "%or_ln117_536 = or i1 %or_ln117_535, i1 %and_ln102_563" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_561 = select i1 %or_ln117_535, i5 %select_ln117_560, i5 20" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_561' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_537 = or i1 %or_ln117_535, i1 %and_ln102_551" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_537' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_563)   --->   "%select_ln117_562 = select i1 %or_ln117_536, i5 %select_ln117_561, i5 21" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_563 = select i1 %or_ln117_537, i5 %select_ln117_562, i5 22" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_563' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_539 = or i1 %icmp_ln86, i1 %and_ln102_543" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_539' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_565)   --->   "%xor_ln104_284 = xor i1 %icmp_ln86_576, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_284' <Predicate = (or_ln117_539)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_569)   --->   "%xor_ln104_285 = xor i1 %icmp_ln86_577, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_565)   --->   "%and_ln102_573 = and i1 %icmp_ln86_588, i1 %xor_ln104_284" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_573' <Predicate = (or_ln117_539)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_565)   --->   "%and_ln102_564 = and i1 %and_ln102_573, i1 %and_ln104_117" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_564' <Predicate = (or_ln117_539)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_567)   --->   "%and_ln102_565 = and i1 %icmp_ln86_589, i1 %and_ln102_552" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_569)   --->   "%and_ln102_574 = and i1 %icmp_ln86_590, i1 %xor_ln104_285" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_569)   --->   "%and_ln102_566 = and i1 %and_ln102_574, i1 %and_ln102_546" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_565)   --->   "%or_ln117_538 = or i1 %or_ln117_537, i1 %and_ln102_564" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_538' <Predicate = (or_ln117_539)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_565)   --->   "%select_ln117_564 = select i1 %or_ln117_538, i5 %select_ln117_563, i5 23" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_564' <Predicate = (or_ln117_539)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_567)   --->   "%or_ln117_540 = or i1 %or_ln117_539, i1 %and_ln102_565" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_565 = select i1 %or_ln117_539, i5 %select_ln117_564, i5 24" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_565' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_541 = or i1 %or_ln117_539, i1 %and_ln102_552" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_541' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_567)   --->   "%select_ln117_566 = select i1 %or_ln117_540, i5 %select_ln117_565, i5 25" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_569)   --->   "%or_ln117_542 = or i1 %or_ln117_541, i1 %and_ln102_566" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_567 = select i1 %or_ln117_541, i5 %select_ln117_566, i5 26" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_567' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.97ns)   --->   "%or_ln117_543 = or i1 %or_ln117_539, i1 %and_ln102_546" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_543' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_569)   --->   "%select_ln117_568 = select i1 %or_ln117_542, i5 %select_ln117_567, i5 27" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_569 = select i1 %or_ln117_543, i5 %select_ln117_568, i5 28" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_569' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 150 [1/1] (0.97ns)   --->   "%and_ln102_553 = and i1 %icmp_ln86_578, i1 %and_ln104_118" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_553' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_571)   --->   "%and_ln102_567 = and i1 %icmp_ln86_591, i1 %and_ln102_553" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_571)   --->   "%or_ln117_544 = or i1 %or_ln117_543, i1 %and_ln102_567" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln117_545 = or i1 %or_ln117_543, i1 %and_ln102_553" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_545' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_571)   --->   "%select_ln117_570 = select i1 %or_ln117_544, i5 %select_ln117_569, i5 29" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_570' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_571 = select i1 %or_ln117_545, i5 %select_ln117_570, i5 30" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_571' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 156 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_286 = xor i1 %icmp_ln86_578, i1 1" [firmware/BDT.h:104]   --->   Operation 157 'xor' 'xor_ln104_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_575 = and i1 %icmp_ln86_570, i1 %xor_ln104_286" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_568 = and i1 %and_ln102_575, i1 %and_ln104_118" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_546 = or i1 %or_ln117_545, i1 %and_ln102_568" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_572 = select i1 %or_ln117_546, i5 %select_ln117_571, i5 31" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 79, i5 1, i13 8020, i5 2, i13 484, i5 3, i13 8155, i5 4, i13 421, i5 5, i13 7892, i5 6, i13 157, i5 7, i13 8046, i5 8, i13 1453, i5 9, i13 7967, i5 10, i13 78, i5 11, i13 1396, i5 12, i13 723, i5 13, i13 85, i5 14, i13 986, i5 15, i13 173, i5 16, i13 185, i5 17, i13 2654, i5 18, i13 8107, i5 19, i13 7825, i5 20, i13 1375, i5 21, i13 277, i5 22, i13 8016, i5 23, i13 7448, i5 24, i13 8159, i5 25, i13 7842, i5 26, i13 120, i5 27, i13 557, i5 28, i13 8092, i5 29, i13 233, i5 30, i13 118, i5 31, i13 8188, i13 0, i5 %select_ln117_572" [firmware/BDT.h:118]   --->   Operation 162 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 163 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_14_val_read', firmware/BDT.h:86) on port 'x_14_val' (firmware/BDT.h:86) [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_566', firmware/BDT.h:86) [29]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [56]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_544', firmware/BDT.h:102) [62]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_547', firmware/BDT.h:102) [73]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [112]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_554', firmware/BDT.h:102) [88]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_546', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_547', firmware/BDT.h:117) [117]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_548', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_549', firmware/BDT.h:117) [121]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_550', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_551', firmware/BDT.h:117) [125]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_558', firmware/BDT.h:102) [94]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_527', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_552', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_553', firmware/BDT.h:117) [129]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_554', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_555', firmware/BDT.h:117) [133]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_556', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_557', firmware/BDT.h:117) [137]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_561', firmware/BDT.h:102) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_532', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_558', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_559', firmware/BDT.h:117) [141]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_560', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_561', firmware/BDT.h:117) [145]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_562', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_563', firmware/BDT.h:117) [149]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_284', firmware/BDT.h:104) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_573', firmware/BDT.h:102) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_564', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_538', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_564', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_565', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_566', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_567', firmware/BDT.h:117) [157]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_568', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_569', firmware/BDT.h:117) [161]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_553', firmware/BDT.h:102) [86]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_545', firmware/BDT.h:117) [162]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_571', firmware/BDT.h:117) [165]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_286', firmware/BDT.h:104) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_575', firmware/BDT.h:102) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_568', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_546', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_572', firmware/BDT.h:117) [166]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [167]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
