;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 130, 20
	SLT -4, <-20
	DJN -4, @-20
	SLT -4, <-20
	ADD @-27, 100
	ADD @-27, 100
	ADD @-27, 100
	SUB @-124, 106
	SUB -207, <120
	SUB @124, 101
	SPL 0, <753
	SPL 0, <753
	SUB -207, <120
	SUB -207, <120
	SUB @121, 106
	SUB @121, 106
	SLT 100, 100
	SUB @0, @2
	SUB -207, <120
	ADD <300, 90
	ADD <300, 90
	MOV #114, -7
	MOV #114, -7
	SPL 0
	CMP #0, 0
	SUB 0, 10
	SUB 0, 10
	SUB -207, <120
	JMP <124, 106
	JMZ <124, 101
	SPL 0
	ADD -207, <120
	DJN -4, @-20
	SUB @124, 106
	JMN -4, @-20
	SLT 20, @12
	JMP -4, @-20
	JMP -4, @-20
	JMP -4, @-20
	SUB @-27, 100
	ADD 210, 60
	MOV -4, <-20
	MOV -4, <-20
	CMP @121, 106
	JMN -4, @-20
	CMP -207, <-120
	CMP @121, 106
	ADD 240, 60
	DJN -1, @-20
	JMZ 130, 20
	SLT -4, <-20
	SLT 100, 100
