Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       2
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       4
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .reset at time 852600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task at time 883314.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1125814.0 ps INFO: Load Mode 2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1125814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1775814.0 ps INFO: Load Mode 3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1775814.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1775814.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3075814.0 ps INFO: Load Mode 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3075814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3075814.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3725814.0 ps INFO: ZQ        long = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3725814.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 4962600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .chk_err: at time 5015814.0 ps ERROR:  tZQinit violation during Activate 
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5015814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5675814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5685814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5695814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5705814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5715814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5725814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5735814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5745814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5755814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 5757600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5765814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5775814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5785814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 6440814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 6440814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 7090814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 7740814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 8390814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 9040814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 9690814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 10340814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 10990814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 11640814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 12290814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 12940814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 12950814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 12960814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 12970814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 12993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13625814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13645814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13655814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14310814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14320814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14330814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14340814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14995814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15005814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15015814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15025814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 15082600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15680814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15680814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16330814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16980814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 17095814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17329736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17329736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17332236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17332236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17334736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17334736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17337236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17337236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17339736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17339736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17439736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17439736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17442236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17442236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17444736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17444736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17447236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17447236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17449736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17449736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17549736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17549736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17552236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17552236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17554736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17554736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17557236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17557236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17559736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17559736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17659775.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17659775.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17662275.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17662275.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17664775.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17664775.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17667275.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17667275.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17669775.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17669775.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17769882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17769882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17772382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17772382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17774882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17774882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17777382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17777382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17779892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17779892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17879989.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17879989.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17882489.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17882489.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17884989.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17884989.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17887489.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17887489.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17889989.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17889989.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17990087.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17990087.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17992587.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17992587.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17995097.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17995097.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17997597.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 17997597.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18000107.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18000107.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18100498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18100498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18102998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18102998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18105498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18105498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18107998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18107998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18110498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 18110498.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 18147600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 18185814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18210814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18860814.0 ps INFO: Load Mode 2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18860814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18860814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18860814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18860814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18860814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20150814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20800814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21450814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 22100814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 22105814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 22110814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 22120814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 22775814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 22780814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 22798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 23425814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 23425814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 24075814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 24725814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 25422600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 26015814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 26015814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 26665814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 27315814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 27965814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 28615814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 29265814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 29915814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 30565814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 31215814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 31865814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 32515814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 32520814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 32525814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 32535814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 32558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 33195814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 33945814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 33945814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 34595814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 35245814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 35895814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 36545814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 37195814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 37845814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 38495814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 39145814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 39795814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 40487600.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 40487600.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 40487600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 41725814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 41725814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 42375814.0 ps INFO: Load Mode 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 42375814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 42375814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 42375814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 42375814.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 42375814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 42375814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 43025814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 43675814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 44325814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 44325814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 44975814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 45625814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 46275814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 46280814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 46285814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 46295814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 46950814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 46955814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 46973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 47195814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 47218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 47845814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 47845814.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 48495814.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 49145814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 49922600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 50435814.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 50435814.0 ps INFO: Precharge bank   0
Calibration Done
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51133314.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51293314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51345814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51355814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51373314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51393314.0 ps INFO: ZQ        long = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51553314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51570814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 51575814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 51595814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51605814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51623314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51798314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51815814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 51833314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 51838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52008314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52025814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52043314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52248314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52265814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 52270814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52275814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 52300814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52313314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52333314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52350814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52360814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52378314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52553314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52570814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52588314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52798314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52815814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 52820814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52825814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000092 data = 3cf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000093 data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000094 data = 7929
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000095 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000096 data = f297
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000097 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000098 data = e5eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000099 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009a data = cb13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009b data = 3cf3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009c data = 9626
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009d data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52845814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009e data = 2c4c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a0 data = 585d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a2 data = b07f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a3 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a4 data = 603b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a5 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52865814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a6 data = c0b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a7 data = 3cf2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a8 data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a9 data = 79e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000aa data = 02cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ab data = f3cb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ac data = 055d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ad data = e796
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52885814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ae data = 0a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000af data = cf2c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b0 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e58
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b2 data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b3 data = 3cb0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b4 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b5 data = 7960
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52905814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b6 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b7 data = f2c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b8 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b9 data = e581
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ba data = 8a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bb data = cb02
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bc data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bd data = 9605
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52925814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000be data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bf data = 2c0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c0 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c1 data = 5814
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c2 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c3 data = b028
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c4 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c5 data = 6051
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52945814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c6 data = 8aba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c7 data = c0a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c8 data = 15b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c9 data = 8145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ca data = 2ba7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cb data = 028a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cc data = 574e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cd data = 0514
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52965814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ce data = ae9c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cf data = 0a28
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d0 data = 5d38
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d1 data = 1451
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d2 data = ba70
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d3 data = 28a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d4 data = 74e0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d5 data = 5145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 52985814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d6 data = e9c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d7 data = a28a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 52999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d8 data = d345
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d9 data = 4515
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000da data = a68a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000db data = 8a2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dc data = 4dd1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dd data = 1457
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000de data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000df data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 53010814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53023314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53063314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53080814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 53085814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53090814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = 3cf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = 7929
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = f297
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = e5eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53110814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = cb13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = 3cf3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = 9626
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = 2c4c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = 585d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53130814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = b07f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = 603b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = c0b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = 3cf2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = 79e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53150814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = 02cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = f3cb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = 055d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = e796
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = 0a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = cf2c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e58
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53170814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = 3cb0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = 7960
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = f2c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = e581
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53190814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = 8a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = cb02
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = 9605
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = 2c0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = 5814
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53210814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = b028
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = 6051
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = 8aba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = c0a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = 15b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = 8145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53230814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = 2ba7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = 028a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = 574e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = 0514
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = ae9c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = 0a28
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = 5d38
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = 1451
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53250814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = ba70
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = 28a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = 74e0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = 5145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = e9c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = a28a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = d345
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = 4515
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53270814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = a68a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = 8a2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = 4dd1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = 1457
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = 9ba2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = 28ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = 3744
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = 515d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53290814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = 6e88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = a2ba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = ddd5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = 4574
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = bbaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = 8ae9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = 7791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = 15d3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53310814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = ef22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = 2ba6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = de44
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = 574d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = bc88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = ae9b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = 79d5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = 5d37
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53330814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = f3aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = ba6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53350814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = 7b4b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = 4dde
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = f696
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = 9bbc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = ede9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = 3779
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53370814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = dbd2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = 6ef3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = b7a4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = dde7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = 6f8d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = bbcf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = dfdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = 779e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53390814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = bfbe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = ef3d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = 7fb9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = de7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffb7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = bcf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffab
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = 79ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53410814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = ff56
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = f3db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = fe69
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = e7b7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = fc17
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = cf6f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = f8eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = 9edf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53430814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = f113
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = 3dbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = e226
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7b7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53445814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = c44c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = f6ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = 885d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = edff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = 107f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = dbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = 203b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = b7fe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 53470814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53483314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53503314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53520814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53530814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53534564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53535814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53537064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000092 data = 3cf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53538314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000093 data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53539564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000094 data = 7929
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53540814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000095 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53540814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53542064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000096 data = f297
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53543314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000097 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53544564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000098 data = e5eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53545814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000099 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53547064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009a data = cb13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53548314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009b data = 3cf3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53549564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009c data = 9626
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53550814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009d data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53550814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53552064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009e data = 2c4c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53553314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53554564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a0 data = 585d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53555814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53557064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a2 data = b07f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53558314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a3 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53559564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a4 data = 603b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53560814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a5 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53560814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53562064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a6 data = c0b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53563314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a7 data = 3cf2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53564564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a8 data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53565814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a9 data = 79e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53567064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000aa data = 02cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53568314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ab data = f3cb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53569564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ac data = 055d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53570814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ad data = e796
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53570814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53572064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ae data = 0a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53573314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000af data = cf2c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53574564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b0 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53575814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e58
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53577064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b2 data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53578314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b3 data = 3cb0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53579564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b4 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53580814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b5 data = 7960
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53580814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53582064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b6 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53583314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b7 data = f2c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53584564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b8 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53585814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b9 data = e581
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53587064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ba data = 8a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53588314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bb data = cb02
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53589564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bc data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53590814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bd data = 9605
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53590814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53592064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000be data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53593314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bf data = 2c0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53594564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c0 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53595814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c1 data = 5814
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53597064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c2 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53598314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c3 data = b028
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53599564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c4 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53600814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c5 data = 6051
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53600814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53602064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c6 data = 8aba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53603314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c7 data = c0a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53604564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c8 data = 15b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53605814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c9 data = 8145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53607064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ca data = 2ba7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53608314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cb data = 028a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53609564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cc data = 574e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53610814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cd data = 0514
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53610814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53612064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ce data = ae9c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53613314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cf data = 0a28
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53614564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d0 data = 5d38
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53615814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d1 data = 1451
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53617064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d2 data = ba70
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53618314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d3 data = 28a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53619564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d4 data = 74e0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53620814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d5 data = 5145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53622064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d6 data = e9c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53623314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d7 data = a28a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53624564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d8 data = d345
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53625814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d9 data = 4515
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53627064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000da data = a68a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53628314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000db data = 8a2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53628314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53629564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dc data = 4dd1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53630814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dd data = 1457
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53632064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000de data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53633314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000df data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53893314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53910814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53920814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53924564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53925814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53927064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53928314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53929564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53930814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53930814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53932064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = 3cf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53933314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53934564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = 7929
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53935814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53937064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = f297
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53938314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53939564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = e5eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53940814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53940814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53942064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = cb13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53943314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = 3cf3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53944564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = 9626
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53945814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53947064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = 2c4c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53948314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53949564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = 585d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53950814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53950814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53952064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = b07f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53953314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53954564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = 603b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53955814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53957064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = c0b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53958314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = 3cf2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53959564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53960814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = 79e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53960814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53962064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = 02cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53963314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = f3cb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53964564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = 055d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53965814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = e796
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53967064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = 0a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53968314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = cf2c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53969564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53970814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e58
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53970814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53972064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53973314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = 3cb0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53974564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53975814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = 7960
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53977064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53978314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = f2c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53979564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53980814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = e581
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53980814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53982064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = 8a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53983314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = cb02
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53984564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53985814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = 9605
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53987064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53988314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = 2c0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53989564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53990814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = 5814
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 53990814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53992064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53993314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = b028
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53994564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53995814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = 6051
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53997064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = 8aba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53998314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = c0a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 53999564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = 15b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54000814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = 8145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54000814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54002064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = 2ba7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54003314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = 028a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54004564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = 574e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54005814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = 0514
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54007064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = ae9c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54008314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = 0a28
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54009564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = 5d38
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54010814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = 1451
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54010814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54012064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = ba70
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54013314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = 28a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54014564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = 74e0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54015814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = 5145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54017064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = e9c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54018314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = a28a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54019564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = d345
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54020814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = 4515
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54020814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54022064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = a68a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54023314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = 8a2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54024564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = 4dd1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54025814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = 1457
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54027064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = 9ba2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54028314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = 28ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54029564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = 3744
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54030814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = 515d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54030814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54032064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = 6e88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54033314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = a2ba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54034564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = ddd5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54035814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = 4574
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54037064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = bbaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54038314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = 8ae9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54039564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = 7791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54040814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = 15d3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54040814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54042064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = ef22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54043314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = 2ba6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54044564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = de44
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54045814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = 574d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54047064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = bc88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54048314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = ae9b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54049564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = 79d5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54050814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = 5d37
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54050814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54052064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = f3aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54053314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = ba6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54054564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54055814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54057064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54058314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54059564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54060814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54060814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54062064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54063314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54064564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = 7b4b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54065814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = 4dde
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54067064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = f696
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54068314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = 9bbc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54069564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = ede9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54070814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = 3779
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54070814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54072064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = dbd2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54073314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = 6ef3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54074564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = b7a4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54075814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = dde7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54077064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = 6f8d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54078314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = bbcf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54079564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = dfdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54080814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = 779e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54080814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54082064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = bfbe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54083314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = ef3d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54084564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = 7fb9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54085814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = de7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54087064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffb7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54088314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = bcf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54089564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffab
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54090814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = 79ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54090814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54092064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = ff56
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54093314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = f3db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54094564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = fe69
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54095814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = e7b7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54097064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = fc17
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54098314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = cf6f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54099564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = f8eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54100814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = 9edf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54100814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54102064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = f113
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54103314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = 3dbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54104564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = e226
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54105814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7b7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54107064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = c44c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54108314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = f6ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54109564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = 885d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54110814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = edff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54112064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = 107f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54113314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = dbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54114564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = 203b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54115814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = b7fe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54117064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54118314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54118314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54503314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54520814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 54525814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54530814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = 3cf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = 7929
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = f297
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = e5eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54550814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = cb13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = 3cf3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = 9626
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = 2c4c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = 585d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54570814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = b07f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = 603b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = c0b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = 3cf2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = 79e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54590814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = 02cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = f3cb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = 055d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = e796
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = 0a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = cf2c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e58
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54610814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = 3cb0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = 7960
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = f2c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = e581
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54630814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = 8a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = cb02
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = 9605
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = 2c0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = 5814
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54650814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = b028
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = 6051
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = 8aba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = c0a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = 15b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = 8145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54670814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = 2ba7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = 028a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = 574e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = 0514
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = ae9c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = 0a28
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = 5d38
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = 1451
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54690814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = ba70
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = 28a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = 74e0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = 5145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = e9c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = a28a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = d345
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = 4515
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54710814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = a68a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = 8a2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = 4dd1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = 1457
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = 9ba2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = 28ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = 3744
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = 515d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54730814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = 6e88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = a2ba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = ddd5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = 4574
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = bbaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = 8ae9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = 7791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = 15d3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54750814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = ef22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = 2ba6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = de44
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = 574d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = bc88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = ae9b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = 79d5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = 5d37
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54770814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = f3aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = ba6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = e791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = 74dd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = cf22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = e9bb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = 9e81
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = d377
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54790814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = 3dc7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = a6ef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = 7b4b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = 4dde
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = f696
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = 9bbc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ede9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = 3779
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54810814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = dbd2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = 6ef3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = b7a4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = dde7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = 6f8d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = bbcf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = dfdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = 779e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54830814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = bfbe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = ef3d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = 7fb9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = de7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = ffb7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = bcf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = ffab
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = 79ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54850814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = ff56
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = f3db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = fe69
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = e7b7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = fc17
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = cf6f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = f8eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = 9edf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54870814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = f113
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3dbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = e226
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7b7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = c44c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = f6ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = 885d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = edff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54890814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = 107f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = dbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = 203b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = b7fe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = 40b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = 6ffc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = dff8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54910814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = 0209
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = bff1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = 04d7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = 7fe2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = 09ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = ffc4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = 1399
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = ff88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54930814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = 27f7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = ff10
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = 4f2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = fe20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = 9e93
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = fc40
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = 3de3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = f881
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54950814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = 7b03
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = f102
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = f6c3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = e204
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ed43
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = c409
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = da43
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = 8813
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54970814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = b443
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = 1027
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = 6886
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = 204f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = d10c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = 409e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = a218
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = 813d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 54990814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = 44f5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 54993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = 027b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = 89ea
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = 04f6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = 13d4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = 09ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = 27a8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = 13da
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55010814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = 4f50
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = 27b4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = 9ea0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = 4f68
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = 3d40
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = 9ed1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = 7a45
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = 3da2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55030814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = f48a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = 7b44
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = e914
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = f689
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = d2ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ed13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = a51f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = da27
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55050814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = 4afb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = b44f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = 9533
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = 689e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = 2a66
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = d13d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = 5409
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = a27a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55070814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = a8d7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = 44f4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = 51ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = 89e9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = a399
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = 13d2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = 4732
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = 27a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55090814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = 8e64
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = 4f4a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = 1cc8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = 9e95
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = 3955
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = 3d2a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = 72aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = 7a54
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55110814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = e554
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = f4a8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ca6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = e951
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = 941f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = d2a3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = 28fb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = a547
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55130814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = 5133
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = 4a8e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = a266
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = 951c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = 4409
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = 2a39
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = 8812
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = 5472
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55150814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = 1024
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = a8e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = 208d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = 51ca
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = 411a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = a394
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = 82f1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = 4728
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55170814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = 05e2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = 8e51
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = 0b01
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = 1ca2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = 1602
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = 3944
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = 2c04
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = 7288
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55190814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = 5808
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = e510
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = b0d5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ca20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = 616f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = 9441
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = c21b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = 2882
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55210814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = 8436
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = 5105
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = 086c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = a20b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = 101d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = 4416
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = 203a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = 882c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55230814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = 40b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = 1058
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = 8162
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = 20b0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = 02c4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = 4161
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = 0588
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = 82c2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55250814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = 0bd5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = 0584
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = 17aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = 0b08
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55265814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000378 data = 7aa0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000379 data = b081
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037a data = f585
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037b data = 6102
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037c data = eb0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037d data = c205
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 55290814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55303314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55343314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55360814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 55365814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55370814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = 9e7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = 3cf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = 7929
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = f297
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = e5eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = cb13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = 3cf3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = 9626
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55390814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = 2c4c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = 585d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = b07f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = 603b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55410814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = c0b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = 3cf2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = 79e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = 02cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = f3cb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = 055d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = e796
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55430814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = 0a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = cf2c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = 9e58
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = 3cb0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = 7960
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55450814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = f2c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = e581
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = 8a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = cb02
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = 9605
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55470814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = 2c0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = 5814
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = b028
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = 6051
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55490814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = 8aba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = c0a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = 15b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = 8145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = 2ba7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = 028a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = 574e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = 0514
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55510814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = ae9c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = 0a28
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = 5d38
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = 1451
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = ba70
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = 28a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = 74e0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = 5145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55530814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = e9c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = a28a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = d345
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = 4515
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = a68a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = 8a2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = 4dd1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = 1457
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55550814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000148 data = 3744
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000149 data = 515d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014a data = 6e88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014b data = a2ba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014c data = ddd5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014d data = 4574
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55570814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014e data = bbaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014f data = 8ae9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000150 data = 7791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000151 data = 15d3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55585814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000152 data = ef22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000153 data = 2ba6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000154 data = de44
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000155 data = 574d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000156 data = bc88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000157 data = ae9b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000158 data = 79d5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000159 data = 5d37
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 55610814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55623314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55643314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55660814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55670814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55674564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55675814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55677064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55678314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55679564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55680814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55680814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55682064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = 3cf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55683314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55684564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = 7929
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55685814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55687064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = f297
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55688314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55689564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = e5eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55690814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55690814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55692064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = cb13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55693314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = 3cf3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55694564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = 9626
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55695814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = 79e7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55697064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = 2c4c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55698314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = f3cf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = 585d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55700814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = b07f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = cf3c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = 603b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = 9e79
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = c0b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = 3cf2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55709564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55710814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = 79e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55710814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55712064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = 02cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55713314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = f3cb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55714564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = 055d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55715814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = e796
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55717064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = 0a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55718314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = cf2c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e58
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55720814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = 3cb0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = 7960
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = f2c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55729564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55730814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = e581
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55730814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55732064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = 8a7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55733314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = cb02
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55734564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = 143b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55735814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = 9605
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55737064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = 28b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55738314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = 2c0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = 5166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = 5814
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55740814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = a2cc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = b028
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = 455d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = 6051
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = 8aba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = c0a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55749564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = 15b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55750814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = 8145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55750814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55752064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = 2ba7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55753314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = 028a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55754564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = 574e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55755814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = 0514
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55757064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ae9c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55758314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = 0a28
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = 5d38
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = 1451
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55760814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ba70
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = 28a2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55764564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = 74e0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55765814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = 5145
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55767064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = e9c0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55768314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = a28a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55769564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = d345
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55770814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = 4515
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55770814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55772064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = a68a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55773314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = 8a2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55774564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = 4dd1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55775814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = 1457
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55777064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = 9ba2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55778314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = 28ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55779564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = 3744
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55780814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = 515d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55780814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55782064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = 6e88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55783314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = a2ba
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55784564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ddd5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55785814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = 4574
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55787064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = bbaa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55788314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = 8ae9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55789564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = 7791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55790814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = 15d3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55790814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55792064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ef22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55793314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = 2ba6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55794564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = de44
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55795814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = 574d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55797064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = bc88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55798314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ae9b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55799564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = 79d5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55800814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = 5d37
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55800814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55802064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = f3aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55803314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ba6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55804564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = e791
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55805814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = 74dd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55807064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = cf22
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55808314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = e9bb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55809564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = 9e81
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55810814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = d377
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55810814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55812064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = 3dc7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55813314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = a6ef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55814564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = 7b4b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55815814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = 4dde
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55817064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = f696
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55818314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = 9bbc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55819564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ede9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55820814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = 3779
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55820814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55822064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = dbd2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55823314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = 6ef3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55824564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = b7a4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55825814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = dde7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55827064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = 6f8d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55828314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = bbcf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55829564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = dfdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55830814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = 779e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55830814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55832064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = bfbe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55833314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ef3d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55834564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = 7fb9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55835814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = de7b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55837064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffb7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55838314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = bcf6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55839564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffab
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55840814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = 79ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55840814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55842064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ff56
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55843314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = f3db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55844564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = fe69
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55845814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = e7b7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55847064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = fc17
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55848314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = cf6f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55849564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = f8eb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55850814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = 9edf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55850814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55852064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = f113
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55853314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3dbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55854564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = e226
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55855814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7b7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55857064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = c44c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55858314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = f6ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55859564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = 885d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55860814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = edff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55860814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55862064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = 107f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55863314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = dbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55864564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = 203b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55865814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = b7fe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55867064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = 40b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55868314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = 6ffc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55869564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55870814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = dff8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55870814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55872064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = 0209
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55873314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = bff1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55874564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = 04d7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55875814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = 7fe2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55877064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = 09ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55878314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffc4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55879564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = 1399
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55880814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ff88
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55880814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55882064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = 27f7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55883314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ff10
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55884564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = 4f2b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55885814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = fe20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55887064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = 9e93
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55888314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = fc40
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55889564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = 3de3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55890814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = f881
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55890814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55892064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = 7b03
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55893314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = f102
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55894564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = f6c3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55895814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = e204
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55897064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ed43
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55898314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = c409
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55899564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = da43
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55900814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = 8813
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55900814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55902064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = b443
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55903314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = 1027
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55904564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = 6886
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55905814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = 204f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55907064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = d10c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55908314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = 409e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55909564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = a218
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55910814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = 813d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55910814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55912064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = 44f5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55913314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = 027b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55914564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = 89ea
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55915814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = 04f6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55917064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = 13d4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55918314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = 09ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55919564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = 27a8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55920814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = 13da
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55920814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55922064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = 4f50
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55923314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = 27b4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55924564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = 9ea0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55925814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = 4f68
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55927064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = 3d40
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55928314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = 9ed1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55929564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = 7a45
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55930814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = 3da2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55930814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55932064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = f48a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55933314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = 7b44
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55934564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = e914
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55935814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = f689
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55937064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = d2ed
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55938314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ed13
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55939564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = a51f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55940814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = da27
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55940814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55942064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = 4afb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55943314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = b44f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55944564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = 9533
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55945814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = 689e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55947064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = 2a66
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55948314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = d13d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55949564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = 5409
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55950814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = a27a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55950814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55952064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = a8d7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55953314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = 44f4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55954564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = 51ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55955814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = 89e9
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55957064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = a399
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55958314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = 13d2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55959564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = 4732
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55960814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = 27a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55960814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55962064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = 8e64
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55963314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = 4f4a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55964564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = 1cc8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55965814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = 9e95
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55967064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = 3955
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55968314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = 3d2a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55969564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = 72aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55970814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = 7a54
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55970814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55972064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = e554
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55973314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = f4a8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55974564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ca6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55975814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = e951
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55977064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = 941f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55978314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = d2a3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = 28fb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = a547
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55980814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = 5133
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = 4a8e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = a266
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = 951c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = 4409
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = 2a39
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = 8812
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = 5472
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 55990814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = 1024
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = a8e5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = 208d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = 51ca
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = 411a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = a394
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 55999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = 82f1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = 4728
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56000814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = 05e2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = 8e51
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = 0b01
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = 1ca2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = 1602
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = 3944
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = 2c04
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = 7288
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56010814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = 5808
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = e510
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = b0d5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ca20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = 616f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = 9441
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = c21b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = 2882
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56020814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = 8436
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = 5105
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = 086c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = a20b
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = 101d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = 4416
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = 203a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = 882c
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56030814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = 40b1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = 1058
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = 8162
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = 20b0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = 02c4
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = 4161
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = 0588
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = 82c2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56040814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = 0bd5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = 0584
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = 17aa
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = 0b08
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000378 data = 7aa0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000379 data = b081
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037a data = f585
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037b data = 6102
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56058314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037c data = eb0a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037d data = c205
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56638314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56655814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 56660814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56665814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56685814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56705814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56725814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56745814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56765814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56785814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56805814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56825814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56845814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56865814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56885814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56905814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56925814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56945814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56965814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 56985814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 56999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57005814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57020814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 57045814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57058314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57078314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57095814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57105814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57109564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57110814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57112064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57113314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57114564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57115814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57115814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57117064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57118314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57125814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57129564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57130814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57132064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57133314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57134564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57135814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57135814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57137064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57138314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57145814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57149564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57150814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57152064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57153314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57154564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57155814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57155814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57157064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57158314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57165814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57169564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57170814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57172064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57173314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57174564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57175814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57175814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57177064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57178314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57185814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57189564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57190814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57192064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57193314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57194564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57195814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57195814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57197064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57198314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57199564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57200814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57202064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57203314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57204564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57205814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57205814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57207064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57208314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57209564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57210814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57212064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57213314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57214564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57215814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57215814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57217064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57218314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57225814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57229564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57230814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57232064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57233314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57234564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57235814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57235814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57237064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57238314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57245814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57249564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57250814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57252064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57253314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57254564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57255814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57255814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57257064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57258314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57265814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57269564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57270814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57272064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57273314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57274564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57275814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57275814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57277064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57278314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57285814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57289564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57290814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57292064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57293314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57294564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57295814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57297064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57298314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57303314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57683314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57700814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 57705814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57710814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57730814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57750814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57770814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57790814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57810814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57830814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57850814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57870814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57890814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57910814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57930814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57950814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57970814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 57990814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 57993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58010814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58030814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58050814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58070814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58090814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58110814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58130814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58150814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58170814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58190814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58210814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58230814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58250814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58270814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58290814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58310814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58330814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58350814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58370814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58390814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58410814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58425814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 58450814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58463314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58483314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58500814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58510814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58514564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58515814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58517064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58518314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58519564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58520814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58520814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58522064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58523314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58524564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58525814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58527064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58528314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58529564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58530814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58530814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58532064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58533314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58534564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58535814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58537064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58538314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58539564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58540814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58540814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58542064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58543314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58544564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58545814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58547064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58548314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58549564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58550814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58550814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58552064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58553314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58554564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58555814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58557064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58558314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58559564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58560814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58560814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58562064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58563314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58564564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58565814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58567064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58568314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58569564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58570814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58570814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58572064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58573314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58574564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58575814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58577064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58578314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58579564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58580814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58580814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58582064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58583314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58584564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58585814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58587064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58588314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58589564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58590814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58590814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58592064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58593314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58594564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58595814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58597064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58598314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58599564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58600814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58600814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58602064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58603314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58604564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58605814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58607064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58608314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58609564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58610814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58610814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58612064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58613314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58614564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58615814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58617064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58618314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58619564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58620814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58620814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58622064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58623314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58624564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58625814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58627064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58628314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58629564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58630814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58630814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58632064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58633314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58634564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58635814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58637064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58638314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58639564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58640814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58640814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58642064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58643314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58644564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58645814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58647064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58648314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58649564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58650814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58650814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58652064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58653314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58654564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58655814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58657064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58658314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58659564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58660814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58660814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58662064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58663314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58664564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58665814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58667064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58668314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58669564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58670814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58670814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58672064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58673314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58674564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58675814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58677064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58678314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58679564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58680814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58680814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58682064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58683314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58684564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58685814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58687064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58688314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58689564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58690814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58690814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58692064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58693314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58694564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58695814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58697064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58698314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58700814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58709564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58710814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58710814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58712064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58713314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58714564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58715814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58717064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58718314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58720814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58729564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58730814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58730814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58732064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58733314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58734564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58735814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58737064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58738314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58740814.0 ps INFO: Read      bank 0 col 308, auto precharge 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58749564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58750814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 58750814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58752064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58753314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58754564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58755814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58757064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58758314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58773314.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58933314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58950814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58960814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58964564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58965814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58967064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58968314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58969564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58970814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58970814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58972064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58973314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58974564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58975814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58977064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58978314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58980814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 58990814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 58999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59000814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59010814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59020814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59030814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59040814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59050814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59060814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59070814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59088314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59448314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59465814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 59470814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59475814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59495814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59515814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59535814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59555814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59575814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59595814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59615814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59635814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59650814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 59675814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59688314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59708314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59725814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59735814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59739564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f0 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59740814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f1 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59742064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f2 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59743314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f3 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59744564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59745814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59745814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59747064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59748314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59749564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59750814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59752064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fa data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59753314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59754564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fc data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59755814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59755814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59757064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fe data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59758314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59759564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000100 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59760814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59762064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000102 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59763314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59764564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000104 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59765814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59765814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59767064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000106 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59768314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59769564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000108 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59770814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59772064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010a data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59773314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59774564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010c data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59775814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59775814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59777064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010e data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59778314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59779564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000110 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59780814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59782064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000112 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59783314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59784564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59785814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000115 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59785814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59787064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59788314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000117 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59789564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59790814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000119 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59792064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59793314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011b data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59794564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59795814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011d data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59795814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59797064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59798314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011f data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59799564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59800814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000121 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59802064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59803314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000123 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59804564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59805814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000125 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59805814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59807064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59808314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000127 data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59809564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59810814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000129 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59812064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59813314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012b data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59814564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59815814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012d data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59815814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59817064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59818314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012f data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59819564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59820814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000131 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59822064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59823314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000133 data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59824564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000134 data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59825814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59825814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59827064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000136 data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59828314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59829564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59830814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59832064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59833314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59834564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59835814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59837064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59838314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59839564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000140 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59840814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59842064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000142 data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59843314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 59843314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59844564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000144 data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59845814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59847064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 59848314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60138314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60155814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 60160814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60165814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60185814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60205814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60225814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60245814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60265814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60285814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60305814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60325814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60345814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60365814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60385814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60405814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60425814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60445814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60465814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60485814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = fffd
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = fffb
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60505814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000278 data = ffbf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000279 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027a data = ff7f
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027c data = feff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60525814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027e data = fdff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000280 data = fbff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000281 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60540814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000282 data = f7ff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000283 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000284 data = efff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000285 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000286 data = dfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000287 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000288 data = bfff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000289 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028a data = 7fff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028d data = fffe
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 60565814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60578314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60618314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60635814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 60640814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60645814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60665814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60685814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60705814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60725814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60745814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60765814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60785814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60805814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60825814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60845814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60865814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60885814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60905814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60925814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60945814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60965814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 60985814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 60999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61005814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61025814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61045814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61065814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61085814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61105814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61125814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61145814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61165814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61180814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 61205814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61218314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61253314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61270814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 61275814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61280814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61300814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61320814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61340814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61360814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61380814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61400814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61420814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61440814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61460814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61480814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61500814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61520814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61540814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61560814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61580814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61600814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61620814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 61645814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61658314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61678314.0 ps INFO: Activate  bank 0 row 0db7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61695814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 61700814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61705814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61725814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61745814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61765814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61785814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61805814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61825814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61845814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61865814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61885814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61905814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61925814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61945814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61965814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 61985814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 61999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62005814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62025814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62045814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62065814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62085814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62105814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62125814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62145814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62165814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62185814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62205814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62225814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62245814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62265814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62285814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62305814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62325814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62345814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62365814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62385814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62400814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 62425814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62438314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62473314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62490814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 62495814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62500814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b8 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b9 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ba data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bb data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002be data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62520814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62540814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62560814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62580814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62600814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62620814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62640814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62660814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62680814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62700814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62720814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62740814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62760814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62780814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62800814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62820814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62840814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62860814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62880814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62900814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62920814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62940814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62960814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 62980814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 62999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63000814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63020814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63040814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63060814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63080814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63100814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63120814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63140814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63160814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63180814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63200814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63220814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63240814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63260814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63280814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 63305814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63318314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63338314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63355814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 63360814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63365814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63385814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63405814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63425814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63440814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 63465814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63478314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63498314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63515814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63525814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63529564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b8 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63530814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b9 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63532064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ba data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63533314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bb data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63534564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63535814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63535814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63537064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002be data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63538314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63539564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63540814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63542064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63543314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63544564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63545814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63545814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63547064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63548314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63549564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63550814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63552064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63553314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63554564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63555814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63555814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63557064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63558314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63559564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63560814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63562064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63563314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63564564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63565814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63565814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63567064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63568314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63569564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63570814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63572064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002da data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63573314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63574564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63575814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63575814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63577064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63578314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002df data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63579564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63580814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63582064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63583314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63584564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63585814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63585814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63587064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63588314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63589564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63590814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63592064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63593314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63594564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63595814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63595814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63597064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63598314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63599564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63600814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63602064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63603314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63604564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63605814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63605814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63607064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63608314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63609564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63610814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63612064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63613314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63614564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63615814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63615814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63617064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63618314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63619564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63620814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63622064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63623314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63624564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63625814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63625814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63627064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63628314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63629564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63630814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63632064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63633314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63634564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63635814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63635814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63637064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63638314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63639564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63640814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63642064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63643314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63644564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000314 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63645814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63645814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63647064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000316 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63648314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63649564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000318 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63650814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63652064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63653314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63654564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63655814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63655814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63657064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63658314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63659564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63660814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63662064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63663314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63664564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63665814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63665814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63667064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63668314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63669564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63670814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63672064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63673314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63674564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63675814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63675814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63677064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63678314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63679564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63680814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63682064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63683314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63684564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63685814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000335 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63685814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63687064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63688314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000337 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63689564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63690814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000339 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63692064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63693314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63694564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63695814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63695814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63697064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63698314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63699564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63700814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63702064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63703314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63704564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63705814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63705814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63707064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63708314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63709564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63710814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63712064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63713314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63714564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63715814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63715814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63717064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63718314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63719564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63720814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63722064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63723314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63724564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000354 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63725814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63725814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63727064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000356 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63728314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63729564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63730814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63732064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63733314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63734564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63735814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63735814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63737064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63738314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63739564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63740814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63742064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63743314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63744564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63745814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63745814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63747064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63748314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63749564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63750814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63752064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63753314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63754564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63755814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63755814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63757064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63758314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63759564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63760814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63762064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63763314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63764564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63765814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000375 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63765814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63767064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63768314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000377 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63769564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63770814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000379 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63772064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63773314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63774564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63775814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63775814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63777064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63778314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63779564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63780814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63782064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63783314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63784564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63785814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63785814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63787064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63788314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63789564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63790814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63792064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63793314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63794564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63795814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63795814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63797064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63798314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63799564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63800814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63802064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63803314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63804564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000394 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63805814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63805814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63807064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000396 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63808314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63809564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000398 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63810814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63812064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63813314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63814564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63815814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63815814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63817064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63818314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63819564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63820814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63822064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63823314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63824564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63825814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63825814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63827064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63828314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63829564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63830814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63832064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63833314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63834564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63835814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63835814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63837064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63838314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003af data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63839564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63840814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63842064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63843314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63844564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63845814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63845814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63847064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63848314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63849564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63850814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63852064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63853314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63854564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63855814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63855814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63857064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003be data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63858314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63859564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63860814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63862064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63863314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63864564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63865814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63865814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63867064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63868314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63869564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63870814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63872064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63873314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63874564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63875814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63875814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63877064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63878314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63879564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63880814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63882064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63883314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63884564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63885814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63885814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63887064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63888314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63889564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63890814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63892064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003da data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63893314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63894564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63895814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63895814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63897064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63898314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003df data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63905814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63909564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63910814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63912064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63913314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63914564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63915814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63915814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63917064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63918314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 63925814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63929564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63930814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63932064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63933314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63934564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63935814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63937064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63938314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63948314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63975814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63985814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63989564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63990814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63992064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63993314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63994564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63995814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 63995814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63997064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63998314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 63999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000014 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64005814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000016 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64009564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000018 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64010814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64012064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64013314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64014564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64015814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64015814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64017064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64018314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64029564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64030814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64032064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64033314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64033314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64034564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64035814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64037064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64038314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64648314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64665814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 64670814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64675814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000118 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000119 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000120 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000121 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000122 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000124 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000125 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64695814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000126 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000128 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000129 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64715814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000130 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000131 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000132 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000133 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000134 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000135 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64735814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000136 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000137 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000138 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000139 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64755814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000140 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000141 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000142 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000143 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000144 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000145 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64775814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000146 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000147 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000148 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000149 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64795814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000150 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000151 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000152 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000153 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000154 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000155 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64815814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000156 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000157 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000158 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000159 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64835814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000160 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000161 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000162 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000163 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000164 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000165 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64855814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000166 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000167 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000168 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000169 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64875814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000170 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000171 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000172 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000173 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000174 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000175 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64895814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000176 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000177 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000178 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000179 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64915814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000180 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000181 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000182 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000183 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000184 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000185 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64935814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000186 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000187 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000188 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000189 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64955814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000190 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000191 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000192 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000193 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000194 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000195 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64975814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000196 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000197 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000198 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000199 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 64995814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 64998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65015814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001aa data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ac data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65035814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ae data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65055814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65075814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65095814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65115814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65135814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65155814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65175814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65195814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65210814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 65235814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65248314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65283314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65300814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 65305814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65310814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000238 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000239 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000240 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000241 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000242 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000244 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000245 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65330814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000246 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000248 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000249 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65350814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000250 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000251 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000252 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000254 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000255 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65370814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000256 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000258 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000259 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65390814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000260 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000261 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000263 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000264 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000265 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65410814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000267 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000268 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000269 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65430814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000270 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000271 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000273 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000274 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000275 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65450814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000277 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000278 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000279 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65470814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000280 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000281 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000282 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000284 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000285 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65490814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000286 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000288 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000289 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65510814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000290 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000291 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000292 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000294 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000295 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65530814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000296 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000298 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000299 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65550814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65570814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ab data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ad data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65590814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002af data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65610814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65630814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002be data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65650814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ca data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65670814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ce data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65690814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002da data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65710814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002df data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65730814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002eb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ed data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65750814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ef data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65770814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65790814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fe data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000300 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000301 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000302 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000304 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000305 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65810814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000306 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000308 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000309 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65830814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000310 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000311 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000312 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000314 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000315 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65850814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000316 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000318 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000319 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65870814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000320 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000321 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000323 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000324 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000325 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65890814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000327 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000328 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000329 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65910814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000330 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000331 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000333 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000334 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000335 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65930814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000337 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000338 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000339 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65950814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000340 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000341 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000342 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000344 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000345 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65970814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000346 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000348 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000349 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 65990814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 65993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000350 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000351 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000352 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000354 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000355 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66010814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000356 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000358 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000359 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66030814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000360 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000361 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000363 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000364 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000365 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66050814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000367 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66070814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66090814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66110814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66130814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66150814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66170814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66190814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66210814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66230814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66250814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66270814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66290814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66310814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66330814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 66355814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66368314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66388314.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66548314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66565814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 66570814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66575814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66595814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66610814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 66635814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66648314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66683314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66700814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 66705814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66710814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000018 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000019 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000020 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000021 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000022 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000024 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66730814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000026 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000028 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66750814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000030 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000032 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000034 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66770814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000036 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000038 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66790814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000040 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000041 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000043 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000044 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000045 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66810814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000047 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000048 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000049 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66830814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000050 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000051 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000053 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000054 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000055 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66850814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000057 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000058 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000059 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66870814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000060 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000061 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000062 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000064 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000065 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66890814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000066 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000068 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000069 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66910814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000070 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000071 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000072 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000074 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000075 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66930814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000076 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000078 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000079 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66950814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000080 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000081 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000083 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000084 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000085 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66970814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000087 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000088 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000089 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 66990814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 66993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000090 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000091 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000093 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000094 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000095 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67010814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000097 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000098 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000099 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67030814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67050814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000aa data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ac data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67070814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ae data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67090814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ba data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67110814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bf data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c1 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c3 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c5 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67130814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c7 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c9 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ca data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cb data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cd data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67150814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cf data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d5 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67170814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d7 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d9 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000db data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dc data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67190814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000de data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e0 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e2 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e4 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67210814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e6 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e8 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ea data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ec data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67230814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ee data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f0 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f2 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f4 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67250814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f6 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f8 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fa data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fd data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67270814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ff data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000101 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000103 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000104 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000105 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67290814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000107 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000108 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000109 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67310814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000110 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000111 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000113 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000114 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000115 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67330814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000117 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000118 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000119 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67350814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000120 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000121 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000122 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000124 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000125 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67370814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000126 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000128 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000129 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67390814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000130 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000131 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000132 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000133 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000134 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000135 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67410814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000136 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000137 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000138 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000139 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67430814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000140 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000141 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000142 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000143 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000144 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000145 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67450814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000146 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000147 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000148 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000149 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67470814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000150 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000151 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000152 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000153 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000154 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000155 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67490814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000156 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000157 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000158 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000159 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67510814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015e data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000160 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000161 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000162 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000163 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000164 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000165 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67530814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000166 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000167 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000168 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000169 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016c data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67550814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016e data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000170 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000171 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000172 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000173 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000174 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000175 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67570814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000176 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000177 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000178 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000179 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017a data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017d data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67590814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017f data = 0002
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000180 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000181 data = 0004
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000182 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000183 data = 0008
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000184 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000185 data = 0010
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67610814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000186 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000187 data = 0020
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000188 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000189 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018d data = 0100
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67630814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018f data = 0200
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000190 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000191 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67645814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000192 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000193 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000194 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000195 data = 1000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000196 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000197 data = 2000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000198 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000199 data = 4000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019b data = 8000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019c data = 0001
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 67670814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67683314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67728314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67745814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 67750814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67755814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67775814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67795814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67815814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67835814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67855814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67875814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67895814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67915814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67935814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67955814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67975814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 67995814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 67998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68015814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68035814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68055814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68075814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68095814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68115814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68135814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68155814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68175814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68195814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68215814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68235814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68255814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68275814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68295814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68315814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68335814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68355814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68375814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68395814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68415814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68435814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68455814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 68480814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68493314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68513314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68530814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68540814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68544564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68545814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68547064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68548314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68549564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68550814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68550814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68552064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68553314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68554564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68555814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68557064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68558314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68559564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68560814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68560814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68562064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68563314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68564564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68565814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68567064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68568314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68569564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68570814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68570814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68572064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68573314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68574564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68575814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68577064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68578314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68579564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68580814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68580814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68582064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68583314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68584564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68585814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68587064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68588314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68589564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68590814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68590814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68592064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68593314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68594564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68595814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68597064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68598314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68599564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68600814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68600814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68602064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68603314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68604564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68605814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68607064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68608314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68609564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68610814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68610814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68612064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68613314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68614564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68615814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68617064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68618314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68619564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68620814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68620814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68622064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68623314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68624564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68625814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68627064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68628314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68629564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68630814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68630814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68632064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68633314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68634564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68635814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68637064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68638314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68639564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68640814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68640814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68642064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68643314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68644564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68645814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68647064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68648314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68649564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68650814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68650814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68652064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68653314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68654564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68655814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68657064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68658314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68659564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68660814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68660814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68662064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68663314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68664564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68665814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68667064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68668314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68669564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68670814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68670814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68672064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68673314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68674564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68675814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68677064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68678314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68679564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68680814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68680814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68682064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68683314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68684564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68685814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68687064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68688314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68689564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68690814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68690814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68692064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68693314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68694564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68695814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68697064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68698314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68700814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68709564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68710814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68710814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68712064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68713314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68714564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68715814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68717064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68718314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68720814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68729564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68730814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68730814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68732064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68733314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68734564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68735814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68737064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68738314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68740814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68749564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68750814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68750814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68752064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68753314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68754564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68755814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68757064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68758314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68760814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68764564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68765814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68767064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68768314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68769564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68770814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68770814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68772064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68773314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68774564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68775814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68777064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68778314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68779564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68780814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68780814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68782064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68783314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68784564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68785814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68787064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68788314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68789564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68790814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68790814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68792064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68793314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68794564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68795814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68797064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68798314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68799564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68800814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68800814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68802064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68803314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68804564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68805814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68807064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68808314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68809564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68810814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68810814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68812064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68813314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68814564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68815814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68817064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68818314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68819564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68820814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68820814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68822064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68823314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68824564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68825814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68827064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68828314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68829564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68830814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68830814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68832064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68833314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68834564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68835814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68837064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68838314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68839564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68840814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68840814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68842064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68843314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68844564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68845814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68847064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68848314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68849564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68850814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68850814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68852064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68853314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68854564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68855814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68857064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68858314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68859564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68860814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68860814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68862064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68863314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68864564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68865814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68867064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68868314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68869564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68870814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68870814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68872064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68873314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68874564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68875814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68877064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68878314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68879564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68880814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68880814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68882064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68883314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68884564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68885814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68887064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68888314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68889564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68890814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68890814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68892064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68893314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68894564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68895814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68897064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68898314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68899564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68900814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68902064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68903314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68904564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68905814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68907064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68908314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 68908314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68909564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68910814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68912064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 68913314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69443314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69460814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69470814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69474564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69475814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69477064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69478314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69479564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69480814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69480814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69482064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69483314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69484564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69485814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69487064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69488314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69489564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69490814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69490814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69492064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69493314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69494564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69495814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69497064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69498314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69499564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69500814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69500814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69502064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69503314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69504564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69505814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69507064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69508314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69509564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69510814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69510814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69512064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69513314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69514564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69515814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69517064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69518314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69519564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69520814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69520814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69522064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69523314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69524564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69525814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69527064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69528314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69529564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69530814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69530814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69532064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69533314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69534564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69535814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69537064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69538314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69539564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69540814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69540814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69542064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69543314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69544564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69545814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69547064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69548314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69549564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69550814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69550814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69552064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69553314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69554564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69555814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69557064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69558314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69559564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69560814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69560814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69562064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69563314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69564564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69565814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69567064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69568314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69569564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69570814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69570814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69572064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69573314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69574564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69575814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69577064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69578314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69579564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69580814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69580814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69582064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69583314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69584564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69585814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69587064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69588314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69589564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69590814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69590814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69592064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69593314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69594564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69595814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69597064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69598314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69599564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69600814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69600814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69602064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69603314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69604564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69605814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69607064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69608314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69609564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69610814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69610814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69612064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69613314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69614564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69615814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69617064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69618314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69619564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69620814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69620814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69622064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69623314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69624564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69625814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69627064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69628314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69629564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69630814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69630814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69632064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69633314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69634564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69635814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69637064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69638314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69639564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69640814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69640814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69642064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69643314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69644564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69645814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69647064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69648314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69649564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69650814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69650814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69652064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69653314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69654564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69655814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69657064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69658314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69659564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69660814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69660814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69662064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69663314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69664564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69665814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69667064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69668314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69669564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69670814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69670814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69672064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69673314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69674564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69675814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69677064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69678314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69679564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69680814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69680814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69682064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69683314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69684564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69685814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69687064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69688314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69689564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69690814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69690814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69692064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69693314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69694564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69695814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69697064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69698314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69700814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69709564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69710814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69710814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69712064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69713314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69714564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69715814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69717064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69718314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69720814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69729564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69730814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69730814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69732064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69733314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69734564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69735814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69737064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69738314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69740814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69749564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69750814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69750814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69752064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69753314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69754564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69755814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69757064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69758314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69760814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69764564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69765814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69767064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69768314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69769564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69770814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69770814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69772064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69773314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69774564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69775814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69777064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69778314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69779564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69780814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69780814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69782064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69783314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69784564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69785814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69787064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69788314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69789564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69790814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69790814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69792064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69793314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69794564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69795814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69797064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69798314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69799564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69800814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69800814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69802064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69803314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69804564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69805814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69807064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69808314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69809564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69810814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69810814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69812064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69813314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69814564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69815814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69817064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69818314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69819564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69820814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69820814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69822064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69823314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69824564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69825814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69827064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69828314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69829564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69830814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69832064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69833314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69834564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69835814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69837064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69838314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 69838314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69839564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69840814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69842064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 69843314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70403314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70420814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 70425814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70430814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70450814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70470814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70490814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70510814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70530814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70550814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70570814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70585814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 70610814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70623314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70663314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70680814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 70685814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70690814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70710814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70730814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70750814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70770814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70790814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70810814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70830814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70850814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70870814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70890814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70910814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70930814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70950814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70970814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 70990814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 70993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71010814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71025814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 71050814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71063314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71083314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71100814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71110814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71114564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71115814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71117064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71118314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71120814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71129564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71130814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71130814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71132064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71133314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71134564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71135814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71137064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71138314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71140814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71149564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71150814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71150814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71152064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71153314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71154564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71155814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71157064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71158314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71160814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71169564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71170814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71170814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71172064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71173314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71174564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71175814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71177064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71178314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71180814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71189564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71190814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71190814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71192064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71193314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71194564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71195814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71197064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71198314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71199564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71200814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71200814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71202064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71203314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71204564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71205814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71207064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71208314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71209564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71210814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71210814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71212064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71213314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71214564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71215814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71217064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71218314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71220814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71229564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71230814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71230814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71232064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71233314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71234564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71235814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71237064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71238314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71240814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71249564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71250814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71250814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71252064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71253314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71254564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71255814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71257064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71258314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71260814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71269564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71270814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71270814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71272064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71273314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71274564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71275814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71277064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71278314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71280814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71289564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71290814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71292064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71293314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71294564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71295814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71297064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71298314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71298314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71643314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71660814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71670814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71674564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71675814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71677064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71678314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71679564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71680814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71680814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71682064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71683314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71684564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71685814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71687064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71688314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71689564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71690814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71690814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71692064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71693314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71694564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71695814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71697064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71698314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71699564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71700814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71700814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71702064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71703314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71704564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71705814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71707064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71708314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71709564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71710814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71710814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71712064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71713314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71714564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71715814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71717064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71718314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71719564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71720814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71720814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71722064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71723314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71724564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71725814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71727064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71728314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71729564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71730814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71730814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71732064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71733314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71734564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71735814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71737064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71738314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71739564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71740814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71740814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71742064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71743314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71744564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71745814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71747064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71748314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71749564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71750814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71750814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71752064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71753314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71754564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71755814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71757064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71758314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71759564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71760814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71760814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71762064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71763314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71764564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71765814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71767064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71768314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71769564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71770814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71770814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71772064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71773314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71774564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71775814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71777064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71778314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71779564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71780814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71780814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71782064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71783314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71784564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71785814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71787064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71788314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71789564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71790814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71790814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71792064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71793314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71794564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71795814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71797064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71798314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71799564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71800814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71800814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71802064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71803314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71804564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71805814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71807064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71808314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71809564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71810814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71810814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71812064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71813314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71814564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71815814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71817064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71818314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71819564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71820814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71820814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71822064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71823314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71824564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71825814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71827064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71828314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71829564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71830814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71830814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71832064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71833314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71834564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71835814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71837064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71838314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71839564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71840814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71840814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71842064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71843314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71844564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71845814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71847064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71848314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71849564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71850814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71852064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71853314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71854564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71855814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71857064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71858314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 71858314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71859564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71860814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71862064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 71863314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72238314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72255814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 72260814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72265814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72285814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72305814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72325814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72345814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72365814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72385814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72405814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72425814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72445814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72465814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72485814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72505814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72525814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72545814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72565814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72585814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72605814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72625814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72645814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72665814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72685814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72705814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72725814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72745814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72765814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72785814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72805814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72825814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72845814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72865814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72885814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72905814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72925814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72945814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 72965814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 72988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 72990814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73003314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73023314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73040814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 73045814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73050814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73070814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73090814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73110814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73130814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73150814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73170814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73185814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000046 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000047 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 73210814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73223314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73258314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73275814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 73280814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73285814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0400
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0800
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73305814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73325814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73345814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73365814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73385814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73405814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73425814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73445814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73465814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73485814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73505814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73525814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73545814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73565814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73585814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73605814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73625814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73645814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73665814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73685814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73705814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73725814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73745814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73765814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73785814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73800814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 73825814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73838314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73858314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73875814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73885814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73889564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73890814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73892064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73893314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73894564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73895814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73895814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73897064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73898314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73905814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73909564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73910814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73912064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73913314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73914564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73915814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73915814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73917064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73918314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73925814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73929564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73930814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73932064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73933314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73934564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73935814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73935814.0 ps INFO: Read      bank 0 col 308, auto precharge 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73937064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73938314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 73945814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73949564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73950814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73952064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73953314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73954564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73955814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73957064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 73958314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 73968314.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74128314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74145814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74155814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74165814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74169564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000318 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74170814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74172064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74173314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74174564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74175814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74175814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74177064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74178314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74185814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74189564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74190814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74192064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74193314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74194564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74195814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74195814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74197064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74198314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74205814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74209564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74210814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74212064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74213314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74214564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74215814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74215814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74217064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74218314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74225814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74229564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74230814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74232064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74233314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74234564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74235814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74235814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74237064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74238314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74239564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74240814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74242064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74243314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74244564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74245814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74245814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74247064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74248314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74249564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74250814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74252064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74253314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74254564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74255814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74255814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74257064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74258314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74259564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74260814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74262064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74263314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74264564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74265814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74265814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74267064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74268314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74269564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74270814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74272064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74273314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74274564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74275814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74275814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74277064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74278314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74279564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74280814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74282064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74283314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74284564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74285814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74285814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74287064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74288314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74289564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74290814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74292064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74293314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74294564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74295814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74295814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74297064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74298314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74299564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74300814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74302064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74303314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74304564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74305814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74305814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74307064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74308314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74309564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74310814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74312064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74313314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74314564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74315814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74315814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74317064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74318314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74319564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74320814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74322064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74323314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74324564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74325814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74325814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74327064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74328314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74329564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74330814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74332064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74333314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74334564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74335814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74335814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74337064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74338314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74339564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74340814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74342064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74343314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74344564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74345814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74345814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74347064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74348314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74349564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74350814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74352064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74353314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74354564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74355814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74355814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74357064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74358314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74359564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74360814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74362064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74363314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74364564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74365814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74365814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74367064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74368314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74369564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74370814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74372064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74373314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74374564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74375814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74375814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74377064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74378314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74379564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74380814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74382064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74383314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74384564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74385814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74385814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74387064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74388314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74389564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74390814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74392064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74393314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74394564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74395814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74395814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74397064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74398314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74405814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74409564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74410814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74412064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74413314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74414564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74415814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74415814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74417064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74418314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74419564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74420814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74422064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74423314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74424564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74425814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74425814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74427064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74428314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74429564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74430814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74432064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74433314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74434564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74435814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74435814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74437064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74438314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74439564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74440814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74442064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74443314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74444564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74445814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 74445814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74447064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74448314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74449564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74450814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74452064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74453314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74454564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74455814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74457064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74458314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74468314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74485814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74495814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74499564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74500814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74502064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74503314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74504564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74505814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74505814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74507064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74508314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74509564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74510814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74512064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74513314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74514564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74515814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74515814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74517064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74518314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74519564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74520814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74522064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74523314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74524564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74525814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74525814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74527064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74528314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74529564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74530814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74532064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74533314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74534564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74535814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74535814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74537064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74538314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74539564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74540814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74542064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74543314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74544564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74545814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74545814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74547064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74548314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74549564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74550814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74552064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74553314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74554564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74555814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74555814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74557064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74558314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74559564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74560814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74562064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74563314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74564564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74565814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74565814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74567064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74568314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74569564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74570814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74572064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74573314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74574564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74575814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74577064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74578314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74579564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74580814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74582064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74583314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 74583314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74584564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74585814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74587064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000046 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 74588314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000047 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75128314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75145814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 75150814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75155814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75175814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75195814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75215814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75235814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75255814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75275814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75295814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75315814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75335814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 75360814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75373314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75393314.0 ps INFO: Activate  bank 0 row 0db7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75410814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 75415814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75420814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75440814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75460814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75480814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75500814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75520814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75540814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75560814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75580814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75600814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75620814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75640814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75660814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75680814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75700814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75720814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75740814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75760814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75780814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75800814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75820814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75840814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75860814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75880814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75900814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75920814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75940814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75960814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 75980814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 75999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76000814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76020814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76040814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76060814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76080814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76100814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76120814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76140814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000128 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000129 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76160814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000130 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000131 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000132 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000133 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000134 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000135 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76180814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000136 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000137 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000138 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000139 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76200814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000140 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000141 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000142 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000143 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000144 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000145 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76220814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000146 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000147 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000148 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000149 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76240814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000150 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000151 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76255814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000152 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000153 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000154 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000155 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000156 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000157 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000158 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000159 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 76280814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76293314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76333314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76350814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 76355814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76360814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76380814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76400814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76420814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76440814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76460814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76480814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76500814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76520814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76540814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76560814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76580814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76600814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76620814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76640814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76660814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76680814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76700814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76720814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76740814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76760814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76780814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76800814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76820814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76840814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 76865814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76878314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76898314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76915814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 76920814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76925814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76945814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76965814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 76985814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 76999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77005814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77025814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77045814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77065814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77085814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000046 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000047 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000048 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000049 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77105814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000050 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000051 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000052 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000053 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000054 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000055 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77125814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000056 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000057 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000058 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000059 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77145814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000060 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000061 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000062 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000063 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000064 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000065 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77165814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000066 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000067 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000068 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000069 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77185814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000070 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000071 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000072 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000073 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000074 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000075 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77205814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000076 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000077 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000078 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000079 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77225814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000080 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000081 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000082 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000083 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000084 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000085 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77245814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000086 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000087 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000088 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000089 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77260814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000090 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000091 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000092 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000093 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000094 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000095 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000096 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000097 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 77285814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77298314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77338314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77355814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 77360814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77365814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77385814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77405814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77425814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77445814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77465814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77485814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77505814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77525814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77545814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77565814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77585814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77605814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77625814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77645814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77665814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77685814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77705814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77725814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77745814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77765814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77785814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77805814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77820814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c2 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c3 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c4 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c5 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c6 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c7 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 77845814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77858314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77878314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77895814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77905814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77909564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77910814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77912064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77913314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77914564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77915814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77915814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77917064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77918314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77919564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77920814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77922064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77923314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77924564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77925814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77925814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77927064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77928314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77929564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77930814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77932064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77933314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77934564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77935814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77935814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77937064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77938314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77939564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77940814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77942064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77943314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77944564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77945814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77945814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77947064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77948314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77949564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77950814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77952064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77953314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77954564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77955814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77955814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77957064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77958314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77959564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77960814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77962064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77963314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77964564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77965814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77965814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77967064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77968314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77969564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77970814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77972064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77973314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77974564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77975814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77975814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77977064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77978314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77979564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77980814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77982064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77983314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77984564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77985814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77985814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77987064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77988314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77989564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77990814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77992064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77993314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77994564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77995814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 77995814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77997064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77998314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 77999564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78000814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78002064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78003314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78004564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78005814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78005814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78007064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78008314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78009564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78010814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78012064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78013314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78014564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78015814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78015814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78017064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78018314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78019564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78020814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78022064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78023314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78024564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78025814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78025814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78027064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78028314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78029564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78030814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78032064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78033314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78034564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78035814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78035814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78037064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78038314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78039564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78040814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78042064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78043314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78044564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78045814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78045814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78047064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78048314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78049564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78050814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78052064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78053314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78054564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78055814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78055814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78057064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78058314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78059564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78060814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78062064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78063314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78064564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78065814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78065814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78067064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78068314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78069564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78070814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78072064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78073314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78074564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78075814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78075814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78077064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78078314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78079564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78080814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78082064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78083314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78084564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78085814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78085814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78087064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78088314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78089564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78090814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78092064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78093314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78094564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78095814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78095814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78097064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78098314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78099564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78100814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78102064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78103314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78104564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78105814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78105814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78107064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78108314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78109564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78110814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78112064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78113314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78114564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78115814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78115814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78117064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78118314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78119564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78120814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78122064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78123314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78124564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78125814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78125814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78127064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78128314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002af data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78129564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78130814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78132064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78133314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78134564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78135814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78135814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78137064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78138314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78139564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b8 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78140814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b9 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78142064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ba data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78143314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bb data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78144564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bc data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78145814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bd data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78147064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002be data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78148314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bf data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78149564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c0 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78150814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c1 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78152064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c2 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78153314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c3 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78153314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78154564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c4 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78155814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c5 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78157064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c6 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78158314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c7 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78588314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78605814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 78610814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78615814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78635814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78655814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78675814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78695814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78715814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78735814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78755814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78775814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78795814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78815814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78835814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78855814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78875814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78895814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78915814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78935814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78955814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 78978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 78980814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 78993314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79013314.0 ps INFO: Activate  bank 0 row 0db7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79030814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 79035814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79040814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79060814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79080814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79100814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79120814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79140814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79160814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79180814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79200814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79220814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79240814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79260814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79280814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79300814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79320814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79340814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79360814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79380814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79400814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79420814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79440814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79460814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79480814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79500814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79520814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79540814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79560814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79580814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79600814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79620814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79640814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79660814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79680814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79700814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79720814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79735814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 79760814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79773314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79793314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79810814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79820814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79824564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79825814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79827064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79828314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79829564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79830814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79830814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79832064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79833314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79834564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79835814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79837064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79838314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79839564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79840814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79840814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79842064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79843314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79844564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79845814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79847064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79848314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79849564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79850814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79850814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79852064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79853314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79854564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79855814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79857064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79858314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79859564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79860814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79860814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79862064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79863314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79864564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79865814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79867064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79868314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79869564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79870814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79870814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79872064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79873314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79874564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79875814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79877064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79878314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79879564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79880814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79880814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79882064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79883314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79884564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79885814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79887064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79888314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79889564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79890814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79890814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79892064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79893314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79894564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79895814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79897064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79898314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79899564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79900814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79900814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79902064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79903314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79904564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79905814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79907064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79908314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79909564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79910814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79910814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79912064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79913314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79914564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79915814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79917064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79918314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79919564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79920814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79920814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79922064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79923314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79924564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79925814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79927064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79928314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79929564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79930814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79930814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79932064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79933314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79934564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79935814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79937064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79938314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79939564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79940814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79940814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79942064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79943314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79944564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79945814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79947064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79948314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79949564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79950814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79950814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79952064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79953314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79954564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79955814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79957064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79958314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79959564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79960814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79960814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79962064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79963314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79964564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79965814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79967064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79968314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79969564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79970814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79970814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79972064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79973314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79974564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79975814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79977064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79978314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79979564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79980814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79980814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79982064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79983314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79984564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79985814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79987064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79988314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79989564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79990814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 79990814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79992064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79993314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79994564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79995814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79997064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79998314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 79999564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80000814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 80000814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80002064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80003314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80004564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80005814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80007064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80008314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80009564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80010814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80012064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80013314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80023314.0 ps INFO: Activate  bank 0 row 0db7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80040814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80050814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80054564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80055814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80057064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80058314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80059564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80060814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80060814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80062064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80063314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80064564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000008 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80065814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000009 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80067064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80068314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80069564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80070814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80070814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80072064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80073314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80074564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000010 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80075814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000011 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80077064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000012 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80078314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000013 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80079564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000014 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80080814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000015 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80080814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80082064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000016 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80083314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000017 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80084564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000018 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80085814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000019 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80087064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80088314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80089564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80090814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80090814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80092064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80093314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80094564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000020 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80095814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000021 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80097064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000022 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80098314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000023 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80099564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000024 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80100814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000025 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80100814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80102064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000026 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80103314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000027 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80104564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000028 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80105814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000029 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80107064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80108314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80109564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80110814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80110814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80112064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80113314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80114564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000030 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80115814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000031 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80117064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000032 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80118314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000033 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80119564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000034 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80120814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000035 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80120814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80122064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000036 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80123314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000037 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80124564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000038 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80125814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000039 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80127064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80128314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80129564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80130814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80130814.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80132064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80133314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80134564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000040 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80135814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000041 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80137064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000042 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80138314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000043 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80139564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000044 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80140814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000045 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80140814.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80142064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000046 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80143314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000047 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80144564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000048 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80145814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000049 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80147064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80148314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80149564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80150814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80150814.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80152064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80153314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80154564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000050 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80155814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000051 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80157064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000052 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80158314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000053 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80159564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000054 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80160814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000055 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80160814.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80162064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000056 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80163314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000057 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80164564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000058 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80165814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000059 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80167064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80168314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80169564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80170814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80170814.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80172064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80173314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80174564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000060 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80175814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000061 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80177064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000062 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80178314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000063 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80179564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000064 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80180814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000065 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80180814.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80182064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000066 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80183314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000067 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80184564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000068 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80185814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000069 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80187064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80188314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80189564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80190814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80190814.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80192064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80193314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000070 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000071 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000072 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000073 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000074 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000075 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80200814.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000076 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000077 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000078 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000079 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80210814.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000080 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000081 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000082 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000083 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80219564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000084 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80220814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000085 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80220814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80222064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000086 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80223314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000087 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80224564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000088 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80225814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000089 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80227064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80228314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80229564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80230814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80230814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80232064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80233314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80234564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000090 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80235814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000091 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80237064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000092 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80238314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000093 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80239564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000094 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80240814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000095 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80240814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80242064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000096 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80243314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000097 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80244564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000098 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80245814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000099 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80247064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80248314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80249564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80250814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80250814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80252064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80253314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80254564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80255814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80257064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80258314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80259564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80260814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80260814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80262064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80263314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80264564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80265814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80267064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80268314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80269564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80270814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80270814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80272064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80273314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80274564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80275814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80277064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80278314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80279564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80280814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80280814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80282064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80283314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80284564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80285814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80287064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80288314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80289564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80290814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80290814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80292064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80293314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80294564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80295814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80297064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80298314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80299564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80300814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80300814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80302064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80303314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80304564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80305814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80307064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80308314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80309564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80310814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80310814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80312064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80313314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80314564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80315814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80317064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80318314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80319564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80320814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80320814.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80322064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80323314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80324564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80325814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80327064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80328314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80329564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80330814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80330814.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80332064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80333314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80334564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80335814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80337064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80338314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80339564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80340814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80340814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80342064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80343314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80344564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80345814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80347064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80348314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80349564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80350814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80350814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80352064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80353314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80354564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80355814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80357064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80358314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80359564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80360814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80360814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80362064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80363314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80364564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80365814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80367064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80368314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80369564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80370814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80372064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80373314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80374564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000100 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80375814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000101 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80375814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80377064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000102 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80378314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000103 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80379564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000104 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80380814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000105 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80382064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000106 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80383314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000107 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80389564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000108 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80390814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000109 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80392064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80393314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80394564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80395814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80395814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80397064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80398314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80405814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80409564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000110 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80410814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000111 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80412064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000112 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80413314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000113 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80414564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000114 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80415814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000115 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80417064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000116 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80418314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000117 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80419564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000118 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80420814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000119 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80422064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80423314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80424564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80425814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80427064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80428314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80430814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80444564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000120 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80445814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000121 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80447064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80448314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 80448314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80449564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80450814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80452064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 80453314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81118314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81135814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 81140814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81145814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81165814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81185814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81205814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81225814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81245814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81265814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81285814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81305814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81325814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81345814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81365814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81385814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81405814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81425814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81445814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81465814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81485814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81505814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81525814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 81550814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81563314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81583314.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81743314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81760814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 81765814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81770814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81790814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81810814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81830814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81850814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81870814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81890814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81910814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81930814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81950814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81970814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 81990814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 81993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82010814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82030814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82050814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82070814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82090814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82110814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82130814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 82155814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82168314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82188314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82205814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 82210814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82215814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82235814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82255814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82270814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 82295814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82308314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82348314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82365814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 82370814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82375814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000110 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000111 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000112 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000113 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000114 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000115 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000116 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000117 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000118 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000119 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82395814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000120 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000121 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000122 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000123 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000124 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000125 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82415814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000126 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000127 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000128 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000129 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82435814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000130 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000131 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000132 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000133 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000134 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000135 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82455814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000136 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000137 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000138 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000139 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82475814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000140 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000141 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000142 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000143 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000144 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000145 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82495814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000146 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000147 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000148 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000149 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82515814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000150 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000151 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000152 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000153 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000154 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000155 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82535814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000156 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000157 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000158 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000159 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82555814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000160 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000161 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000162 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000163 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000164 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000165 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82575814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000166 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000167 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000168 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000169 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82595814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000170 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000171 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000172 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000173 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000174 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000175 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82615814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000176 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000177 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000178 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000179 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82635814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000180 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000181 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000182 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000183 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000184 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000185 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82655814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000186 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000187 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000188 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000189 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82675814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000190 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000191 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000192 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000193 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000194 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000195 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82695814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000196 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000197 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000198 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000199 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82715814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82735814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82755814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82775814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82795814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82815814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82835814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82855814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82870814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 82895814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82908314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82943314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82960814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 82965814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82970814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000220 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000221 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000222 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000223 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000224 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000225 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000226 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000227 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000228 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000229 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 82990814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 82993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000230 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000231 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000232 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000233 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000234 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000235 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83010814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000236 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000237 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000238 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000239 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83030814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000240 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000241 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000242 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000243 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000244 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000245 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83050814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000246 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000247 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000248 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000249 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83070814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000250 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000251 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000252 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000253 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000254 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000255 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83090814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000256 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000257 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000258 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000259 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83110814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000260 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000261 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000262 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000263 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000264 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000265 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83130814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000266 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000267 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000268 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000269 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83150814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000270 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000271 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000272 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000273 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000274 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000275 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83170814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000276 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000277 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000278 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000279 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83190814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000280 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000281 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000282 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000283 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000284 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000285 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83210814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000286 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000287 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000288 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000289 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83230814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000290 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000291 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000292 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000293 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000294 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000295 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83250814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000296 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000297 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000298 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000299 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83270814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83290814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83310814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83330814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83350814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83370814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83390814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83410814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83430814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83450814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83470814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83490814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83510814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000300 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000301 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000302 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000303 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000304 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000305 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83530814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000306 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000307 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000308 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000309 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83550814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000310 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000311 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000312 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000313 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000314 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000315 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83570814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000316 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000317 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000318 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000319 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83590814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000320 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000321 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000322 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000323 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000324 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000325 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83610814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000326 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000327 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000328 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000329 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83630814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000330 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000331 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000332 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000333 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000334 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000335 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83650814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000336 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000337 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000338 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000339 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83670814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000340 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000341 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000342 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000343 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000344 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000345 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83690814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000346 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000347 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000348 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000349 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83710814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000350 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000351 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000352 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000353 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000354 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000355 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83730814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000356 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000357 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000358 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000359 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83750814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000360 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000361 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000362 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000363 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000364 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000365 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83770814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000366 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000367 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83790814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83810814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83830814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83850814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83870814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83890814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83910814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83930814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83950814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83970814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 83985814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 83999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 84010814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84023314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84043314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84060814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84070814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84074564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000220 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84075814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000221 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84077064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000222 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84078314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000223 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84079564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000224 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84080814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000225 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84080814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84082064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000226 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84083314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000227 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84084564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000228 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84085814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000229 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84087064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84088314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84089564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84090814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84090814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84092064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84093314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84094564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000230 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84095814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000231 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84097064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000232 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84098314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000233 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84099564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000234 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84100814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000235 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84100814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84102064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000236 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84103314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000237 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84104564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000238 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84105814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000239 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84107064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84108314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84109564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84110814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84110814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84112064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84113314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84114564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000240 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84115814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000241 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84117064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000242 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84118314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000243 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84119564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000244 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84120814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000245 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84120814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84122064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000246 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84123314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000247 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84124564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000248 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84125814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000249 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84127064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84128314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84129564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84130814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84130814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84132064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84133314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84134564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000250 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84135814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000251 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84137064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000252 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84138314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000253 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84139564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000254 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84140814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000255 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84140814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84142064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000256 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84143314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000257 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84144564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000258 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84145814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000259 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84147064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84148314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84149564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84150814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84150814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84152064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84153314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84154564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000260 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84155814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000261 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84157064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000262 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84158314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000263 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84159564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000264 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84160814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000265 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84160814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84162064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000266 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84163314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000267 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84164564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000268 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84165814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000269 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84167064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84168314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84169564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84170814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84170814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84172064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84173314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84174564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000270 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84175814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000271 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84177064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000272 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84178314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000273 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84179564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000274 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84180814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000275 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84180814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84182064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000276 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84183314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000277 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84184564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000278 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84185814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000279 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84187064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84188314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84189564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84190814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84190814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84192064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84193314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000280 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000281 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000282 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000283 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000284 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000285 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84200814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000286 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000287 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000288 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000289 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84210814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000290 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000291 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000292 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000293 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84219564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000294 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84220814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000295 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84220814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84222064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000296 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84223314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000297 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84224564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000298 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84225814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000299 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84227064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84228314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84229564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84230814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84230814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84232064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84233314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84234564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84235814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84237064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84238314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84239564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84240814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84240814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84242064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84243314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84244564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84245814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84247064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84248314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84249564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84250814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84250814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84252064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84253314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84254564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84255814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84257064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84258314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84259564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84260814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84260814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84262064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84263314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84264564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84265814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84267064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84268314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84269564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84270814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84270814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84272064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84273314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84274564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84275814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84277064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84278314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84279564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84280814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84280814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84282064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84283314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84284564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84285814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84287064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84288314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84289564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84290814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84290814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84292064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84293314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84294564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84295814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84297064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84298314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84299564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84300814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84300814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84302064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84303314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84304564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84305814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84307064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84308314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84309564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84310814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84310814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84312064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84313314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84314564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84315814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84317064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84318314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84319564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84320814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84320814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84322064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84323314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84324564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84325814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84327064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84328314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84329564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84330814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84330814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84332064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84333314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84334564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84335814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84337064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84338314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84339564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84340814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84340814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84342064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84343314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84344564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84345814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84347064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84348314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84349564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84350814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84350814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84352064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84353314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84354564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000300 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84355814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000301 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84357064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000302 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84358314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000303 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84359564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000304 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84360814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000305 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84360814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84362064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000306 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84363314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000307 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84364564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000308 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84365814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000309 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84367064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84368314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84369564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84370814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84370814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84372064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84373314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84374564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000310 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84375814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000311 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84377064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000312 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84378314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000313 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84379564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000314 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84380814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000315 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84380814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84382064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000316 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84383314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000317 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84384564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000318 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84385814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000319 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84387064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84388314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84389564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84390814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84390814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84392064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84393314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84394564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000320 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84395814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000321 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84397064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000322 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84398314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000323 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84399564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000324 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84400814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000325 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84400814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84402064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000326 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84403314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000327 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84404564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000328 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84405814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000329 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84407064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84408314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84409564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84410814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84410814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84412064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84413314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84414564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000330 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84415814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000331 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84417064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000332 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84418314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000333 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84419564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000334 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84420814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000335 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84420814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84422064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000336 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84423314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000337 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84424564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000338 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84425814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000339 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84427064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84428314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84429564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84430814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84430814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84432064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84433314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84434564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000340 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84435814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000341 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84437064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000342 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84438314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000343 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84439564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000344 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84440814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000345 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84440814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84442064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000346 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84443314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000347 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84444564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000348 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84445814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000349 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84447064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84448314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84449564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84450814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84450814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84452064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84453314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84454564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000350 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84455814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000351 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84457064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000352 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84458314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000353 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84459564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000354 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84460814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000355 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84460814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84462064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000356 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84463314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000357 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84464564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000358 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84465814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000359 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84467064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84468314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84469564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84470814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84470814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84472064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84473314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84474564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000360 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84475814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000361 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84477064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000362 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84478314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000363 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84479564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000364 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84480814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000365 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84480814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84482064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000366 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84483314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000367 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84484564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000368 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84485814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000369 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84487064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84488314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84489564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84490814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84490814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84492064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84493314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84494564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84495814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84497064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84498314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84499564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84500814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84500814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84502064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84503314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84504564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84505814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84507064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84508314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84509564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84510814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84510814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84512064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84513314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84514564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84515814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84517064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84518314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84519564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84520814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84520814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84522064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84523314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84524564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84525814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84527064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84528314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84529564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84530814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84530814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84532064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84533314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84534564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84535814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84537064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84538314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84539564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84540814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84542064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84543314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84544564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84545814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84545814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84547064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84548314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84549564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84550814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84552064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84553314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84559564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84560814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84562064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84563314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84564564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84565814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84565814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84567064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84568314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84575814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84579564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84580814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84582064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84583314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84584564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84585814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84587064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84588314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84589564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84590814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84592064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84593314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84594564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84595814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84597064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84598314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84600814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84610814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84614564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84615814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84617064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84618314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84619564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84620814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84622064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84623314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84624564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84625814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84627064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84628314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 84628314.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84629564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84630814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84632064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 84633314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85313314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85330814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 85335814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85340814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000028 data = 0040
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000029 data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002a data = 0080
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002b data = 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000030 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000031 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000032 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000033 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000034 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000035 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85360814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000036 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000037 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000038 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000039 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85380814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000040 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000041 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000042 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000043 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000044 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000045 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85400814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000046 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000047 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000048 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000049 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85420814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000050 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000051 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000052 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000053 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000054 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000055 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85440814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000056 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000057 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000058 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000059 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85460814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000060 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000061 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000062 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000063 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000064 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000065 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85480814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000066 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000067 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000068 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000069 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85500814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000070 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000071 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000072 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000073 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000074 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000075 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85520814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000076 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000077 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000078 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000079 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85540814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000080 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000081 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000082 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000083 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000084 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000085 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85560814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000086 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000087 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000088 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000089 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85580814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000090 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000091 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000092 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000093 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000094 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000095 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85600814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000096 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000097 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000098 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000099 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85620814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85640814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000aa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ab data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ac data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ad data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85660814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ae data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000af data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85680814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ba data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85700814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000be data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85720814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ca data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85740814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ce data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cf data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85760814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000da data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000db data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85780814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000de data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000df data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85800814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ea data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000eb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ec data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ed data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85820814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ee data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ef data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f0 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f1 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f2 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f3 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f4 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f5 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85840814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f6 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f7 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f8 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f9 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fa data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fb data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fc data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fd data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85860814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fe data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ff data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000100 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000101 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000102 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000103 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000104 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000105 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85880814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000106 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000107 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000108 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000109 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85900814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000110 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000111 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000112 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000113 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000114 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000115 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85920814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000116 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000117 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000118 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000119 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85940814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000120 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000121 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000122 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000123 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000124 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000125 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85960814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000126 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000127 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000128 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000129 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 85980814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000130 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000131 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000132 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000133 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 85999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000134 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000135 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 86000814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000136 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000137 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000138 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000139 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013a data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013b data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013c data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013d data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 86020814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013e data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013f data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000140 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000141 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000142 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000143 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000144 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000145 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 86040814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000146 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000147 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000148 data = a5a5
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000149 data = 5a5a
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 86057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014a data = a5a5
[INFO] : All tests have been completed
[INFO] : Tests PASSED
$finish called at time : 86057500 ps : File "/home/fpga/u1_library/k2_smart_eye/smart_eye_upl_exp/mig_7series_0_ex/imports/mig_7series_v4_2_tg.v" Line 774
