// license:BSD-3-Clause
// copyright-holders:Ville Linde
/******************************************************************************

    MB86235 UML recompiler core

******************************************************************************/

#include "emu.h"
#include "mb86235.h"
#include "mb86235fe.h"

#include "cpu/drcfe.h"
#include "cpu/drcuml.h"
#include "cpu/drcumlsh.h"

#include "mb86235defs.h"


/*
    TODO:
    - check jump condition before parallel ALU/MUL (flags!)

*/




// map variables
#define MAPVAR_PC                       uml::M0
#define MAPVAR_CYCLES                   uml::M1

// exit codes
#define EXECUTE_OUT_OF_CYCLES           0
#define EXECUTE_MISSING_CODE            1
#define EXECUTE_UNMAPPED_CODE           2
#define EXECUTE_RESET_CACHE             3


#define AR(reg)                 uml::mem(&m_core->ar[(reg)])
#define AA(reg)                 m_regmap[(reg)]
#define AB(reg)                 m_regmap[(reg)+8]
#define MA(reg)                 m_regmap[(reg)+16]
#define MB(reg)                 m_regmap[(reg)+24]
#define FLAGS_AZ                uml::mem(&m_core->flags.az)
#define FLAGS_AN                uml::mem(&m_core->flags.an)
#define FLAGS_AV                uml::mem(&m_core->flags.av)
#define FLAGS_AU                uml::mem(&m_core->flags.au)
#define FLAGS_AD                uml::mem(&m_core->flags.ad)
#define FLAGS_ZC                uml::mem(&m_core->flags.zc)
#define FLAGS_IL                uml::mem(&m_core->flags.il)
#define FLAGS_NR                uml::mem(&m_core->flags.nr)
#define FLAGS_ZD                uml::mem(&m_core->flags.zd)
#define FLAGS_MN                uml::mem(&m_core->flags.mn)
#define FLAGS_MZ                uml::mem(&m_core->flags.mz)
#define FLAGS_MV                uml::mem(&m_core->flags.mv)
#define FLAGS_MU                uml::mem(&m_core->flags.mu)
#define FLAGS_MD                uml::mem(&m_core->flags.md)

#define PRP                     uml::mem(&m_core->prp)
#define PWP                     uml::mem(&m_core->pwp)
#define RPC                     uml::mem(&m_core->rpc)
#define LPC                     uml::mem(&m_core->lpc)

#define AZ_CALC_REQUIRED        ((desc->regreq[1] & 0x1) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define AN_CALC_REQUIRED        ((desc->regreq[1] & 0x2) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define AV_CALC_REQUIRED        ((desc->regreq[1] & 0x4) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define AU_CALC_REQUIRED        ((desc->regreq[1] & 0x8) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define AD_CALC_REQUIRED        ((desc->regreq[1] & 0x10) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define ZC_CALC_REQUIRED        ((desc->regreq[1] & 0x20) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define IL_CALC_REQUIRED        ((desc->regreq[1] & 0x40) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define NR_CALC_REQUIRED        ((desc->regreq[1] & 0x80) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define ZD_CALC_REQUIRED        ((desc->regreq[1] & 0x100) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define MN_CALC_REQUIRED        ((desc->regreq[1] & 0x200) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define MZ_CALC_REQUIRED        ((desc->regreq[1] & 0x400) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define MV_CALC_REQUIRED        ((desc->regreq[1] & 0x800) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define MU_CALC_REQUIRED        ((desc->regreq[1] & 0x1000) || desc->flags & OPFLAG_IN_DELAY_SLOT)
#define MD_CALC_REQUIRED        ((desc->regreq[1] & 0x2000) || desc->flags & OPFLAG_IN_DELAY_SLOT)

inline void mb86235_device::alloc_handle(uml::code_handle *&handleptr, const char *name)
{
	if (!handleptr)
		handleptr = m_drcuml->handle_alloc(name);
}



static void cfunc_unimplemented(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->unimplemented_op();
}

static void cfunc_unimplemented_alu(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->unimplemented_alu();
}

static void cfunc_unimplemented_control(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->unimplemented_control();
}

static void cfunc_unimplemented_double_xfer1(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->unimplemented_double_xfer1();
}

static void cfunc_unimplemented_double_xfer2(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->unimplemented_double_xfer2();
}

static void cfunc_pcs_overflow(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->pcs_overflow();
}

static void cfunc_pcs_underflow(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->pcs_underflow();
}



void mb86235_device::unimplemented_op()
{
	uint64_t op = m_core->arg64;
	printf("MB86235: PC=%08X: Unimplemented op %04X%08X\n", m_core->pc, (uint32_t)(op >> 32), (uint32_t)(op));
	fatalerror("MB86235: PC=%08X: Unimplemented op %04X%08X\n", m_core->pc, (uint32_t)(op >> 32), (uint32_t)(op));
}

void mb86235_device::unimplemented_alu()
{
	uint32_t op = m_core->arg0;
	printf("MB86235: PC=%08X: Unimplemented alu %02X\n", m_core->pc, op);
	fatalerror("MB86235: PC=%08X: Unimplemented alu %02X\n", m_core->pc, op);
}

void mb86235_device::unimplemented_control()
{
	uint32_t cop = m_core->arg0;
	printf("MB86235: PC=%08X: Unimplemented control %02X\n", m_core->pc, cop);
	fatalerror("MB86235: PC=%08X: Unimplemented control %02X\n", m_core->pc, cop);
}

void mb86235_device::unimplemented_double_xfer1()
{
	uint64_t op = m_core->arg64;
	printf("MB86235: PC=%08X: Unimplemented double xfer1 %04X%08X\n", m_core->pc, (uint32_t)(op >> 32), (uint32_t)(op));
	fatalerror("MB86235: PC=%08X: Unimplemented double xfer1 %04X%08X\n", m_core->pc, (uint32_t)(op >> 32), (uint32_t)(op));
}

void mb86235_device::unimplemented_double_xfer2()
{
	uint64_t op = m_core->arg64;
	printf("MB86235: PC=%08X: Unimplemented double xfer2 %04X%08X\n", m_core->pc, (uint32_t)(op >> 32), (uint32_t)(op));
	fatalerror("MB86235: PC=%08X: Unimplemented double xfer2 %04X%08X\n", m_core->pc, (uint32_t)(op >> 32), (uint32_t)(op));
}

void mb86235_device::pcs_overflow()
{
	printf("MB86235: PC=%08X: PCS overflow\n", m_core->pc);
	fatalerror("MB86235: PC=%08X: PCS overflow\n", m_core->pc);
}

void mb86235_device::pcs_underflow()
{
	printf("MB86235: PC=%08X: PCS underflow\n", m_core->pc);
	fatalerror("MB86235: PC=%08X: PCS underflow\n", m_core->pc);
}




/*-------------------------------------------------
load_fast_iregs - load any fast integer
registers
-------------------------------------------------*/

inline void mb86235_device::load_fast_iregs(drcuml_block &block)
{
	int regnum;

	for (regnum = 0; regnum < std::size(m_regmap); regnum++)
	{
		if (m_regmap[regnum].is_int_register())
		{
		}
	}
}


/*-------------------------------------------------
save_fast_iregs - save any fast integer
registers
-------------------------------------------------*/

void mb86235_device::save_fast_iregs(drcuml_block &block)
{
	int regnum;

	for (regnum = 0; regnum < std::size(m_regmap); regnum++)
	{
		if (m_regmap[regnum].is_int_register())
		{
		}
	}
}




void mb86235_device::run_drc()
{
	drcuml_state *drcuml = m_drcuml.get();
	int execute_result;

	/* execute */
	do
	{
		execute_result = drcuml->execute(*m_entry);

		/* if we need to recompile, do it */
		if (execute_result == EXECUTE_MISSING_CODE)
		{
			compile_block(m_core->pc);
		}
		else if (execute_result == EXECUTE_UNMAPPED_CODE)
		{
			fatalerror("Attempted to execute unmapped code at PC=%08X\n", m_core->pc);
		}
		else if (execute_result == EXECUTE_RESET_CACHE)
		{
			flush_cache();
		}
	} while (execute_result != EXECUTE_OUT_OF_CYCLES);
}

void mb86235_device::compile_block(offs_t pc)
{
	compiler_state compiler = { 0 };

	const opcode_desc *seqhead, *seqlast;
	const opcode_desc *desclist;
	bool override = false;

	desclist = m_drcfe->describe_code(pc);

	bool succeeded = false;
	while (!succeeded)
	{
		try
		{
			drcuml_block &block(m_drcuml->begin_block(4096));

			for (seqhead = desclist; seqhead != nullptr; seqhead = seqlast->next())
			{
				const opcode_desc *curdesc;
				uint32_t nextpc;

				/* determine the last instruction in this sequence */
				for (seqlast = seqhead; seqlast != nullptr; seqlast = seqlast->next())
					if (seqlast->flags & OPFLAG_END_SEQUENCE)
						break;
				assert(seqlast != nullptr);

				/* if we don't have a hash for this mode/pc, or if we are overriding all, add one */
				if (override || m_drcuml->hash_exists(0, seqhead->pc))
					UML_HASH(block, 0, seqhead->pc);                                        // hash    mode,pc

																							/* if we already have a hash, and this is the first sequence, assume that we */
																							/* are recompiling due to being out of sync and allow future overrides */
				else if (seqhead == desclist)
				{
					override = true;
					UML_HASH(block, 0, seqhead->pc);                                        // hash    mode,pc
				}

				/* otherwise, redispatch to that fixed PC and skip the rest of the processing */
				else
				{
					UML_LABEL(block, seqhead->pc | 0x80000000);                             // label   seqhead->pc
					UML_HASHJMP(block, 0, seqhead->pc, *m_nocode);                          // hashjmp <0>,seqhead->pc,nocode
					continue;
				}

				/* label this instruction, if it may be jumped to locally */
				if (seqhead->flags & OPFLAG_IS_BRANCH_TARGET)
					UML_LABEL(block, seqhead->pc | 0x80000000);                             // label   seqhead->pc

																							/* iterate over instructions in the sequence and compile them */
				for (curdesc = seqhead; curdesc != seqlast->next(); curdesc = curdesc->next())
					generate_sequence_instruction(block, compiler, curdesc);

				/* if we need to return to the start, do it */
				if (seqlast->flags & OPFLAG_RETURN_TO_START)
					nextpc = pc;
				/* otherwise we just go to the next instruction */
				else
					nextpc = seqlast->pc + (seqlast->skipslots + 1);

				/* count off cycles and go there */
				generate_update_cycles(block, compiler, nextpc, true);                     // <subtract cycles>

				if (seqlast->next() == nullptr || seqlast->next()->pc != nextpc)
					UML_HASHJMP(block, 0, nextpc, *m_nocode);                               // hashjmp <mode>,nextpc,nocode
			}

			block.end();
			succeeded = true;
		}
		catch (drcuml_block::abort_compilation &)
		{
			flush_cache();
		}
	}
}



void mb86235_device::static_generate_entry_point()
{
	//uml::code_label const skip = 1;
	/* begin generating */
	drcuml_block &block(m_drcuml->begin_block(20));

	/* forward references */
	alloc_handle(m_nocode, "nocode");

	alloc_handle(m_entry, "entry");
	UML_HANDLE(block, *m_entry);                                                            // handle  entry

	load_fast_iregs(block);                                                                 // <load fastregs>

	/* generate a hash jump via the current mode and PC */
	UML_HASHJMP(block, 0, mem(&m_core->pc), *m_nocode);   // hashjmp <mode>,<pc>,nocode

	block.end();
}


void mb86235_device::static_generate_nocode_handler()
{
	/* begin generating */
	drcuml_block &block(m_drcuml->begin_block(10));

	/* generate a hash jump via the current mode and PC */
	alloc_handle(m_nocode, "nocode");
	UML_HANDLE(block, *m_nocode);                                                           // handle  nocode
	UML_GETEXP(block, I0);                                                                  // getexp  i0
	UML_MOV(block, mem(&m_core->pc), I0);                                                   // mov     [pc],i0
	save_fast_iregs(block);                                                                 // <save fastregs>
	UML_EXIT(block, EXECUTE_MISSING_CODE);                                                  // exit    EXECUTE_MISSING_CODE

	block.end();
}

void mb86235_device::static_generate_out_of_cycles()
{
	/* begin generating */
	drcuml_block &block(m_drcuml->begin_block(10));

	/* generate a hash jump via the current mode and PC */
	alloc_handle(m_out_of_cycles, "out_of_cycles");
	UML_HANDLE(block, *m_out_of_cycles);                                                    // handle  out_of_cycles
	UML_GETEXP(block, I0);                                                                  // getexp  i0
	UML_MOV(block, mem(&m_core->pc), I0);                                                   // mov     <pc>,i0
	save_fast_iregs(block);                                                                 // <save fastregs>
	UML_EXIT(block, EXECUTE_OUT_OF_CYCLES);                                                 // exit    EXECUTE_OUT_OF_CYCLES

	block.end();
}

void mb86235_device::clear_fifoin(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_fifoin->clear();
}

void mb86235_device::clear_fifoout0(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_fifoout0->clear();
}

void mb86235_device::clear_fifoout1(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_fifoout1->clear();
}

void mb86235_device::read_fifoin(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_cur_value = cpu->m_fifoin->pop();
}

void mb86235_device::write_fifoout0(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_fifoout0->push(u32(cpu->m_cur_value));
}

void mb86235_device::write_fifoout1(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_fifoout1->push(u32(cpu->m_cur_value));
}

void mb86235_device::empty_fifoin(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_cur_value = cpu->m_fifoin->is_empty();
}

void mb86235_device::full_fifoout0(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_cur_value = cpu->m_fifoout0->is_full();
}

void mb86235_device::full_fifoout1(void *param)
{
	mb86235_device *cpu = (mb86235_device *)param;
	cpu->m_cur_value = cpu->m_fifoout1->is_full();
}

void mb86235_device::static_generate_memory_accessors()
{
	uml::code_label label = 1;

	{
		// A-Bus read handler
		// I0 = address
		// I1 = return data
		// I2 = trashed
		drcuml_block &block(m_drcuml->begin_block(128));

		alloc_handle(m_read_abus, "read_abus");
		UML_HANDLE(block, *m_read_abus);
		UML_CMP(block, I0, 0x400);
		UML_JMPc(block, COND_GE, label);
		// internal A-RAM
		UML_READ(block, I1, I0, SIZE_DWORD, SPACE_DATA);
		UML_RET(block);
		// external
		UML_LABEL(block, label++);
		UML_AND(block, I0, I0, 0x3fff);
		UML_AND(block, I2, mem(&m_core->eb), ~0x3fff);
		UML_OR(block, I0, I0, I2);
		UML_READ(block, I1, I0, SIZE_DWORD, SPACE_DATA);
		UML_RET(block);

		block.end();
	}
	{
		// A-Bus write handler
		// I0 = address
		// I1 = data
		// I2 = trashed
		drcuml_block &block(m_drcuml->begin_block(128));

		alloc_handle(m_write_abus, "write_abus");
		UML_HANDLE(block, *m_write_abus);
		UML_CMP(block, I0, 0x400);
		UML_JMPc(block, COND_GE, label);
		// internal A-RAM
		UML_WRITE(block, I0, I1, SIZE_DWORD, SPACE_DATA);
		UML_RET(block);
		// external
		UML_LABEL(block, label++);
		UML_AND(block, I0, I0, 0x3fff);
		UML_AND(block, I2, mem(&m_core->eb), ~0x3fff);
		UML_OR(block, I0, I0, I2);
		UML_WRITE(block, I0, I1, SIZE_DWORD, SPACE_DATA);
		UML_RET(block);

		block.end();
	}
}


void mb86235_device::flush_cache()
{
	/* empty the transient cache contents */
	m_drcuml->reset();

	try
	{
		// generate the entry point and out-of-cycles handlers
		static_generate_entry_point();
		static_generate_nocode_handler();
		static_generate_out_of_cycles();

		// generate exception handlers

		// generate memory accessors
		static_generate_memory_accessors();
	}
	catch (drcuml_block::abort_compilation &)
	{
		fatalerror("Error generating MB86235 static handlers\n");
	}
}



void mb86235_device::generate_sequence_instruction(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	/* add an entry for the log */
	//  if (m_drcuml->logging() && !(desc->flags & OPFLAG_VIRTUAL_NOOP))
	//      log_add_disasm_comment(block, desc->pc, desc->opptr.l[0]);

	/* set the PC map variable */
	UML_MAPVAR(block, MAPVAR_PC, desc->pc);                                                 // mapvar  PC,desc->pc

																							/* accumulate total cycles */
	compiler.cycles += desc->cycles;

	/* update the icount map variable */
	UML_MAPVAR(block, MAPVAR_CYCLES, compiler.cycles);                                      // mapvar  CYCLES,compiler.cycles

																							/* if we are debugging, call the debugger */
	if (debugger_enabled())
	{
		UML_MOV(block, mem(&m_core->pc), desc->pc);                                         // mov     [pc],desc->pc
		save_fast_iregs(block);                                                             // <save fastregs>
		UML_DEBUG(block, desc->pc);                                                         // debug   desc->pc
	}

	/* if we hit an unmapped address, fatal error */
	if (desc->flags & OPFLAG_COMPILER_UNMAPPED)
	{
		UML_MOV(block, mem(&m_core->pc), desc->pc);                                         // mov     [pc],desc->pc
		save_fast_iregs(block);                                                             // <save fastregs>
		UML_EXIT(block, EXECUTE_UNMAPPED_CODE);                                             // exit    EXECUTE_UNMAPPED_CODE
	}

	/* if this is an invalid opcode, generate the exception now */
	//  if (desc->flags & OPFLAG_INVALID_OPCODE)
	//      UML_EXH(block, *m_exception[EXCEPTION_PROGRAM], 0x80000);                           // exh    exception_program,0x80000

	/* unless this is a virtual no-op, it's a regular instruction */
	if (!(desc->flags & OPFLAG_VIRTUAL_NOOP))
	{
		/* compile the instruction */
		if (!generate_opcode(block, compiler, desc))
		{
			UML_MOV(block, mem(&m_core->pc), desc->pc);                                     // mov     [pc],desc->pc
			UML_DMOV(block, mem(&m_core->arg64), desc->opptr.q[0]);                         // dmov    [arg64],*desc->opptr.q
			UML_CALLC(block, cfunc_unimplemented, this);                                    // callc   cfunc_unimplemented,ppc
		}
	}
}

void mb86235_device::generate_update_cycles(drcuml_block &block, compiler_state &compiler, uml::parameter param, bool allow_exception)
{
	/* account for cycles */
	if (compiler.cycles > 0)
	{
		UML_SUB(block, mem(&m_core->icount), mem(&m_core->icount), MAPVAR_CYCLES);          // sub     icount,icount,cycles
		UML_MAPVAR(block, MAPVAR_CYCLES, 0);                                                // mapvar  cycles,0
		if (allow_exception)
			UML_EXHc(block, COND_S, *m_out_of_cycles, param);                               // exh     out_of_cycles,nextpc
	}
	compiler.cycles = 0;
}


void mb86235_device::generate_ea(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int md, int arx, int ary, int disp)
{
	// Calculates EA into register I0

	switch (md)
	{
		case 0x0:   // @ARx
			UML_MOV(block, I0, AR(arx));
			break;
		case 0x1:   // @ARx++
			UML_MOV(block, I0, AR(arx));
			UML_ADD(block, AR(arx), AR(arx), 1);
			break;
		case 0x3:   // @ARx++disp12
			UML_ADD(block, I0, AR(arx), disp);
			UML_ADD(block, AR(arx), AR(arx), 1);
			break;
		case 0x4:   // @ARx+ARy
			UML_ADD(block, I0, AR(arx), AR(ary));
			break;
		case 0x5:   // @ARx+ARy++
			UML_ADD(block, I0, AR(arx), AR(ary));
			UML_ADD(block, AR(ary), AR(ary), 1);
			break;
		case 0xa:   // @ARx+disp12
			UML_ADD(block, I0, AR(arx), disp);
			break;

		default:
			fatalerror("generate_ea: md = %02X, PC = %08X", md, desc->pc);
			break;
	}
}



void mb86235_device::generate_reg_read(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int reg, uml::parameter dst)
{
	switch (reg)
	{
		case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
			// MA0-7
			UML_MOV(block, dst, MA(reg & 7));
			break;

		case 0x08: case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: case 0x0f:
			// AA0-7
			UML_MOV(block, dst, AA(reg & 7));
			break;

		case 0x18: case 0x19: case 0x1a: case 0x1b: case 0x1c: case 0x1d: case 0x1e: case 0x1f:
			// AR0-7
			UML_MOV(block, dst, AR(reg & 7));
			break;

		case 0x20: case 0x21: case 0x22: case 0x23: case 0x24: case 0x25: case 0x26: case 0x27:
			// MB0-7
			UML_MOV(block, dst, MB(reg & 7));
			break;

		case 0x28: case 0x29: case 0x2a: case 0x2b: case 0x2c: case 0x2d: case 0x2e: case 0x2f:
			// AB0-7
			UML_MOV(block, dst, AB(reg & 7));
			break;

		case 0x30:  // PR
			UML_LOAD(block, dst, m_core->pr, PRP, SIZE_DWORD, SCALE_x4);
			break;

		case 0x31:  // FI
			if (m_fifoin)
			{
				UML_CALLC(block, read_fifoin, this);
				UML_MOV(block, dst, mem(&m_cur_value));
			}
			else
				UML_MOV(block, dst, 0);
			break;

		default:
			fatalerror("generate_reg_read: unimplemented register %02X at %08X", reg, desc->pc);
			break;
	}
}


void mb86235_device::generate_reg_write(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int reg, uml::parameter src)
{
	switch (reg)
	{
		case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
			// MA0-7
			UML_MOV(block, MA(reg & 7), src);
			break;

		case 0x08: case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: case 0x0f:
			// AA0-7
			UML_MOV(block, AA(reg & 7), src);
			break;

		case 0x10:      // EB
			UML_MOV(block, mem(&m_core->eb), src);
			break;

		case 0x13:      // EO
			UML_MOV(block, mem(&m_core->eo), src);
			break;

		case 0x14:      // SP
			UML_MOV(block, mem(&m_core->sp), src);
			break;

		case 0x18: case 0x19: case 0x1a: case 0x1b: case 0x1c: case 0x1d: case 0x1e: case 0x1f:
			// AR0-7
			UML_MOV(block, AR(reg & 7), src);
			break;

		case 0x20: case 0x21: case 0x22: case 0x23: case 0x24: case 0x25: case 0x26: case 0x27:
			// MB0-7
			UML_MOV(block, MB(reg & 7), src);
			break;

		case 0x28: case 0x29: case 0x2a: case 0x2b: case 0x2c: case 0x2d: case 0x2e: case 0x2f:
			// AB0-7
			UML_MOV(block, AB(reg & 7), src);
			break;

		case 0x30:      // PR
			UML_STORE(block, m_core->pr, PWP, src, SIZE_DWORD, SCALE_x4);
			break;

		case 0x32:      // FO0
			if (m_fifoout0)
			{
				UML_MOV(block, mem(&m_cur_value), src);
				UML_CALLC(block, write_fifoout0, this);
			}
			break;

		case 0x34:      // PDR
			UML_MOV(block, mem(&m_core->pdr), src);
			break;

		case 0x35:      // DDR
			UML_MOV(block, mem(&m_core->ddr), src);
			break;

		case 0x36:      // PRP
			UML_MOV(block, PRP, src);
			break;

		case 0x37:      // PWP
			UML_MOV(block, PWP, src);
			break;

		default:
			fatalerror("generate_reg_write: unimplemented register %02X at %08X", reg, desc->pc);
			break;
	}
}

bool mb86235_device::has_register_clash(const opcode_desc *desc, int outreg)
{
	switch (outreg)
	{
		case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
			// MA0-7
			if (desc->regin[0] & (1 << (16 + (outreg & 7)))) return true;
			break;
		case 0x08: case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: case 0x0f:
			// MB0-7
			if (desc->regin[0] & (1 << (24 + (outreg & 7)))) return true;
			break;
		case 0x10: case 0x11: case 0x12: case 0x13: case 0x14: case 0x15: case 0x16: case 0x17:
			// AA0-7
			if (desc->regin[0] & (1 << (outreg & 7))) return true;
			break;
		case 0x18: case 0x19: case 0x1a: case 0x1b: case 0x1c: case 0x1d: case 0x1e: case 0x1f:
			// AB0-7
			if (desc->regin[0] & (1 << (8 + (outreg & 7)))) return true;
			break;
	}
	return false;
}

bool mb86235_device::aluop_has_result(int aluop)
{
	switch (aluop)
	{
		case 0x04:      // FCMP
		case 0x07:      // NOP
		case 0x14:      // CMP
			return false;

		default:
			break;
	}
	return true;
}



bool mb86235_device::generate_opcode(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	uint64_t opcode = desc->opptr.q[0];

	bool fifoin_check = false;
	bool fifoout0_check = false;
	bool fifoout1_check = false;

	// enable fifo in check if this opcode or the delay slot reads from FIFO
	if (desc->userflags & OP_USERFLAG_FIFOIN)
		fifoin_check = true;
	if (desc->delayslots > 0)
	{
		if (desc->delay.first()->userflags & OP_USERFLAG_FIFOIN)
			fifoin_check = true;
	}

	// enable fifoout0 check if this opcode or the delay slot writes to FIFO0
	if (desc->userflags & OP_USERFLAG_FIFOOUT0)
		fifoout0_check = true;
	if (desc->delayslots > 0)
	{
		if (desc->delay.first()->userflags & OP_USERFLAG_FIFOOUT0)
			fifoout0_check = true;
	}

	// enable fifoout1 check if this opcode or the delay slot writes to FIFO1
	if (desc->userflags & OP_USERFLAG_FIFOOUT1)
		fifoout1_check = true;
	if (desc->delayslots > 0)
	{
		if (desc->delay.first()->userflags & OP_USERFLAG_FIFOOUT1)
			fifoout1_check = true;
	}

	// insert FIFO IN check if needed
	if (fifoin_check && m_fifoin)
	{
		uml::code_label const not_empty = compiler.labelnum++;
		UML_CALLC(block, empty_fifoin, this);
		UML_CMP(block, mem(&m_cur_value), 1);
		UML_JMPc(block, COND_NE, not_empty);

		UML_MOV(block, mem(&m_core->icount), 0);
		UML_EXH(block, *m_out_of_cycles, desc->pc);

		UML_LABEL(block, not_empty);
	}

	// insert FIFO OUT0 check if needed
	if (fifoout0_check && m_fifoout0)
	{
		uml::code_label const not_full = compiler.labelnum++;
		UML_CALLC(block, full_fifoout0, this);
		UML_CMP(block, mem(&m_cur_value), 1);
		UML_JMPc(block, COND_NE, not_full);

		UML_MOV(block, mem(&m_core->icount), 0);
		UML_EXH(block, *m_out_of_cycles, desc->pc);

		UML_LABEL(block, not_full);
	}

	// insert FIFO OUT1 check if needed
	if (fifoout1_check && m_fifoout1)
	{
		uml::code_label const not_full = compiler.labelnum++;
		UML_CALLC(block, full_fifoout1, this);
		UML_CMP(block, mem(&m_cur_value), 1);
		UML_JMPc(block, COND_NE, not_full);

		UML_MOV(block, mem(&m_core->icount), 0);
		UML_EXH(block, *m_out_of_cycles, desc->pc);

		UML_LABEL(block, not_full);
	}


	switch ((opcode >> 61) & 7)
	{
		case 0:     // ALU / MUL / double transfer (type 1)
		{
			bool alu_temp = has_register_clash(desc, (opcode >> 42) & 0x1f) && aluop_has_result((opcode >> 56) & 0x1f);
			bool mul_temp = has_register_clash(desc, (opcode >> 27) & 0x1f);
			generate_alu(block, compiler, desc, (opcode >> 42) & 0x7ffff, alu_temp);
			generate_mul(block, compiler, desc, (opcode >> 27) & 0x7fff, mul_temp);
			generate_double_xfer1(block, compiler, desc);
			if (alu_temp) UML_MOV(block, get_alu_output((opcode >> 42) & 0x1f), mem(&m_core->alutemp));
			if (mul_temp) UML_MOV(block, get_alu_output((opcode >> 27) & 0x1f), mem(&m_core->multemp));
			break;
		}
		case 1:     // ALU / MUL / transfer (type 1)
		{
			bool alu_temp = has_register_clash(desc, (opcode >> 42) & 0x1f) && aluop_has_result((opcode >> 56) & 0x1f);
			bool mul_temp = has_register_clash(desc, (opcode >> 27) & 0x1f);
			generate_alu(block, compiler, desc, (opcode >> 42) & 0x7ffff, alu_temp);
			generate_mul(block, compiler, desc, (opcode >> 27) & 0x7fff, mul_temp);
			generate_xfer1(block, compiler, desc);
			if (alu_temp) UML_MOV(block, get_alu_output((opcode >> 42) & 0x1f), mem(&m_core->alutemp));
			if (mul_temp) UML_MOV(block, get_alu_output((opcode >> 27) & 0x1f), mem(&m_core->multemp));
			break;
		}
		case 2:     // ALU / MUL / control
		{
			generate_pre_control(block, compiler, desc);
			generate_alu(block, compiler, desc, (opcode >> 42) & 0x7ffff, false);
			generate_mul(block, compiler, desc, (opcode >> 27) & 0x7fff, false);
			generate_control(block, compiler, desc);
			break;
		}
		case 4:     // ALU or MUL / double transfer (type 2)
		{
			bool comp_temp;
			if (opcode & ((uint64_t)(1) << 41))
			{
				comp_temp = has_register_clash(desc, (opcode >> 42) & 0x1f) && aluop_has_result((opcode >> 56) & 0x1f);
				generate_alu(block, compiler, desc, (opcode >> 42) & 0x7ffff, comp_temp);
			}
			else
			{
				comp_temp = has_register_clash(desc, (opcode >> 42) & 0x1f);
				generate_mul(block, compiler, desc, (opcode >> 42) & 0x7fff, comp_temp);
			}
			generate_double_xfer2(block, compiler, desc);
			if (comp_temp)
			{
				if (opcode & ((uint64_t)(1) << 41))
					UML_MOV(block, get_alu_output((opcode >> 42) & 0x1f), mem(&m_core->alutemp));
				else
					UML_MOV(block, get_alu_output((opcode >> 42) & 0x1f), mem(&m_core->multemp));
			}
			break;
		}
		case 5:     // ALU or MUL / transfer (type 2)
		{
			bool comp_temp;
			if (opcode & ((uint64_t)(1) << 41))
			{
				comp_temp = has_register_clash(desc, (opcode >> 42) & 0x1f) && aluop_has_result((opcode >> 56) & 0x1f);
				generate_alu(block, compiler, desc, (opcode >> 42) & 0x7ffff, comp_temp);
			}
			else
			{
				comp_temp = has_register_clash(desc, (opcode >> 42) & 0x1f);
				generate_mul(block, compiler, desc, (opcode >> 42) & 0x7fff, comp_temp);
			}
			generate_xfer2(block, compiler, desc);
			if (comp_temp)
			{
				if (opcode & ((uint64_t)(1) << 41))
					UML_MOV(block, get_alu_output((opcode >> 42) & 0x1f), mem(&m_core->alutemp));
				else
					UML_MOV(block, get_alu_output((opcode >> 42) & 0x1f), mem(&m_core->multemp));
			}
			break;
		}
		case 6:     // ALU or MUL / control
		{
			generate_pre_control(block, compiler, desc);
			if (opcode & ((uint64_t)(1) << 41))
				generate_alu(block, compiler, desc, (opcode >> 42) & 0x7ffff, false);
			else
				generate_mul(block, compiler, desc, (opcode >> 42) & 0x7fff, false);
			generate_control(block, compiler, desc);
			break;
		}
		case 7:     // transfer (type 3)
		{
			generate_xfer3(block, compiler, desc);
			break;
		}

		default:
			return false;
	}

	// update PR and PW if needed
	if ((desc->userflags & OP_USERFLAG_PR_MASK) != 0)
	{
		switch ((desc->userflags & OP_USERFLAG_PR_MASK) >> 8)
		{
			case 1:     // PR++
				UML_ADD(block, PRP, PRP, 1);
				UML_CMP(block, PRP, 24);
				UML_MOVc(block, COND_GE, PRP, 0);
				break;
			case 2:     // PR--
				UML_SUB(block, PRP, PRP, 1);
				UML_CMP(block, PRP, 0);
				UML_MOVc(block, COND_L, PRP, 23);
				break;
			case 3:     // PR#0
				UML_MOV(block, PRP, 0);
				break;
		}
	}

	if ((desc->userflags & OP_USERFLAG_PW_MASK) != 0)
	{
		switch ((desc->userflags & OP_USERFLAG_PW_MASK) >> 10)
		{
			case 1:     // PW++
				UML_ADD(block, PWP, PWP, 1);
				UML_CMP(block, PWP, 24);
				UML_MOVc(block, COND_GE, PWP, 0);
				break;
			case 2:     // PW--
				UML_SUB(block, PWP, PWP, 1);
				UML_CMP(block, PWP, 0);
				UML_MOVc(block, COND_L, PWP, 23);
				break;
			case 3:     // PW#0
				UML_MOV(block, PWP, 0);
				break;
		}
	}

	// handle repeat
	if (desc->userflags & OP_USERFLAG_REPEATED_OP)
	{
		uml::code_label const no_repeat = compiler.labelnum++;
		UML_SUB(block, RPC, RPC, 1);
		UML_CMP(block, RPC, 0);
		UML_JMPc(block, COND_LE, no_repeat);

		generate_update_cycles(block, compiler, desc->pc, true);
		if (desc->flags & OPFLAG_INTRABLOCK_BRANCH)
			UML_JMP(block, desc->pc | 0x80000000);
		else
			UML_HASHJMP(block, 0, desc->pc, *m_nocode);

		UML_LABEL(block, no_repeat);
	}

	return true;
}



void mb86235_device::generate_alumul_input(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int reg, uml::parameter dst, bool fp, bool mul)
{
	switch (reg)
	{
		case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
			if (mul)
				UML_MOV(block, dst, MA(reg & 7));
			else
				UML_MOV(block, dst, AA(reg & 7));
			break;

		case 0x08: case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: case 0x0f:
			if (mul)
				UML_MOV(block, dst, MB(reg & 7));
			else
				UML_MOV(block, dst, AB(reg & 7));
			break;

		case 0x10:  // PR
		case 0x11:  // PR++
		case 0x12:  // PR--
		case 0x13:  // PR#0
			UML_LOAD(block, dst, m_core->pr, PRP, SIZE_DWORD, SCALE_x4);
			break;

		case 0x18:  // 0 / -1.0E+0
			if (fp)
				UML_MOV(block, dst, 0xbf800000);
			else
				UML_MOV(block, dst, 0);
			break;

		case 0x19:  // 1 / 0.0E+0
			if (fp)
				UML_MOV(block, dst, 0);
			else
				UML_MOV(block, dst, 1);
			break;

		case 0x1a:  // -1 / 0.5+0
			if (fp)
				UML_MOV(block, dst, 0x3f000000);
			else
				UML_MOV(block, dst, -1);
			break;

		case 0x1b:  // 1.0E+0
			UML_MOV(block, dst, 0x3f800000);
			break;

		case 0x1c:  // 1.5E+0
			UML_MOV(block, dst, 0x3fc00000);
			break;

		case 0x1d:  // 2.0E+0
			UML_MOV(block, dst, 0x40000000);
			break;

		case 0x1e:  // 3.0E+0
			UML_MOV(block, dst, 0x40400000);
			break;

		case 0x1f:  // 5.0E+0
			UML_MOV(block, dst, 0x40a00000);
			break;

		default:
			fatalerror("generate_alu_input: invalid register %02X", reg);
	}
}

uml::parameter mb86235_device::get_alu_output(int reg)
{
	switch (reg)
	{
		case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
			return MA(reg & 7);
		case 0x08: case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: case 0x0f:
			return MB(reg & 7);
		case 0x10: case 0x11: case 0x12: case 0x13: case 0x14: case 0x15: case 0x16: case 0x17:
			return AA(reg & 7);
		case 0x18: case 0x19: case 0x1a: case 0x1b: case 0x1c: case 0x1d: case 0x1e: case 0x1f:
			return AB(reg & 7);
	}
	return uml::parameter(0);
}

uml::parameter mb86235_device::get_alu1_input(int reg)
{
	switch (reg)
	{
		case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
			return AA(reg & 7);

		case 0x08: case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: case 0x0f:
			return AB(reg & 7);
	}
	return uml::parameter(0);
}

uml::parameter mb86235_device::get_mul1_input(int reg)
{
	switch (reg)
	{
		case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
			return MA(reg & 7);

		case 0x08: case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: case 0x0f:
			return MB(reg & 7);
	}
	return uml::parameter(0);
}



void mb86235_device::generate_alu(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int aluop, bool alutemp)
{
	int i1 = (aluop >> 10) & 0xf;
	int i2 = (aluop >> 5) & 0x1f;
	int io = aluop & 0x1f;
	int op = (aluop >> 14) & 0x1f;

	switch (op)
	{
		case 0x00:      // FADD
			generate_alumul_input(block, compiler, desc, i2, uml::I0, true, false);
			UML_FSCOPYI(block, F0, I0);
			UML_FSCOPYI(block, F1, get_alu1_input(i1));
			UML_FSADD(block, F0, F0, F1);
			UML_ICOPYFS(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), F0);
			if (AN_CALC_REQUIRED || AZ_CALC_REQUIRED)
				UML_FSCMP(block, F0, mem(&m_core->fp0));
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_C, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			// TODO: AV flag
			// TODO: AU flag
			// TODO: AD flag
			break;

		case 0x02:      // FSUB
			generate_alumul_input(block, compiler, desc, i2, uml::I0, true, false);
			UML_FSCOPYI(block, F0, I0);
			UML_FSCOPYI(block, F1, get_alu1_input(i1));
			UML_FSSUB(block, F0, F0, F1);
			UML_ICOPYFS(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), F0);
			if (AN_CALC_REQUIRED || AZ_CALC_REQUIRED)
				UML_FSCMP(block, F0, mem(&m_core->fp0));
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_C, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			// TODO: AV flag
			// TODO: AU flag
			// TODO: AD flag
			break;

		case 0x04:      // FCMP
			generate_alumul_input(block, compiler, desc, i2, uml::I0, true, false);
			UML_FSCOPYI(block, F0, I0);
			UML_FSCOPYI(block, F1, get_alu1_input(i1));
			UML_FSCMP(block, F0, F1);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_C, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			// TODO: AV flag
			// TODO: AU flag
			// TODO: AD flag
			break;

		case 0x05:      // FABS
			UML_AND(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), get_alu1_input(i1), 0x7fffffff);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AN_CALC_REQUIRED) UML_MOV(block, FLAGS_AN, 0);
			// TODO: AD flag
			break;

		case 0x06:      // FABC
			generate_alumul_input(block, compiler, desc, i2, uml::I0, true, false);
			UML_AND(block, I0, I0, 0x7fffffff);
			UML_AND(block, I1, get_alu1_input(i1), 0x7fffffff);
			UML_FSCOPYI(block, F0, I0);
			UML_FSCOPYI(block, F1, I1);
			UML_FSCMP(block, F0, F1);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_C, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AU_CALC_REQUIRED) UML_MOV(block, FLAGS_AU, 1);
			// TODO: AD flag
			break;

		case 0x07:      // NOP
			break;

		case 0x0d:      // CIF
			generate_alumul_input(block, compiler, desc, i1, uml::I1, true, false);
			UML_FSFRINT(block, F0, I1, SIZE_DWORD);
			if (AZ_CALC_REQUIRED || AN_CALC_REQUIRED)
				UML_CMP(block, I1, 0);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_L, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_E, FLAGS_AZ);
			UML_ICOPYFS(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), F0);
			break;

		case 0x0e:      // CFI
		{
			uml::code_label const truncate = compiler.labelnum++;
			uml::code_label const end = compiler.labelnum++;
			UML_FSCOPYI(block, F0, get_alu1_input(i1));
			UML_TEST(block, mem(&m_core->mod), 0x80);
			UML_JMPc(block, COND_Z, truncate);
			UML_FSTOINT(block, I0, F0, SIZE_DWORD, ROUND_ROUND);
			UML_JMP(block, end);
			UML_LABEL(block, truncate);
			UML_FSTOINT(block, I0, F0, SIZE_DWORD, ROUND_TRUNC);
			UML_LABEL(block, end);

			UML_CMP(block, I0, 0xff800000);
			UML_MOVc(block, COND_L, I0, 0xff800000);
			if (AV_CALC_REQUIRED) UML_MOVc(block, COND_L, FLAGS_AV, 1);
			UML_CMP(block, I0, 0x007fffff);
			UML_MOVc(block, COND_G, I0, 0x007fffff);
			if (AV_CALC_REQUIRED) UML_MOVc(block, COND_G, FLAGS_AV, 1);
			if (AN_CALC_REQUIRED || AZ_CALC_REQUIRED)
				UML_CMP(block, I0, 0);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_L, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			UML_MOV(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0);
			break;
		}

		case 0x10:      // ADD
			generate_alumul_input(block, compiler, desc, i2, uml::I1, false, false);
			UML_ADD(block, I0, I1, get_alu1_input(i1));
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_S, FLAGS_AN);
			UML_CMP(block, I0, 0xff800000);
			UML_MOVc(block, COND_L, I0, 0xff800000);
			if (AV_CALC_REQUIRED) UML_MOVc(block, COND_L, FLAGS_AV, 1);
			UML_CMP(block, I0, 0x007fffff);
			UML_MOVc(block, COND_G, I0, 0x007fffff);
			if (AV_CALC_REQUIRED) UML_MOVc(block, COND_G, FLAGS_AV, 1);
			UML_MOV(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0);
			break;

		case 0x12:      // SUB
			generate_alumul_input(block, compiler, desc, i2, uml::I1, false, false);
			UML_SUB(block, I0, I1, get_alu1_input(i1));
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_S, FLAGS_AN);
			UML_CMP(block, I0, 0xff800000);
			UML_MOVc(block, COND_L, I0, 0xff800000);
			if (AV_CALC_REQUIRED) UML_MOVc(block, COND_L, FLAGS_AV, 1);
			UML_CMP(block, I0, 0x007fffff);
			UML_MOVc(block, COND_G, I0, 0x007fffff);
			if (AV_CALC_REQUIRED) UML_MOVc(block, COND_G, FLAGS_AV, 1);
			UML_MOV(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0);
			break;

		case 0x14:      // CMP
			generate_alumul_input(block, compiler, desc, i2, uml::I1, false, false);
			UML_SUB(block, I0, I1, get_alu1_input(i1));
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_S, FLAGS_AN);
			if (AV_CALC_REQUIRED)
			{
				UML_CMP(block, I0, 0xff800000);
				UML_MOVc(block, COND_L, FLAGS_AV, 1);
				UML_CMP(block, I0, 0x007fffff);
				UML_MOVc(block, COND_G, FLAGS_AV, 1);
			}
			break;

		case 0x16:      // ATR
			UML_MOV(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), get_alu1_input(i1));
			break;

		case 0x18:      // AND
			generate_alumul_input(block, compiler, desc, i2, uml::I0, false, false);
			UML_AND(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0, get_alu1_input(i1));
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_S, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AV_CALC_REQUIRED) UML_MOV(block, FLAGS_AV, 0);
			if (AU_CALC_REQUIRED) UML_MOV(block, FLAGS_AU, 0);
			break;

		case 0x19:      // OR
			generate_alumul_input(block, compiler, desc, i2, uml::I0, false, false);
			UML_OR(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0, get_alu1_input(i1));
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_S, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AV_CALC_REQUIRED) UML_MOV(block, FLAGS_AV, 0);
			if (AU_CALC_REQUIRED) UML_MOV(block, FLAGS_AU, 0);
			break;

		case 0x1a:      // XOR
			generate_alumul_input(block, compiler, desc, i2, uml::I0, false, false);
			UML_XOR(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0, get_alu1_input(i1));
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_S, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_AZ);
			if (AV_CALC_REQUIRED) UML_MOV(block, FLAGS_AV, 0);
			if (AU_CALC_REQUIRED) UML_MOV(block, FLAGS_AU, 0);
			break;

		case 0x1c:      // LSR
			generate_alumul_input(block, compiler, desc, i1, uml::I0, false, false);
			UML_SHR(block, I0, I0, i2);
			if (AZ_CALC_REQUIRED || AN_CALC_REQUIRED)
				UML_CMP(block, I0, 0);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_L, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_E, FLAGS_AZ);
			if (AV_CALC_REQUIRED) UML_MOV(block, FLAGS_AV, 0);
			if (AU_CALC_REQUIRED) UML_MOV(block, FLAGS_AU, 0);
			UML_MOV(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0);
			break;

		case 0x1d:      // LSL
			generate_alumul_input(block, compiler, desc, i1, uml::I0, false, false);
			UML_SHL(block, I0, I0, i2);
			if (AZ_CALC_REQUIRED || AN_CALC_REQUIRED)
				UML_CMP(block, I0, 0);
			if (AN_CALC_REQUIRED) UML_SETc(block, COND_L, FLAGS_AN);
			if (AZ_CALC_REQUIRED) UML_SETc(block, COND_E, FLAGS_AZ);
			if (AV_CALC_REQUIRED) UML_MOV(block, FLAGS_AV, 0);
			if (AU_CALC_REQUIRED) UML_MOV(block, FLAGS_AU, 0);
			UML_MOV(block, alutemp ? mem(&m_core->alutemp) : get_alu_output(io), I0);
			break;

		default:
			UML_MOV(block, mem(&m_core->pc), desc->pc);
			UML_MOV(block, mem(&m_core->arg0), op);
			UML_CALLC(block, cfunc_unimplemented_alu, this);
			break;
	}
}

void mb86235_device::generate_mul(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int mulop, bool multemp)
{
	int i1 = (mulop >> 10) & 0xf;
	int i2 = (mulop >> 5) & 0x1f;
	int io = mulop & 0x1f;
	int m = mulop & 0x4000;

	if (m)
	{
		// FMUL
		generate_alumul_input(block, compiler, desc, i2, uml::I1, true, true);
		UML_FSCOPYI(block, F1, I1);
		UML_FSCOPYI(block, F0, get_mul1_input(i1));
		UML_FSMUL(block, F1, F0, F1);
		if (MZ_CALC_REQUIRED || MN_CALC_REQUIRED)
			UML_FSCMP(block, F1, mem(&m_core->fp0));
		if (MZ_CALC_REQUIRED) UML_SETc(block, COND_E, FLAGS_MZ);
		if (MN_CALC_REQUIRED) UML_SETc(block, COND_C, FLAGS_MN);
		// TODO: MV flag
		// TODO: MU flag
		// TODO: MD flag
		UML_ICOPYFS(block, multemp ? mem(&m_core->multemp) : get_alu_output(io), F1);
	}
	else
	{
		// MUL
		generate_alumul_input(block, compiler, desc, i2, uml::I1, false, true);
		UML_MULS(block, I0, I0, I1, get_mul1_input(i1));
		if (MZ_CALC_REQUIRED) UML_SETc(block, COND_Z, FLAGS_MZ);
		if (MN_CALC_REQUIRED) UML_SETc(block, COND_S, FLAGS_MN);
		UML_CMP(block, I0, 0xff800000);
		UML_MOVc(block, COND_L, I0, 0xff800000);
		if (MV_CALC_REQUIRED) UML_MOVc(block, COND_L, FLAGS_MV, 1);
		UML_CMP(block, I0, 0x007fffff);
		UML_MOVc(block, COND_G, I0, 0x007fffff);
		if (MV_CALC_REQUIRED) UML_MOVc(block, COND_G, FLAGS_MV, 1);
		UML_MOV(block, multemp ? mem(&m_core->multemp) : get_alu_output(io), I0);
	}
}


void mb86235_device::generate_branch(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	// I0 = target pc for dynamic branches

	compiler_state compiler_temp(compiler);

	// save branch target
	if (desc->targetpc == BRANCH_TARGET_DYNAMIC)
	{
		UML_MOV(block, mem(&m_core->jmpdest), I0);                                     // mov     [jmpdest],i0
	}

	// compile delay slots
	generate_sequence_instruction(block, compiler_temp, desc->delay.first());

	// update cycles and hash jump
	if (desc->targetpc != BRANCH_TARGET_DYNAMIC)
	{
		generate_update_cycles(block, compiler_temp, desc->targetpc, true);
		if (desc->flags & OPFLAG_INTRABLOCK_BRANCH)
			UML_JMP(block, desc->targetpc | 0x80000000);                                // jmp      targetpc | 0x80000000
		else
			UML_HASHJMP(block, 0, desc->targetpc, *m_nocode);                           // hashjmp  0,targetpc,nocode
	}
	else
	{
		generate_update_cycles(block, compiler_temp, uml::mem(&m_core->jmpdest), true);
		UML_HASHJMP(block, 0, mem(&m_core->jmpdest), *m_nocode);                        // hashjmp  0,jmpdest,nocode
	}

	// update compiler label
	compiler.labelnum = compiler_temp.labelnum;

	/* reset the mapvar to the current cycles and account for skipped slots */
	compiler.cycles += desc->skipslots;
	UML_MAPVAR(block, MAPVAR_CYCLES, compiler.cycles);                                  // mapvar  CYCLES,compiler.cycles
}


void mb86235_device::generate_branch_target(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int type, int ef2)
{
	// Calculates dynamic targets into I0

	switch (type)
	{
		case 0x0: break;
		case 0x1: break;
		case 0x2:           // ARx
		{
			int reg = (ef2 >> 6) & 7;
			UML_MOV(block, I0, AR(reg));
			break;
		}
		case 0x4:           // Axx
		{
			int reg = (ef2 >> 6) & 7;
			if (ef2 & 0x400)
				UML_MOV(block, I0, AB(reg));
			else
				UML_MOV(block, I0, AA(reg));
			break;
		}
		default:
			fatalerror("generate_branch_target: type %02X at %08X", type, desc->pc);
			break;
	}
}


void mb86235_device::generate_condition(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc, int cc, bool n, uml::code_label skip_label, bool condtemp)
{
	switch (cc)
	{
		case 0x00:      // MN
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_MN, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x01:      // MZ
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_MZ, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x02:      // MV
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_MV, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x03:      // MU
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_MU, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x04:      // ZD
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_ZD, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x05:      // NR
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_NR, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x06:      // IL
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_IL, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x07:      // ZC
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_ZC, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x08:      // AN
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_AN, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x09:      // AZ
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_AZ, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x0a:      // AV
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_AV, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x0b:      // AU
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_AU, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x0c:      // MD
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_MD, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		case 0x0d:      // AD
			UML_CMP(block, condtemp ? mem(&m_core->condtemp) : FLAGS_AD, 0);
			UML_JMPc(block, n ? COND_NE : COND_E, skip_label);
			break;
		default:
			fatalerror("generate_condition: unimplemented cc %02X at %08X", cc, desc->pc);
			break;
	}
}


void mb86235_device::generate_control(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	uint64_t op = desc->opptr.q[0];
	int ef1 = (op >> 16) & 0x3f;
	int ef2 = op & 0xffff;
	int cop = (op >> 22) & 0x1f;
//  int rel12 = util::sext<int>(op, 12);

	switch (cop)
	{
		case 0x00:      // NOP
			break;

		case 0x03:      //
			if (ef1 == 1)   // CLRFI
			{
				if (m_fifoin)
					UML_CALLC(block, clear_fifoin, this);
			}
			else if (ef1 == 2)  // CLRFO
			{
				if (m_fifoout0)
					UML_CALLC(block, clear_fifoout0, this);
				if (m_fifoout1)
					UML_CALLC(block, clear_fifoout1, this);
			}
			else if (ef1 == 3)  // CLRF
			{
				if (m_fifoin)
					UML_CALLC(block, clear_fifoin, this);
				if (m_fifoout0)
					UML_CALLC(block, clear_fifoout0, this);
				if (m_fifoout1)
					UML_CALLC(block, clear_fifoout1, this);
			}
			break;

		case 0x08:      // SETM #imm16
			UML_MOV(block, mem(&m_core->mod), ef2);
			break;

		case 0x10:      // DBcc
		{
			uml::code_label const skip_label = compiler.labelnum++;

			generate_branch_target(block, compiler, desc, (op >> 12) & 0xf, ef2);
			generate_condition(block, compiler, desc, ef1, false, skip_label, true);
			generate_branch(block, compiler, desc);
			UML_LABEL(block, skip_label);
			break;
		}

		case 0x11:      // DBNcc
		{
			uml::code_label const skip_label = compiler.labelnum++;

			generate_branch_target(block, compiler, desc, (op >> 12) & 0xf, ef2);
			generate_condition(block, compiler, desc, ef1, true, skip_label, true);
			generate_branch(block, compiler, desc);
			UML_LABEL(block, skip_label);
			break;
		}

		case 0x12:      // DJMP
		{
			generate_branch_target(block, compiler, desc, (op >> 12) & 0xf, ef2);
			generate_branch(block, compiler, desc);
			break;
		}

		case 0x1a:      // DCALL
		{
			// push PC
			uml::code_label const no_overflow = compiler.labelnum++;
			UML_CMP(block, mem(&m_core->pcp), 4);
			UML_JMPc(block, COND_L, no_overflow);
			UML_MOV(block, mem(&m_core->pc), desc->pc);
			UML_CALLC(block, cfunc_pcs_overflow, this);

			UML_LABEL(block, no_overflow);
			UML_STORE(block, m_core->pcs, mem(&m_core->pcp), desc->pc + 2, SIZE_DWORD, SCALE_x4);
			UML_ADD(block, mem(&m_core->pcp), mem(&m_core->pcp), 1);

			generate_branch_target(block, compiler, desc, (op >> 12) & 0xf, ef2);
			generate_branch(block, compiler, desc);
			break;
		}

		case 0x1b:      // DRET
		{
			// pop PC
			uml::code_label const no_underflow = compiler.labelnum++;
			UML_CMP(block, mem(&m_core->pcp), 0);
			UML_JMPc(block, COND_G, no_underflow);
			UML_MOV(block, mem(&m_core->pc), desc->pc);
			UML_CALLC(block, cfunc_pcs_underflow, this);

			UML_LABEL(block, no_underflow);
			UML_SUB(block, mem(&m_core->pcp), mem(&m_core->pcp), 1);
			UML_LOAD(block, I0, m_core->pcs, mem(&m_core->pcp), SIZE_DWORD, SCALE_x4);

			generate_branch(block, compiler, desc);
			break;
		}

		default:
			UML_MOV(block, mem(&m_core->pc), desc->pc);
			UML_MOV(block, mem(&m_core->arg0), cop);
			UML_CALLC(block, cfunc_unimplemented_control, this);
			break;
	}
}

void mb86235_device::generate_xfer1(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	uint64_t opcode = desc->opptr.q[0];

	int dr = (opcode >> 12) & 0x7f;
	int sr = (opcode >> 19) & 0x7f;
	int md = opcode & 0xf;
	int ary = (opcode >> 4) & 7;
	int disp5 = (opcode >> 7) & 0x1f;
	int trm = (opcode >> 26) & 1;
//  int dir = (opcode >> 25) & 1;

	if (trm == 0)
	{
		if (sr == 0x58)
		{
			// MOV1 #imm12, DR
			generate_reg_write(block, compiler, desc, dr & 0x3f, uml::parameter(opcode & 0xfff));
		}
		else
		{
			if ((sr & 0x40) == 0)
			{
				generate_reg_read(block, compiler, desc, sr & 0x3f, uml::I1);
			}
			else
			{
				generate_ea(block, compiler, desc, md, sr & 7, ary, disp5);
				if (sr & 0x20)  // RAM-B
				{
					UML_READ(block, I1, I0, SIZE_DWORD, SPACE_IO);
				}
				else // RAM-A
				{
					UML_CALLH(block, *m_read_abus);
				}
			}

			if ((dr & 0x40) == 0)
			{
				generate_reg_write(block, compiler, desc, dr & 0x3f, uml::I1);
			}
			else
			{
				generate_ea(block, compiler, desc, md, dr & 7, ary, disp5);
				if (dr & 0x20)  // RAM-B
				{
					UML_WRITE(block, I0, I1, SIZE_DWORD, SPACE_IO);
				}
				else // RAM-A
				{
					UML_CALLH(block, *m_write_abus);
				}
			}
		}
	}
	else
	{
		// external transfer
		fatalerror("generate_xfer1 MOV1 at %08X (%08X%08X)", desc->pc, (uint32_t)(opcode >> 32), (uint32_t)(opcode));
	}
}

void mb86235_device::generate_double_xfer1(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	UML_MOV(block, mem(&m_core->pc), desc->pc);
	UML_DMOV(block, mem(&m_core->arg64), desc->opptr.q[0]);
	UML_CALLC(block, cfunc_unimplemented_double_xfer1, this);
}

void mb86235_device::generate_xfer2(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	uint64_t opcode = desc->opptr.q[0];

	int op = (opcode >> 39) & 3;
	int trm = (opcode >> 38) & 1;
	int dir = (opcode >> 37) & 1;
	int sr = (opcode >> 31) & 0x7f;
	int dr = (opcode >> 24) & 0x7f;
	int ary = (opcode >> 4) & 7;
	int md = opcode & 0xf;

	int disp14 = util::sext((opcode >> 7) & 0x3fff, 14);

	if (op == 0)    // MOV2
	{
		if (trm == 0)
		{
			if (sr == 0x58)
			{
				// MOV2 #imm24, DR
				generate_reg_write(block, compiler, desc, dr & 0x3f, uml::parameter(opcode & 0xffffff));
			}
			else
			{
				if ((sr & 0x40) == 0)
				{
					generate_reg_read(block, compiler, desc, sr & 0x3f, uml::I1);
				}
				else
				{
					generate_ea(block, compiler, desc, md, sr & 7, ary, disp14);
					if (sr & 0x20)  // RAM-B
					{
						UML_READ(block, I1, I0, SIZE_DWORD, SPACE_IO);
					}
					else // RAM-A
					{
						UML_CALLH(block, *m_read_abus);
					}
				}

				if ((dr & 0x40) == 0)
				{
					generate_reg_write(block, compiler, desc, dr & 0x3f, uml::I1);
				}
				else
				{
					generate_ea(block, compiler, desc, md, dr & 7, ary, disp14);
					if (dr & 0x20)  // RAM-B
					{
						UML_WRITE(block, I0, I1, SIZE_DWORD, SPACE_IO);
					}
					else // RAM-A
					{
						UML_CALLH(block, *m_write_abus);
					}
				}
			}
		}
		else
		{
			// external transfer
			if (dir == 0)
			{
				generate_reg_read(block, compiler, desc, dr & 0x3f, uml::I0);
				UML_ADD(block, I1, mem(&m_core->eb), mem(&m_core->eo));
				UML_ADD(block, I1, I1, disp14);
				UML_WRITE(block, I1, I0, SIZE_DWORD, SPACE_DATA);
			}
			else
			{
				UML_ADD(block, I1, mem(&m_core->eb), mem(&m_core->eo));
				UML_ADD(block, I1, I1, disp14);
				UML_READ(block, I0, I1, SIZE_DWORD, SPACE_DATA);
				generate_reg_write(block, compiler, desc, dr & 0x3f, uml::I0);
			}

			// update EO
			UML_ADD(block, mem(&m_core->eo), mem(&m_core->eo), disp14);
		}
	}
	else if (op == 2)   // MOV4
	{
		fatalerror("generate_xfer2 MOV4 at %08X (%08X%08X)", desc->pc, (uint32_t)(opcode >> 32), (uint32_t)(opcode));
	}
}

void mb86235_device::generate_double_xfer2(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	UML_MOV(block, mem(&m_core->pc), desc->pc);
	UML_DMOV(block, mem(&m_core->arg64), desc->opptr.q[0]);
	UML_CALLC(block, cfunc_unimplemented_double_xfer2, this);
}

void mb86235_device::generate_xfer3(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	uint64_t opcode = desc->opptr.q[0];

	uint32_t imm = (uint32_t)(opcode >> 27);
	int dr = (opcode >> 19) & 0x7f;
	int ary = (opcode >> 4) & 7;
	int md = opcode & 0xf;

	int disp = util::sext<int>((opcode >> 7) & 0xfff, 12);

	switch (dr >> 5)
	{
		case 0:
		case 1:     // reg
			generate_reg_write(block, compiler, desc, dr & 0x3f, uml::parameter(imm));
			break;

		case 2:     // RAM-A
			generate_ea(block, compiler, desc, md, dr & 7, ary, disp);
			UML_MOV(block, I1, imm);
			UML_CALLH(block, *m_write_abus);
			break;

		case 3:     // RAM-B
			generate_ea(block, compiler, desc, md, dr & 7, ary, disp);
			UML_WRITE(block, I0, imm, SIZE_DWORD, SPACE_IO);
			break;
	}
}


void mb86235_device::generate_pre_control(drcuml_block &block, compiler_state &compiler, const opcode_desc *desc)
{
	uint64_t op = desc->opptr.q[0];
	int ef1 = (op >> 16) & 0x3f;
	int ef2 = op & 0xffff;
	int cop = (op >> 22) & 0x1f;

	switch (cop)
	{
		case 0x10:      // DBcc
		case 0x11:      // DBNcc
		case 0x18:      // DCcc
		case 0x19:      // DCNcc
			switch (ef1)
			{
				case 0x00:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_MN); break;        // MN
				case 0x01:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_MZ); break;        // MZ
				case 0x02:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_MV); break;        // MV
				case 0x03:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_MU); break;        // MU
				case 0x04:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_ZD); break;        // ZD
				case 0x05:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_NR); break;        // NR
				case 0x06:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_IL); break;        // IL
				case 0x07:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_ZC); break;        // ZC
				case 0x08:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_AN); break;        // AN
				case 0x09:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_AZ); break;        // AZ
				case 0x0a:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_AV); break;        // AV
				case 0x0b:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_AU); break;        // AU
				case 0x0c:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_MD); break;        // MD
				case 0x0d:  UML_MOV(block, mem(&m_core->condtemp), FLAGS_AD); break;        // AD
				default:
					fatalerror("generate_pre_control: unimplemented cc %02X at %08X", ef1, desc->pc);
					break;
			}
			break;

		case 0x14:      // DBBC ARx:y, rel12
			// TODO: copy ARx
			UML_MOV(block, mem(&m_core->condtemp), AR((ef2 >> 13) & 7));
			break;

		case 0x15:      // DBBS ARx:y, rel12
			// TODO: copy ARx
			UML_MOV(block, mem(&m_core->condtemp), AR((ef2 >> 13) & 7));
			break;

		default:
			break;
	}
}
