<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='480' type='const llvm::CodeGenRegister *[2]'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='490' u='w' c='_ZN4llvm7RegUnitC1Ev'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='490' u='w' c='_ZN4llvm7RegUnitC1Ev'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='494' u='r' c='_ZNK4llvm7RegUnit8getRootsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='494' u='r' c='_ZNK4llvm7RegUnit8getRootsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='495' u='r' c='_ZNK4llvm7RegUnit8getRootsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='495' u='r' c='_ZNK4llvm7RegUnit8getRootsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='495' u='r' c='_ZNK4llvm7RegUnit8getRootsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='665' u='w' c='_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='666' u='w' c='_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_'/>
<offset>64</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='477'>// Each native RegUnit corresponds to one or two root registers. The full
    // set of registers containing this unit can be computed as the union of
    // these two registers and their super-registers.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2404' u='r' c='_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj'/>
