<stg><name>conv1d_0</name>


<trans_list>

<trans id="292" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:2 %store_ln14 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
entry:3 %br_ln14 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:0 %i_5 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_15_2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2:2 %icmp_ln14 = icmp_eq  i7 %i_5, i7 105

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 105, i64 105, i64 105

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2:4 %add_ln1271 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1271"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2:5 %br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_15_2.split, void %for.end23

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:0 %trunc_ln18_cast = zext i7 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln18_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:2 %input_r_addr = getelementptr i16 %input_r, i64 0, i64 %trunc_ln18_cast

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:3 %input_r_load = load i7 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:4 %zext_ln1271_1 = zext i7 %add_ln1271

]]></Node>
<StgValue><ssdm name="zext_ln1271_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:5 %input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="input_r_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:6 %input_r_load_1 = load i7 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:184 %store_ln14 = store i7 %add_ln1271, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:3 %input_r_load = load i7 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:6 %input_r_load_1 = load i7 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:7 %add_ln1271_1 = add i7 %i_5, i7 2

]]></Node>
<StgValue><ssdm name="add_ln1271_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:8 %zext_ln1271_2 = zext i7 %add_ln1271_1

]]></Node>
<StgValue><ssdm name="zext_ln1271_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:9 %input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="input_r_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:10 %input_r_load_2 = load i7 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:19 %add_ln1271_4 = add i7 %i_5, i7 5

]]></Node>
<StgValue><ssdm name="add_ln1271_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:20 %zext_ln1271_5 = zext i7 %add_ln1271_4

]]></Node>
<StgValue><ssdm name="zext_ln1271_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:21 %input_r_addr_5 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_5

]]></Node>
<StgValue><ssdm name="input_r_addr_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:22 %input_r_load_5 = load i7 %input_r_addr_5

]]></Node>
<StgValue><ssdm name="input_r_load_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:63 %sext_ln1273 = sext i16 %input_r_load

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:64 %mul_ln1273 = mul i22 %sext_ln1273, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:10 %input_r_load_2 = load i7 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:11 %add_ln1271_2 = add i7 %i_5, i7 3

]]></Node>
<StgValue><ssdm name="add_ln1271_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:12 %zext_ln1271_3 = zext i7 %add_ln1271_2

]]></Node>
<StgValue><ssdm name="zext_ln1271_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:13 %input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="input_r_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:14 %input_r_load_3 = load i7 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:22 %input_r_load_5 = load i7 %input_r_addr_5

]]></Node>
<StgValue><ssdm name="input_r_load_5"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:27 %add_ln1271_6 = add i7 %i_5, i7 7

]]></Node>
<StgValue><ssdm name="add_ln1271_6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:28 %zext_ln1271_7 = zext i7 %add_ln1271_6

]]></Node>
<StgValue><ssdm name="zext_ln1271_7"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:29 %input_r_addr_7 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="input_r_addr_7"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:30 %input_r_load_7 = load i7 %input_r_addr_7

]]></Node>
<StgValue><ssdm name="input_r_load_7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:64 %mul_ln1273 = mul i22 %sext_ln1273, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:66 %sext_ln1273_1 = sext i16 %input_r_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:67 %mul_ln813 = mul i24 %sext_ln1273_1, i24 90

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:14 %input_r_load_3 = load i7 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:15 %add_ln1271_3 = add i7 %i_5, i7 4

]]></Node>
<StgValue><ssdm name="add_ln1271_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:16 %zext_ln1271_4 = zext i7 %add_ln1271_3

]]></Node>
<StgValue><ssdm name="zext_ln1271_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:17 %input_r_addr_4 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="input_r_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:18 %input_r_load_4 = load i7 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:30 %input_r_load_7 = load i7 %input_r_addr_7

]]></Node>
<StgValue><ssdm name="input_r_load_7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:35 %add_ln1271_8 = add i7 %i_5, i7 9

]]></Node>
<StgValue><ssdm name="add_ln1271_8"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:36 %zext_ln1271_9 = zext i7 %add_ln1271_8

]]></Node>
<StgValue><ssdm name="zext_ln1271_9"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:37 %input_r_addr_9 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_9

]]></Node>
<StgValue><ssdm name="input_r_addr_9"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:38 %input_r_load_9 = load i7 %input_r_addr_9

]]></Node>
<StgValue><ssdm name="input_r_load_9"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:64 %mul_ln1273 = mul i22 %sext_ln1273, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:67 %mul_ln813 = mul i24 %sext_ln1273_1, i24 90

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:73 %sext_ln1273_2 = sext i16 %input_r_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:74 %mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562

]]></Node>
<StgValue><ssdm name="mul_ln1273_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:18 %input_r_load_4 = load i7 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:23 %add_ln1271_5 = add i7 %i_5, i7 6

]]></Node>
<StgValue><ssdm name="add_ln1271_5"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:24 %zext_ln1271_6 = zext i7 %add_ln1271_5

]]></Node>
<StgValue><ssdm name="zext_ln1271_6"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:25 %input_r_addr_6 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_6

]]></Node>
<StgValue><ssdm name="input_r_addr_6"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:26 %input_r_load_6 = load i7 %input_r_addr_6

]]></Node>
<StgValue><ssdm name="input_r_load_6"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:38 %input_r_load_9 = load i7 %input_r_addr_9

]]></Node>
<StgValue><ssdm name="input_r_load_9"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:43 %add_ln1271_10 = add i7 %i_5, i7 11

]]></Node>
<StgValue><ssdm name="add_ln1271_10"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:44 %zext_ln1271_11 = zext i7 %add_ln1271_10

]]></Node>
<StgValue><ssdm name="zext_ln1271_11"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:45 %input_r_addr_11 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_11

]]></Node>
<StgValue><ssdm name="input_r_addr_11"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:46 %input_r_load_11 = load i7 %input_r_addr_11

]]></Node>
<StgValue><ssdm name="input_r_load_11"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:64 %mul_ln1273 = mul i22 %sext_ln1273, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:65 %trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln1273, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:67 %mul_ln813 = mul i24 %sext_ln1273_1, i24 90

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:68 %tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:69 %sext_ln838 = sext i22 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln838"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:70 %add_ln1347 = add i24 %mul_ln813, i24 %sext_ln838

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:74 %mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562

]]></Node>
<StgValue><ssdm name="mul_ln1273_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:99 %sext_ln1273_7 = sext i16 %input_r_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_7"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:100 %mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131

]]></Node>
<StgValue><ssdm name="mul_ln813_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:26 %input_r_load_6 = load i7 %input_r_addr_6

]]></Node>
<StgValue><ssdm name="input_r_load_6"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:31 %add_ln1271_7 = add i7 %i_5, i7 8

]]></Node>
<StgValue><ssdm name="add_ln1271_7"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:32 %zext_ln1271_8 = zext i7 %add_ln1271_7

]]></Node>
<StgValue><ssdm name="zext_ln1271_8"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:33 %input_r_addr_8 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_8

]]></Node>
<StgValue><ssdm name="input_r_addr_8"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:34 %input_r_load_8 = load i7 %input_r_addr_8

]]></Node>
<StgValue><ssdm name="input_r_load_8"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:46 %input_r_load_11 = load i7 %input_r_addr_11

]]></Node>
<StgValue><ssdm name="input_r_load_11"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:47 %add_ln1271_11 = add i7 %i_5, i7 12

]]></Node>
<StgValue><ssdm name="add_ln1271_11"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:48 %zext_ln1271_12 = zext i7 %add_ln1271_11

]]></Node>
<StgValue><ssdm name="zext_ln1271_12"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:49 %input_r_addr_12 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_12

]]></Node>
<StgValue><ssdm name="input_r_addr_12"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:50 %input_r_load_12 = load i7 %input_r_addr_12

]]></Node>
<StgValue><ssdm name="input_r_load_12"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:70 %add_ln1347 = add i24 %mul_ln813, i24 %sext_ln838

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:71 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:72 %and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:74 %mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562

]]></Node>
<StgValue><ssdm name="mul_ln1273_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:75 %sext_ln813 = sext i23 %mul_ln1273_1

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:76 %add_ln1347_16 = add i24 %and_ln, i24 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln1347_16"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:100 %mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131

]]></Node>
<StgValue><ssdm name="mul_ln813_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:113 %sext_ln1273_10 = sext i16 %input_r_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_10"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:114 %mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln1273_2"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
for.end23:0 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:34 %input_r_load_8 = load i7 %input_r_addr_8

]]></Node>
<StgValue><ssdm name="input_r_load_8"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:39 %add_ln1271_9 = add i7 %i_5, i7 10

]]></Node>
<StgValue><ssdm name="add_ln1271_9"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:40 %zext_ln1271_10 = zext i7 %add_ln1271_9

]]></Node>
<StgValue><ssdm name="zext_ln1271_10"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:41 %input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_10

]]></Node>
<StgValue><ssdm name="input_r_addr_10"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:42 %input_r_load_10 = load i7 %input_r_addr_10

]]></Node>
<StgValue><ssdm name="input_r_load_10"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:50 %input_r_load_12 = load i7 %input_r_addr_12

]]></Node>
<StgValue><ssdm name="input_r_load_12"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:55 %add_ln1271_13 = add i7 %i_5, i7 14

]]></Node>
<StgValue><ssdm name="add_ln1271_13"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:56 %zext_ln1271_14 = zext i7 %add_ln1271_13

]]></Node>
<StgValue><ssdm name="zext_ln1271_14"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:57 %input_r_addr_14 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_14

]]></Node>
<StgValue><ssdm name="input_r_addr_14"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:58 %input_r_load_14 = load i7 %input_r_addr_14

]]></Node>
<StgValue><ssdm name="input_r_load_14"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:76 %add_ln1347_16 = add i24 %and_ln, i24 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln1347_16"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:77 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:78 %and_ln838_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_s"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:79 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_r_load_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:80 %sext_ln1273_3 = sext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:81 %sub_ln1273 = sub i23 0, i23 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="sub_ln1273"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:82 %shl_ln1273_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_r_load_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="17">
<![CDATA[
VITIS_LOOP_15_2.split:83 %sext_ln1273_4 = sext i17 %shl_ln1273_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:84 %sub_ln1273_1 = sub i23 %sub_ln1273, i23 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="sub_ln1273_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:85 %sext_ln813_2 = sext i23 %sub_ln1273_1

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:86 %add_ln1347_17 = add i24 %and_ln838_s, i24 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="add_ln1347_17"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:87 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:88 %and_ln838_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_14"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:89 %shl_ln1273_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_r_load_4, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="21">
<![CDATA[
VITIS_LOOP_15_2.split:90 %sext_ln1273_5 = sext i21 %shl_ln1273_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:91 %sub_ln1273_2 = sub i22 0, i22 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="sub_ln1273_2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:92 %shl_ln1273_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_r_load_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_3"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_15_2.split:93 %sext_ln1273_6 = sext i17 %shl_ln1273_3

]]></Node>
<StgValue><ssdm name="sext_ln1273_6"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:94 %sub_ln1273_3 = sub i22 %sub_ln1273_2, i22 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="sub_ln1273_3"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:95 %sext_ln813_3 = sext i22 %sub_ln1273_3

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:96 %add_ln1347_18 = add i24 %and_ln838_14, i24 %sext_ln813_3

]]></Node>
<StgValue><ssdm name="add_ln1347_18"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:97 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:98 %and_ln838_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_15"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:100 %mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131

]]></Node>
<StgValue><ssdm name="mul_ln813_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:101 %add_ln1347_19 = add i24 %mul_ln813_1, i24 %and_ln838_15

]]></Node>
<StgValue><ssdm name="add_ln1347_19"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:114 %mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln1273_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="23" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:129 %sext_ln1273_13 = sext i16 %input_r_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1273_13"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:130 %mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43

]]></Node>
<StgValue><ssdm name="mul_ln1273_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:42 %input_r_load_10 = load i7 %input_r_addr_10

]]></Node>
<StgValue><ssdm name="input_r_load_10"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:51 %add_ln1271_12 = add i7 %i_5, i7 13

]]></Node>
<StgValue><ssdm name="add_ln1271_12"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:52 %zext_ln1271_13 = zext i7 %add_ln1271_12

]]></Node>
<StgValue><ssdm name="zext_ln1271_13"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:53 %input_r_addr_13 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_13

]]></Node>
<StgValue><ssdm name="input_r_addr_13"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:54 %input_r_load_13 = load i7 %input_r_addr_13

]]></Node>
<StgValue><ssdm name="input_r_load_13"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:58 %input_r_load_14 = load i7 %input_r_addr_14

]]></Node>
<StgValue><ssdm name="input_r_load_14"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:59 %add_ln1271_14 = add i7 %i_5, i7 15

]]></Node>
<StgValue><ssdm name="add_ln1271_14"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:60 %zext_ln1271_15 = zext i7 %add_ln1271_14

]]></Node>
<StgValue><ssdm name="zext_ln1271_15"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:61 %input_r_addr_15 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_15

]]></Node>
<StgValue><ssdm name="input_r_addr_15"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:62 %input_r_load_15 = load i7 %input_r_addr_15

]]></Node>
<StgValue><ssdm name="input_r_load_15"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:101 %add_ln1347_19 = add i24 %mul_ln813_1, i24 %and_ln838_15

]]></Node>
<StgValue><ssdm name="add_ln1347_19"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:102 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:103 %and_ln838_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_16"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
VITIS_LOOP_15_2.split:104 %shl_ln1273_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_r_load_6, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_4"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_15_2.split:105 %sext_ln1273_8 = sext i20 %shl_ln1273_4

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_15_2.split:106 %shl_ln1273_5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_5"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="21" op_0_bw="18">
<![CDATA[
VITIS_LOOP_15_2.split:107 %sext_ln1273_9 = sext i18 %shl_ln1273_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_15_2.split:108 %add_ln1273 = add i21 %sext_ln1273_8, i21 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="add_ln1273"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="21">
<![CDATA[
VITIS_LOOP_15_2.split:109 %sext_ln813_4 = sext i21 %add_ln1273

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:110 %add_ln1347_20 = add i24 %and_ln838_16, i24 %sext_ln813_4

]]></Node>
<StgValue><ssdm name="add_ln1347_20"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:111 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:112 %and_ln838_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_17"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:114 %mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln1273_2"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:115 %sext_ln813_5 = sext i22 %mul_ln1273_2

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:116 %add_ln1347_21 = add i24 %and_ln838_17, i24 %sext_ln813_5

]]></Node>
<StgValue><ssdm name="add_ln1347_21"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:130 %mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43

]]></Node>
<StgValue><ssdm name="mul_ln1273_3"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:144 %sext_ln1273_16 = sext i16 %input_r_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1273_16"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:145 %mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln1273_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="177" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:54 %input_r_load_13 = load i7 %input_r_addr_13

]]></Node>
<StgValue><ssdm name="input_r_load_13"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:62 %input_r_load_15 = load i7 %input_r_addr_15

]]></Node>
<StgValue><ssdm name="input_r_load_15"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:116 %add_ln1347_21 = add i24 %and_ln838_17, i24 %sext_ln813_5

]]></Node>
<StgValue><ssdm name="add_ln1347_21"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:117 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:118 %and_ln838_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_18"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
VITIS_LOOP_15_2.split:119 %shl_ln1273_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_r_load_8, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_6"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_15_2.split:120 %sext_ln1273_11 = sext i20 %shl_ln1273_6

]]></Node>
<StgValue><ssdm name="sext_ln1273_11"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_15_2.split:121 %sub_ln1273_4 = sub i21 0, i21 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="sub_ln1273_4"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_15_2.split:122 %shl_ln1273_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_7"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="18">
<![CDATA[
VITIS_LOOP_15_2.split:123 %sext_ln1273_12 = sext i18 %shl_ln1273_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_12"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_15_2.split:124 %sub_ln1273_5 = sub i21 %sub_ln1273_4, i21 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="sub_ln1273_5"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="21">
<![CDATA[
VITIS_LOOP_15_2.split:125 %sext_ln813_6 = sext i21 %sub_ln1273_5

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:126 %add_ln1347_22 = add i24 %and_ln838_18, i24 %sext_ln813_6

]]></Node>
<StgValue><ssdm name="add_ln1347_22"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:127 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:128 %and_ln838_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_19"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:130 %mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43

]]></Node>
<StgValue><ssdm name="mul_ln1273_3"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:131 %sext_ln813_7 = sext i23 %mul_ln1273_3

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:132 %add_ln1347_23 = add i24 %and_ln838_19, i24 %sext_ln813_7

]]></Node>
<StgValue><ssdm name="add_ln1347_23"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:145 %mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln1273_4"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:150 %sext_ln1273_17 = sext i16 %input_r_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1273_17"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:151 %mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49

]]></Node>
<StgValue><ssdm name="mul_ln1273_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="198" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:132 %add_ln1347_23 = add i24 %and_ln838_19, i24 %sext_ln813_7

]]></Node>
<StgValue><ssdm name="add_ln1347_23"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:133 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:134 %and_ln838_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_20"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="20" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:135 %sext_ln1273_14 = sext i16 %input_r_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1273_14"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
VITIS_LOOP_15_2.split:136 %shl_ln1273_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_r_load_10, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_8"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="20" op_0_bw="19">
<![CDATA[
VITIS_LOOP_15_2.split:137 %sext_ln1273_15 = sext i19 %shl_ln1273_8

]]></Node>
<StgValue><ssdm name="sext_ln1273_15"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_15_2.split:138 %sub_ln1273_6 = sub i20 0, i20 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="sub_ln1273_6"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_15_2.split:139 %sub_ln1273_7 = sub i20 %sub_ln1273_6, i20 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="sub_ln1273_7"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="20">
<![CDATA[
VITIS_LOOP_15_2.split:140 %sext_ln813_8 = sext i20 %sub_ln1273_7

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:141 %add_ln1347_24 = add i24 %and_ln838_20, i24 %sext_ln813_8

]]></Node>
<StgValue><ssdm name="add_ln1347_24"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:142 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:143 %and_ln838_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_21"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:145 %mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln1273_4"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:146 %sext_ln813_9 = sext i23 %mul_ln1273_4

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:147 %add_ln1347_25 = add i24 %and_ln838_21, i24 %sext_ln813_9

]]></Node>
<StgValue><ssdm name="add_ln1347_25"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:151 %mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49

]]></Node>
<StgValue><ssdm name="mul_ln1273_5"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:166 %sext_ln1273_20 = sext i16 %input_r_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1273_20"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:167 %mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571

]]></Node>
<StgValue><ssdm name="mul_ln1273_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="216" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:147 %add_ln1347_25 = add i24 %and_ln838_21, i24 %sext_ln813_9

]]></Node>
<StgValue><ssdm name="add_ln1347_25"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:148 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:149 %and_ln838_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_22"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:151 %mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49

]]></Node>
<StgValue><ssdm name="mul_ln1273_5"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:152 %sext_ln813_10 = sext i23 %mul_ln1273_5

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:153 %add_ln1347_26 = add i24 %and_ln838_22, i24 %sext_ln813_10

]]></Node>
<StgValue><ssdm name="add_ln1347_26"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:167 %mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571

]]></Node>
<StgValue><ssdm name="mul_ln1273_6"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="23" op_0_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:172 %sext_ln1273_21 = sext i16 %input_r_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1273_21"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:173 %mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566

]]></Node>
<StgValue><ssdm name="mul_ln1273_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="225" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:153 %add_ln1347_26 = add i24 %and_ln838_22, i24 %sext_ln813_10

]]></Node>
<StgValue><ssdm name="add_ln1347_26"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:154 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:155 %and_ln838_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_23"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:156 %shl_ln1273_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_r_load_13, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_9"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="21">
<![CDATA[
VITIS_LOOP_15_2.split:157 %sext_ln1273_18 = sext i21 %shl_ln1273_9

]]></Node>
<StgValue><ssdm name="sext_ln1273_18"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:158 %sub_ln1273_8 = sub i22 0, i22 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="sub_ln1273_8"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_15_2.split:159 %shl_ln1273_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_s"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="18">
<![CDATA[
VITIS_LOOP_15_2.split:160 %sext_ln1273_19 = sext i18 %shl_ln1273_s

]]></Node>
<StgValue><ssdm name="sext_ln1273_19"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:161 %sub_ln1273_9 = sub i22 %sub_ln1273_8, i22 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="sub_ln1273_9"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="22">
<![CDATA[
VITIS_LOOP_15_2.split:162 %sext_ln813_11 = sext i22 %sub_ln1273_9

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:163 %add_ln1347_27 = add i24 %and_ln838_23, i24 %sext_ln813_11

]]></Node>
<StgValue><ssdm name="add_ln1347_27"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:164 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:165 %and_ln838_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_24"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:167 %mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571

]]></Node>
<StgValue><ssdm name="mul_ln1273_6"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:168 %sext_ln813_12 = sext i23 %mul_ln1273_6

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:169 %add_ln1347_28 = add i24 %and_ln838_24, i24 %sext_ln813_12

]]></Node>
<StgValue><ssdm name="add_ln1347_28"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:173 %mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566

]]></Node>
<StgValue><ssdm name="mul_ln1273_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="242" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:169 %add_ln1347_28 = add i24 %and_ln838_24, i24 %sext_ln813_12

]]></Node>
<StgValue><ssdm name="add_ln1347_28"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:170 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:171 %and_ln838_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_25"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:173 %mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566

]]></Node>
<StgValue><ssdm name="mul_ln1273_7"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="23">
<![CDATA[
VITIS_LOOP_15_2.split:174 %sext_ln813_13 = sext i23 %mul_ln1273_7

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:175 %add_ln1347_29 = add i24 %and_ln838_25, i24 %sext_ln813_13

]]></Node>
<StgValue><ssdm name="add_ln1347_29"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:1 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:175 %add_ln1347_29 = add i24 %and_ln838_25, i24 %sext_ln813_13

]]></Node>
<StgValue><ssdm name="add_ln1347_29"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:176 %trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln818_2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:177 %output_addr = getelementptr i15 %output_r, i64 0, i64 %trunc_ln18_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:178 %trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln1347_29, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:179 %add_ln813 = add i16 %trunc_ln818_2, i16 65519

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_15_2.split:180 %add_ln1649 = add i15 %trunc_ln3, i15 32751

]]></Node>
<StgValue><ssdm name="add_ln1649"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_15_2.split:181 %icmp_ln1649 = icmp_sgt  i16 %add_ln813, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_15_2.split:182 %select_ln9 = select i1 %icmp_ln1649, i15 %add_ln1649, i15 0

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="15" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:183 %store_ln20 = store i15 %select_ln9, i7 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:185 %br_ln14 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
