.device LFE5U-45F

.comment Part: LFE5U-45F-6CABGA381

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R16C1:CIB_LR
arc: S3_V06S0303 JQ5

.tile CIB_R1C43:CIB
arc: E3_H06E0303 V06N0303

.tile CIB_R1C48:CIB
arc: JD7 E1_H01W0100

.tile CIB_R1C49:CIB
arc: H01W0100 W3_H06E0303

.tile CIB_R1C78:CIB
arc: S1_V02S0001 E3_H06W0003

.tile CIB_R1C81:CIB
arc: E1_H02E0501 S3_V06N0303
arc: JA0 S1_V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C83:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C84:CIB
arc: E1_H02E0701 S1_V02N0701
arc: W3_H06W0003 JQ0

.tile CIB_R1C85:CIB
arc: E1_H02E0501 S1_V02N0501
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C86:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R22C13:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R22C18:CIB_DSP
arc: S1_V02S0001 E1_H01W0000

.tile CIB_R22C19:CIB_DSP
arc: H01W0000 W3_H06E0103

.tile CIB_R22C1:CIB_LR_S
arc: E3_H06E0003 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile CIB_R22C7:CIB_DSP
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R23C1:CIB_LR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V01S0100
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: JA0 H00R0000
arc: JA3 H00L0100
arc: S3_V06S0303 E1_H01W0100
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R24C1:CIB_LR
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 N1_V02S0601
arc: S3_V06S0303 E1_H01W0100

.tile CIB_R25C1:CIB_LR
arc: JA3 E1_H02W0501
enum: CIB.JB3MUX 0

.tile CIB_R25C89:CIB_LR
arc: W3_H06W0303 JQ5

.tile CIB_R26C1:CIB_LR
arc: N1_V02N0201 S3_V06N0103

.tile CIB_R28C1:CIB_LR
arc: JA0 V02N0501
arc: N3_V06N0003 S3_V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R29C1:CIB_LR
arc: N1_V02N0501 N3_V06S0303

.tile CIB_R30C1:CIB_LR
arc: S1_V02S0501 N3_V06S0303

.tile CIB_R32C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0501 N1_V02S0501

.tile CIB_R34C1:CIB_LR_S
arc: JA3 N1_V02S0501
arc: N3_V06N0303 S3_V06N0303
enum: CIB.JB3MUX 0

.tile CIB_R34C2:CIB_EBR
arc: S1_V02S0601 N3_V06S0303

.tile CIB_R38C1:CIB_LR
arc: JA0 H02W0701
arc: JA3 V00T0000
arc: JD7 S1_V02N0401
arc: N3_V06N0003 S3_V06N0303
arc: V00T0000 H02W0001
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R40C1:CIB_LR
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0303 JQ5

.tile CIB_R44C1:CIB_LR
arc: JA3 H02W0501
arc: N3_V06N0303 JF5
enum: CIB.JB3MUX 0

.tile CIB_R46C1:CIB_LR_S
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R52C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R58C1:CIB_LR_S
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C89:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R64C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R70C1:CIB_LR_S
arc: N3_V06N0303 JF5

.tile CIB_R70C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C69:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C70:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C71:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C72:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C73:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C74:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C75:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C76:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C77:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C78:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C79:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R70C80:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C87:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile MIB_R0C40:TMID_0
arc: G_TDCC0CLKI G_JTRQPCLKCIB1

.tile MIB_R0C81:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C83:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C84:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP

.tile MIB_R0C85:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C86:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C87:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C12:EBR_SPINE_UL1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R10C30:EBR_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C40:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0000
arc: G_ULPCLK1 G_HPFE0000

.tile MIB_R10C41:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0000
arc: G_URPCLK1 G_HPFE0000

.tile MIB_R10C50:EBR_SPINE_UR0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R15C0:PICL1_DQS0
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R16C0:PICL2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C81:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C83:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C84:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C85:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C86:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R23C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R24C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R24C90:PICR1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R25C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C90:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R27C0:PICL1_DQS0
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C0:PICL2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R33C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R34C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R34C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R38C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R39C0:PICL1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R40C0:PICL2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R44C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R45C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP

.tile MIB_R58C40:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0000
arc: G_LLPCLK1 G_HPFE0000

.tile MIB_R58C41:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0000
arc: G_LRPCLK1 G_HPFE0000

.tile MIB_R69C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R70C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R71C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R71C4:EFB0_PICB0
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile R11C81:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203

.tile R11C84:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R15C18:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R15C30:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R15C3:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R15C85:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R17C15:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R17C21:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R17C27:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C33:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C39:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C3:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R17C45:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C51:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C57:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R17C63:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R17C69:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R17C75:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C81:PLC2
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0103

.tile R17C84:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R17C9:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R21C18:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R21C2:PLC2
arc: S1_V02S0001 H02W0001

.tile R21C30:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R21C3:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: W1_H02W0001 N3_V06S0003

.tile R21C85:PLC2
arc: N3_V06N0203 S1_V02N0401

.tile R23C15:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R23C17:PLC2
arc: E1_H02E0101 W1_H02E0101

.tile R23C18:PLC2
arc: V00T0100 N1_V02S0701
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C21:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R23C24:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R23C27:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R23C29:PLC2
arc: E1_H02E0201 S1_V02N0201

.tile R23C2:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0201
arc: A1 F5
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B1 H02W0301
arc: B3 E1_H01W0100
arc: B5 V01S0000
arc: B6 H02E0301
arc: B7 V00T0000
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C6 V02N0201
arc: C7 E1_H02W0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D2 F0
arc: D3 F0
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 F6
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0100 F7
arc: V01S0000 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0001010100000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 0000000011111111
word: SLICED.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C30:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103

.tile R23C31:PLC2
arc: V00B0100 H02E0701
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R23C33:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103

.tile R23C36:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R23C37:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R23C39:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R23C3:PLC2
arc: H00R0000 H02W0601
arc: S1_V02S0001 N1_V02S0001
arc: V00B0000 N1_V02S0001
arc: A0 H00L0000
arc: A1 H00L0000
arc: B0 H01W0100
arc: B1 Q1
arc: C0 H00R0100
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C3 H00R0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 H01E0101
arc: E1_H01E0001 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M1 H00R0000
arc: M5 V01S0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N3_V06N0103 Q2
arc: S1_V02S0301 F1
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V01S0000 Q1
arc: V01S0100 F1
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 1111111111111110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C42:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C43:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R23C45:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C48:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R23C49:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R23C4:PLC2
arc: W1_H02W0601 H01E0001

.tile R23C51:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C54:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R23C55:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R23C57:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C60:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R23C61:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R23C63:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R23C66:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R23C67:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R23C69:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R23C72:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R23C73:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C75:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R23C78:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R23C79:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C81:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R23C84:PLC2
arc: N3_V06N0003 W3_H06E0003

.tile R23C85:PLC2
arc: N1_V02N0401 W3_H06E0203

.tile R23C9:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R24C2:PLC2
arc: N1_V02N0201 H02E0201
arc: V00B0000 V02S0001
arc: C0 H02E0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R24C3:PLC2
arc: H00L0100 V02S0301
arc: V00B0000 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R25C11:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R25C17:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R25C23:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R25C29:PLC2
arc: N1_V02N0201 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile R25C2:PLC2
arc: N1_V02N0301 H06W0003

.tile R25C35:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R25C3:PLC2
arc: W1_H02W0501 N1_V01S0100

.tile R25C41:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R25C47:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R25C53:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R25C59:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R25C5:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R25C65:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R25C71:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R25C77:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R25C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R28C2:PLC2
arc: D5 V02N0601
arc: F5 F5_SLICE
arc: S3_V06S0303 F5
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R29C2:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0401 N3_V06S0203

.tile R29C3:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R30C2:PLC2
arc: V00B0100 H02W0701
arc: D3 V00B0100
arc: F3 F3_SLICE
arc: S3_V06S0003 F3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R30C3:PLC2
arc: W1_H02W0701 V02S0701

.tile R31C2:PLC2
arc: D7 N1_V02S0401
arc: F7 F7_SLICE
arc: S3_V06S0203 F7
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R36C2:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 N1_V02S0601

.tile R37C2:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R38C2:PLC2
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0701 N1_V02S0701

.tile R3C12:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R3C18:PLC2
arc: S3_V06S0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile R3C24:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R3C30:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R3C36:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R3C3:PLC2
arc: S3_V06S0303 H06W0303

.tile R3C40:PLC2
arc: E1_H02E0101 V01N0101
arc: S1_V02S0301 E1_H02W0301
arc: A0 V02N0501
arc: B0 V01N0001
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0111000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C41:PLC2
arc: E1_H02E0301 V02N0301
arc: S1_V02S0301 E1_H01W0100
arc: A0 V01N0101
arc: B0 V02N0101
arc: C0 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0111000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C42:PLC2
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0701
arc: B0 W1_H02E0101
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 0111000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C48:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R3C54:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R3C60:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R3C66:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R3C6:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R3C72:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R3C78:PLC2
arc: D2 N1_V02S0001
arc: F2 F2_SLICE
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R3C81:PLC2
arc: N1_V02N0701 S3_V06N0203

.tile R3C84:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R3C85:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R43C2:PLC2
arc: V01S0100 N3_V06S0303

.tile R44C23:PLC2
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R44C2:PLC2
arc: W1_H02W0501 N1_V01S0100

.tile R4C39:PLC2
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C40:PLC2
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: W1_H02W0301 V02S0301
arc: A0 V01N0101
arc: A1 V02N0501
arc: A4 V02N0101
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 N1_V01S0000
arc: C0 F4
arc: C1 F4
arc: C3 E1_H01W0000
arc: C4 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0201
arc: D3 V01S0100
arc: D4 V01N0001
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F4
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 0000000000100000
word: SLICEA.K0.INIT 0010101010101010
word: SLICEA.K1.INIT 0010101010101010
word: SLICEB.K1.INIT 0011111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R4C41:PLC2
arc: E1_H02E0101 H01E0101
arc: H00L0000 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: S1_V02S0301 H01E0101
arc: A1 H02W0501
arc: A2 V02N0701
arc: A5 E1_H01W0000
arc: A6 H00L0000
arc: B1 V02S0301
arc: B2 V02N0101
arc: B5 V02N0501
arc: B6 H02E0301
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C5 V01N0101
arc: C6 S1_V02N0001
arc: D1 F2
arc: D2 V02N0201
arc: D5 S1_V02N0601
arc: D6 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: M0 V00B0100
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: V00B0100 F5
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
word: SLICEC.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000000000010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000010000000000
word: SLICED.K0.INIT 0000000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C42:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0501 H01E0101
arc: V00B0100 V02S0301
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V01N0101
arc: A0 H01E0001
arc: B0 H02E0101
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C43:PLC2
arc: N3_V06N0303 H06E0303

.tile R5C39:PLC2
arc: E1_H01E0001 F4
arc: F4 F4_SLICE
word: SLICEC.K0.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R5C40:PLC2
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: A0 H01E0001
arc: A4 V00B0000
arc: A5 Q5
arc: A7 V02S0301
arc: B2 V01N0001
arc: B3 Q3
arc: B6 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F6
arc: N1_V02N0101 Q3
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C41:PLC2
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: V00B0000 N1_V02S0201
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 V01N0001
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q5
arc: V00T0000 Q0
arc: V01S0100 F1
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C42:PLC2
arc: H00L0000 V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 N1_V02S0301
arc: A0 H00L0000
arc: A2 V00T0000
arc: A4 V00B0000
arc: B1 V01N0001
arc: B3 Q3
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: S1_V02S0301 F1
arc: V00T0000 Q2
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C84:PLC2
arc: N1_V02N0701 S3_V06N0203

.tile R6C40:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C41:PLC2
arc: H00R0000 N1_V02S0401
arc: N1_V02N0601 E1_H01W0000
arc: V00B0100 V02S0301
arc: A0 H00R0000
arc: B0 N1_V02S0301
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0111000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R6C42:PLC2
arc: V00T0000 V02S0601
arc: W1_H02W0301 V06S0003
arc: A0 N1_V02S0501
arc: B0 V02S0301
arc: C0 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0100110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R7C81:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R9C18:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R9C30:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R9C3:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R9C81:PLC2
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401

.tile R9C85:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile TAP_R23C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R23C31:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R24C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R3C31:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R4C31:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R5C31:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R6C31:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

