// Seed: 2874550918
module module_0 (
    input wand id_0,
    output wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    output uwire id_6
);
  assign id_6 = 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wire id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wand id_15,
    input uwire id_16,
    output uwire id_17
);
  wire id_19;
  assign id_12 = 1;
  module_0(
      id_4, id_10, id_6, id_9, id_1, id_6, id_17
  );
  wire id_20;
  initial release id_9;
  wire id_21;
endmodule
