[{"commit":{"message":"Handle unordered compares"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"e9a707ea37890e3a70ef28295ce2c5fda2a66911"},{"commit":{"message":"Fix match_rule_supported_vector_masked"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"af237daec184d1a6109f0cb69c6be7ffbc059c02"},{"commit":{"message":"Simplify some arithmetic mask nodes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"a7f667964a9b60a3522bb1e1c624fd64c89dcd0a"},{"commit":{"message":"Add some pseudoinstruction and unify function name"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"110ebcf3f55cca9278f81facbc6b34dafeac67e2"},{"commit":{"message":"Fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"bcbab448768cc9f19408b2eeed4fcb9cb7d023fc"},{"commit":{"message":"Add loadstoremask support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"45f499e3aee06155cc02daa5d812605da626fd37"},{"commit":{"message":"Remove unneeded combination nodes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"2ef39c072b263d891ed778c3b9cc49ef18d04896"},{"commit":{"message":"Fix typo and use match_rule_supported_vector instead of true"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"447ea6c98be202af172ef7af39a34d105145c467"},{"commit":{"message":"Fix comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"8083ede3deabb151d002f402a5f5b19837c496e6"},{"commit":{"message":"RISC-V: Support vector add mask instructions for Vector API"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/matcher_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"c66fefec68007598653dabea17c7f2b58a1dae37"}]