$date
	Mon Mar 15 20:51:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var reg 8 ! a [7:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 8 " b [7:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 1 # sub $end
$upscope $end
$scope module alu_tb $end
$var reg 1 $ en $end
$upscope $end
$scope module alu_tb $end
$var reg 1 % clk $end
$upscope $end
$scope module alu_tb $end
$var reg 1 & clr $end
$upscope $end
$scope module alu_tb $end
$var reg 1 ' flag_en $end
$upscope $end
$scope module alu_tb $end
$var wire 8 ( ans [7:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 1 ) carry $end
$upscope $end
$scope module alu_tb $end
$var wire 1 * is_zero $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
bz (
1'
0&
0%
0$
0#
b1010 "
b10100 !
$end
#5
0*
0)
1%
#10
b11110 (
0%
1$
#15
1%
#20
bz (
0%
0$
#25
1%
#30
b11110 (
0%
1$
#31
b1010 (
1#
#35
1%
#40
0%
#41
b11110110 (
b10100 "
b1010 !
#45
1)
1%
#50
0%
#51
b0 (
b10100 !
#55
1*
0)
1%
#56
b11111110 (
0#
b1111111 "
b1111111 !
0'
#60
0%
#65
1%
#66
1'
#70
0%
#75
0*
1%
#76
1&
#80
0%
#85
1%
#90
0%
#95
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
#135
1%
#140
0%
#145
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#175
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
#205
1%
#210
0%
#215
1%
#220
0%
#225
1%
#230
0%
#235
1%
#240
0%
#245
1%
#250
0%
