
*** Running vivado
    with args -log kria_eth_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kria_eth_top_wrapper.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source kria_eth_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top kria_eth_top_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/kria_eth_top_axi_ethernet_0_2.dcp' for cell 'kria_eth_top_i/axi_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_dma_0/kria_eth_top_axi_ethernet_0_dma_0.dcp' for cell 'kria_eth_top_i/axi_ethernet_0_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/kria_eth_top_axi_smc_0.dcp' for cell 'kria_eth_top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.dcp' for cell 'kria_eth_top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_125_0/kria_eth_top_proc_sys_reset_125_0.dcp' for cell 'kria_eth_top_i/proc_sys_reset_100'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_0_0/kria_eth_top_proc_sys_reset_0_0.dcp' for cell 'kria_eth_top_i/proc_sys_reset_125'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_1_0/kria_eth_top_proc_sys_reset_1_0.dcp' for cell 'kria_eth_top_i/proc_sys_reset_300'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_rst_ps8_0_99M_0/kria_eth_top_rst_ps8_0_99M_0.dcp' for cell 'kria_eth_top_i/rst_ps8_0_200M'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_zynq_ultra_ps_e_0_0/kria_eth_top_zynq_ultra_ps_e_0_0.dcp' for cell 'kria_eth_top_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_xbar_1/kria_eth_top_xbar_1.dcp' for cell 'kria_eth_top_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/kria_eth_top_auto_cc_0.dcp' for cell 'kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/kria_eth_top_auto_cc_1.dcp' for cell 'kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/kria_eth_top_auto_cc_2.dcp' for cell 'kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_pc_0/kria_eth_top_auto_pc_0.dcp' for cell 'kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_3/bd_17e7_c_counter_binary_0_0.dcp' for cell 'kria_eth_top_i/axi_ethernet_0/inst/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_2/bd_17e7_c_shift_ram_0_0.dcp' for cell 'kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_0/bd_17e7_eth_buf_0.dcp' for cell 'kria_eth_top_i/axi_ethernet_0/inst/eth_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/bd_17e7_mac_0.dcp' for cell 'kria_eth_top_i/axi_ethernet_0/inst/mac'
INFO: [Project 1-454] Reading design checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_5/bd_17e7_util_vector_logic_0_0.dcp' for cell 'kria_eth_top_i/axi_ethernet_0/inst/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3169.141 ; gain = 0.000 ; free physical = 4805 ; free virtual = 26151
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_1/bd_2701_psr_aclk_0_board.xdc] for cell 'kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_1/bd_2701_psr_aclk_0_board.xdc] for cell 'kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_125_0/kria_eth_top_proc_sys_reset_125_0.xdc] for cell 'kria_eth_top_i/proc_sys_reset_100/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_125_0/kria_eth_top_proc_sys_reset_125_0.xdc] for cell 'kria_eth_top_i/proc_sys_reset_100/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_125_0/kria_eth_top_proc_sys_reset_125_0_board.xdc] for cell 'kria_eth_top_i/proc_sys_reset_100/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_125_0/kria_eth_top_proc_sys_reset_125_0_board.xdc] for cell 'kria_eth_top_i/proc_sys_reset_100/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_1_0/kria_eth_top_proc_sys_reset_1_0.xdc] for cell 'kria_eth_top_i/proc_sys_reset_300/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_1_0/kria_eth_top_proc_sys_reset_1_0.xdc] for cell 'kria_eth_top_i/proc_sys_reset_300/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_1_0/kria_eth_top_proc_sys_reset_1_0_board.xdc] for cell 'kria_eth_top_i/proc_sys_reset_300/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_1_0/kria_eth_top_proc_sys_reset_1_0_board.xdc] for cell 'kria_eth_top_i/proc_sys_reset_300/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_0_0/kria_eth_top_proc_sys_reset_0_0.xdc] for cell 'kria_eth_top_i/proc_sys_reset_125/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_0_0/kria_eth_top_proc_sys_reset_0_0.xdc] for cell 'kria_eth_top_i/proc_sys_reset_125/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_0_0/kria_eth_top_proc_sys_reset_0_0_board.xdc] for cell 'kria_eth_top_i/proc_sys_reset_125/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_0_0/kria_eth_top_proc_sys_reset_0_0_board.xdc] for cell 'kria_eth_top_i/proc_sys_reset_125/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_rst_ps8_0_99M_0/kria_eth_top_rst_ps8_0_99M_0.xdc] for cell 'kria_eth_top_i/rst_ps8_0_200M/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_rst_ps8_0_99M_0/kria_eth_top_rst_ps8_0_99M_0.xdc] for cell 'kria_eth_top_i/rst_ps8_0_200M/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_rst_ps8_0_99M_0/kria_eth_top_rst_ps8_0_99M_0_board.xdc] for cell 'kria_eth_top_i/rst_ps8_0_200M/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_rst_ps8_0_99M_0/kria_eth_top_rst_ps8_0_99M_0_board.xdc] for cell 'kria_eth_top_i/rst_ps8_0_200M/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_1/bd_2701_psr_aclk_0.xdc] for cell 'kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_1/bd_2701_psr_aclk_0.xdc] for cell 'kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_zynq_ultra_ps_e_0_0/kria_eth_top_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_eth_top_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_zynq_ultra_ps_e_0_0/kria_eth_top_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_eth_top_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_dma_0/kria_eth_top_axi_ethernet_0_dma_0.xdc] for cell 'kria_eth_top_i/axi_ethernet_0_dma/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_dma_0/kria_eth_top_axi_ethernet_0_dma_0.xdc:61]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_dma_0/kria_eth_top_axi_ethernet_0_dma_0.xdc] for cell 'kria_eth_top_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/synth/kria_eth_top_axi_ethernet_0_2.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/synth/kria_eth_top_axi_ethernet_0_2.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/kria_eth_top_axi_ethernet_0_2_board.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/kria_eth_top_axi_ethernet_0_2_board.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_board.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_board.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_0/bd_17e7_eth_buf_0_board.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_0/bd_17e7_eth_buf_0_board.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.xdc] for cell 'kria_eth_top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.xdc:57]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.xdc] for cell 'kria_eth_top_i/clk_wiz/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_board.xdc] for cell 'kria_eth_top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_board.xdc] for cell 'kria_eth_top_i/clk_wiz/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_0/synth/bd_17e7_eth_buf_0.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_0/synth/bd_17e7_eth_buf_0.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Vivado 12-3272] Current instance is the top level cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:52]
INFO: [Vivado 12-3272] Current instance is the top level cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:53]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc] for cell 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_dma_0/kria_eth_top_axi_ethernet_0_dma_0_clocks.xdc] for cell 'kria_eth_top_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_dma_0/kria_eth_top_axi_ethernet_0_dma_0_clocks.xdc] for cell 'kria_eth_top_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/kria_eth_top_auto_cc_2_clocks.xdc] for cell 'kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/kria_eth_top_auto_cc_2_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/kria_eth_top_auto_cc_2_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/kria_eth_top_auto_cc_2_clocks.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/kria_eth_top_auto_cc_2_clocks.xdc:18]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/kria_eth_top_auto_cc_2_clocks.xdc] for cell 'kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/kria_eth_top_auto_cc_0_clocks.xdc] for cell 'kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/kria_eth_top_auto_cc_0_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/kria_eth_top_auto_cc_0_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/kria_eth_top_auto_cc_0_clocks.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/kria_eth_top_auto_cc_0_clocks.xdc:18]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/kria_eth_top_auto_cc_0_clocks.xdc] for cell 'kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/kria_eth_top_auto_cc_1_clocks.xdc] for cell 'kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/kria_eth_top_auto_cc_1_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/kria_eth_top_auto_cc_1_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/kria_eth_top_auto_cc_1_clocks.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/kria_eth_top_auto_cc_1_clocks.xdc:18]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/kria_eth_top_auto_cc_1_clocks.xdc] for cell 'kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst'
INFO: [Project 1-1714] 70 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 57 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.324 ; gain = 0.000 ; free physical = 4440 ; free virtual = 25792
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 113 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances

38 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3979.324 ; gain = 1751.262 ; free physical = 4440 ; free virtual = 25792
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3979.324 ; gain = 0.000 ; free physical = 4418 ; free virtual = 25771

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15e77d75a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3979.324 ; gain = 0.000 ; free physical = 4415 ; free virtual = 25767

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/addr_2_en_i_1 into driver instance kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/addr_2_en_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1[9]_i_2 into driver instance kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1[9]_i_4, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0 into driver instance kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_10__0 into driver instance kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_12__0, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 into driver instance kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_i_4, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_tlast_out_i_1__0 into driver instance kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_dre_tvalid_i_i_2__0 into driver instance kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4, which resulted in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 93 inverter(s) to 1395 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 108481632

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4194 ; free virtual = 25546
INFO: [Opt 31-389] Phase Retarget created 110 cells and removed 1099 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13d55d985

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4196 ; free virtual = 25549
INFO: [Opt 31-389] Phase Constant propagation created 74 cells and removed 903 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: fa3d8d52

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4192 ; free virtual = 25541
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 762 cells
INFO: [Opt 31-1021] In phase Sweep, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: fa3d8d52

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4191 ; free virtual = 25540
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fa3d8d52

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4191 ; free virtual = 25540
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10b6daf41

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4191 ; free virtual = 25540
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             110  |            1099  |                                             64  |
|  Constant propagation         |              74  |             903  |                                             60  |
|  Sweep                        |               0  |             762  |                                             80  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4191 ; free virtual = 25540
Ending Logic Optimization Task | Checksum: 13def541a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4057.199 ; gain = 0.000 ; free physical = 4191 ; free virtual = 25540

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 3 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 21d366053

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4732.098 ; gain = 0.000 ; free physical = 3784 ; free virtual = 25143
Ending Power Optimization Task | Checksum: 21d366053

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4732.098 ; gain = 674.898 ; free physical = 3813 ; free virtual = 25172

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1317011b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4732.098 ; gain = 0.000 ; free physical = 3817 ; free virtual = 25176
Ending Final Cleanup Task | Checksum: 1317011b1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4732.098 ; gain = 0.000 ; free physical = 3817 ; free virtual = 25176

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4732.098 ; gain = 0.000 ; free physical = 3817 ; free virtual = 25176
Ending Netlist Obfuscation Task | Checksum: 1317011b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4732.098 ; gain = 0.000 ; free physical = 3817 ; free virtual = 25176
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4732.098 ; gain = 752.773 ; free physical = 3817 ; free virtual = 25176
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4732.098 ; gain = 0.000 ; free physical = 3773 ; free virtual = 25138
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/impl_1/kria_eth_top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_eth_top_wrapper_drc_opted.rpt -pb kria_eth_top_wrapper_drc_opted.pb -rpx kria_eth_top_wrapper_drc_opted.rpx
Command: report_drc -file kria_eth_top_wrapper_drc_opted.rpt -pb kria_eth_top_wrapper_drc_opted.pb -rpx kria_eth_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/impl_1/kria_eth_top_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5436.258 ; gain = 704.160 ; free physical = 3095 ; free virtual = 24595
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3097 ; free virtual = 24597
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eeb8dcf8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3097 ; free virtual = 24597
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3097 ; free virtual = 24597

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0 replication was created for kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i IDELAYCTRL
INFO: [Place 30-1907] kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1 replication was created for kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i IDELAYCTRL
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1419db9ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3132 ; free virtual = 24637

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 154ff2cc9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3081 ; free virtual = 24588

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 154ff2cc9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3081 ; free virtual = 24588
Phase 1 Placer Initialization | Checksum: 154ff2cc9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3081 ; free virtual = 24588

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1ef6942ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3038 ; free virtual = 24548

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a5232719

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 3031 ; free virtual = 24542

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a5232719

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 5436.258 ; gain = 0.000 ; free physical = 2961 ; free virtual = 24525

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1e9b44725

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 5464.613 ; gain = 28.355 ; free physical = 2953 ; free virtual = 24517

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1e9b44725

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 5464.613 ; gain = 28.355 ; free physical = 2953 ; free virtual = 24516
Phase 2.1.1 Partition Driven Placement | Checksum: 1e9b44725

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 5464.613 ; gain = 28.355 ; free physical = 2955 ; free virtual = 24519
Phase 2.1 Floorplanning | Checksum: 1e9b44725

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 5464.613 ; gain = 28.355 ; free physical = 2955 ; free virtual = 24519

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e9b44725

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5464.613 ; gain = 28.355 ; free physical = 2955 ; free virtual = 24519

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e9b44725

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5464.613 ; gain = 28.355 ; free physical = 2955 ; free virtual = 24519

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d6a16a85

Time (s): cpu = 00:00:59 ; elapsed = 00:00:22 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2936 ; free virtual = 24503

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 685 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 279 nets or LUTs. Breaked 0 LUT, combined 279 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2929 ; free virtual = 24499

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            279  |                   279  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            279  |                   279  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11c9aeccd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2919 ; free virtual = 24489
Phase 2.4 Global Placement Core | Checksum: 136bf5651

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2925 ; free virtual = 24496
Phase 2 Global Placement | Checksum: 136bf5651

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2935 ; free virtual = 24506

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16ee769cf

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2917 ; free virtual = 24488

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12ef10abf

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2914 ; free virtual = 24484

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: a323985d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2907 ; free virtual = 24478

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: d2c63e40

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2906 ; free virtual = 24477

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: ae0b03da

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2865 ; free virtual = 24447
Phase 3.3.3 Slice Area Swap | Checksum: ae0b03da

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2862 ; free virtual = 24444
Phase 3.3 Small Shape DP | Checksum: 1537aa82f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2878 ; free virtual = 24460

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 118e2dc1f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2879 ; free virtual = 24461

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 11e550d98

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2879 ; free virtual = 24461
Phase 3 Detail Placement | Checksum: 11e550d98

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2879 ; free virtual = 24461

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 134c98372

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.063 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15a8cc078

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2859 ; free virtual = 24442
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ebc4003e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2858 ; free virtual = 24441
Phase 4.1.1.1 BUFG Insertion | Checksum: 134c98372

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2857 ; free virtual = 24441

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.063. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d4658559

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2856 ; free virtual = 24440

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2856 ; free virtual = 24440
Phase 4.1 Post Commit Optimization | Checksum: 1d4658559

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2856 ; free virtual = 24440
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2869 ; free virtual = 24453

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eebae8ae

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2873 ; free virtual = 24456

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eebae8ae

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2871 ; free virtual = 24455
Phase 4.3 Placer Reporting | Checksum: 1eebae8ae

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2871 ; free virtual = 24455

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2871 ; free virtual = 24455

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2871 ; free virtual = 24455
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 264856a39

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2871 ; free virtual = 24455
Ending Placer Task | Checksum: 19f220ba9

Time (s): cpu = 00:01:44 ; elapsed = 00:00:42 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2871 ; free virtual = 24455
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:43 . Memory (MB): peak = 5475.629 ; gain = 39.371 ; free physical = 2962 ; free virtual = 24545
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2912 ; free virtual = 24530
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/impl_1/kria_eth_top_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kria_eth_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2941 ; free virtual = 24529
INFO: [runtcl-4] Executing : report_utilization -file kria_eth_top_wrapper_utilization_placed.rpt -pb kria_eth_top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kria_eth_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2963 ; free virtual = 24555
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2935 ; free virtual = 24524
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2882 ; free virtual = 24505
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/impl_1/kria_eth_top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b6fe9c6f ConstDB: 0 ShapeSum: cdce0be5 RouteDB: 1a556355
Nodegraph reading from file.  Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2786 ; free virtual = 24391
Post Restoration Checksum: NetGraph: f16deac9 NumContArr: 55c19772 Constraints: 4a790658 Timing: 0
Phase 1 Build RT Design | Checksum: 191a88893

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2791 ; free virtual = 24401

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 191a88893

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2742 ; free virtual = 24354

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 191a88893

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2747 ; free virtual = 24358

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: f74815ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2740 ; free virtual = 24352

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21c649bae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2725 ; free virtual = 24339
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=-0.731 | THS=-461.481|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21721
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19054
  Number of Partially Routed Nets     = 2667
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1de4821d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2707 ; free virtual = 24339

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1de4821d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2707 ; free virtual = 24338
Phase 3 Initial Routing | Checksum: 1e0557da1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2672 ; free virtual = 24289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4421
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=-0.046 | THS=-0.425 |

Phase 4.1 Global Iteration 0 | Checksum: 26952864e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2738 ; free virtual = 24371

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ef66cc0f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2734 ; free virtual = 24364
Phase 4 Rip-up And Reroute | Checksum: 1ef66cc0f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2734 ; free virtual = 24364

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e7f03c0a

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2739 ; free virtual = 24369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1dfe87c4e

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2742 ; free virtual = 24371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1dfe87c4e

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2742 ; free virtual = 24371

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dfe87c4e

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2742 ; free virtual = 24371
Phase 5 Delay and Skew Optimization | Checksum: 1dfe87c4e

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2742 ; free virtual = 24371

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ee61643

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2743 ; free virtual = 24373
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19db8e8c7

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2743 ; free virtual = 24373
Phase 6 Post Hold Fix | Checksum: 19db8e8c7

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2743 ; free virtual = 24373

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.6818 %
  Global Horizontal Routing Utilization  = 2.36515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b46e6553

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2743 ; free virtual = 24372

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b46e6553

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2742 ; free virtual = 24371

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b46e6553

Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2746 ; free virtual = 24376

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1b46e6553

Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2746 ; free virtual = 24376

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1b46e6553

Time (s): cpu = 00:01:45 ; elapsed = 00:00:40 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2746 ; free virtual = 24376
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:00:40 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2815 ; free virtual = 24445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2815 ; free virtual = 24445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5475.629 ; gain = 0.000 ; free physical = 2778 ; free virtual = 24438
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/impl_1/kria_eth_top_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_eth_top_wrapper_drc_routed.rpt -pb kria_eth_top_wrapper_drc_routed.pb -rpx kria_eth_top_wrapper_drc_routed.rpx
Command: report_drc -file kria_eth_top_wrapper_drc_routed.rpt -pb kria_eth_top_wrapper_drc_routed.pb -rpx kria_eth_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/impl_1/kria_eth_top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kria_eth_top_wrapper_methodology_drc_routed.rpt -pb kria_eth_top_wrapper_methodology_drc_routed.pb -rpx kria_eth_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kria_eth_top_wrapper_methodology_drc_routed.rpt -pb kria_eth_top_wrapper_methodology_drc_routed.pb -rpx kria_eth_top_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/impl_1/kria_eth_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kria_eth_top_wrapper_power_routed.rpt -pb kria_eth_top_wrapper_power_summary_routed.pb -rpx kria_eth_top_wrapper_power_routed.rpx
Command: report_power -file kria_eth_top_wrapper_power_routed.rpt -pb kria_eth_top_wrapper_power_summary_routed.pb -rpx kria_eth_top_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clocks.xdc:28]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
168 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5573.297 ; gain = 48.035 ; free physical = 2644 ; free virtual = 24294
INFO: [runtcl-4] Executing : report_route_status -file kria_eth_top_wrapper_route_status.rpt -pb kria_eth_top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file kria_eth_top_wrapper_timing_summary_routed.rpt -pb kria_eth_top_wrapper_timing_summary_routed.pb -rpx kria_eth_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1 has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1 has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1 has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1 has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1 has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0 has a clock period of 3.333 ns (frequency 300.000 Mhz) and ODELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the ODELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0 has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0 has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0 has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
CRITICAL WARNING: [Timing 38-470] The REFCLK pin of IDELAYCTRL kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0 has a clock period of 3.333 ns (frequency 300.000 Mhz) and IDELAYE3 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd within its nibble has DELAY_FORMAT set to TIME with REFCLK_FREQUENCY of 333.333 Mhz (period 3.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE3 REFCLK_FREQUENCY property value when DELAY_FORMAT TIME is used.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE3/ODELAYE3>.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kria_eth_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file kria_eth_top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kria_eth_top_wrapper_bus_skew_routed.rpt -pb kria_eth_top_wrapper_bus_skew_routed.pb -rpx kria_eth_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kria_eth_top_i/axi_ethernet_0_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kria_eth_top_i/axi_ethernet_0_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst> is part of IP: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst> is part of IP: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst> is part of IP: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst> is part of IP: <kria_eth_top_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force kria_eth_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'kria_eth_top_axi_ethernet_0_2' (bd_17e7) was generated with multiple features:
        IP feature 'eth_avb_endpoint@2015.04' was enabled using a hardware_evaluation license.
        IP feature 'tri_mode_eth_mac@2015.04' was enabled using a hardware_evaluation license.
    IP core 'bd_17e7_mac_0' (bd_17e7_mac_0_support) was generated with multiple features:
        IP feature 'eth_avb_endpoint@2015.04' was enabled using a hardware_evaluation license.
        IP feature 'tri_mode_eth_mac@2015.04' was enabled using a hardware_evaluation license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kria_eth_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5691.520 ; gain = 118.223 ; free physical = 2561 ; free virtual = 24227
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 18:57:18 2023...
