
testhrtbeat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000050aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000022a  00800060  000050aa  0000513e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000016  0080028a  0080028a  00005368  2**0
                  ALLOC
  3 .stab         0000381c  00000000  00000000  00005368  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000010de  00000000  00000000  00008b84  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00009c62  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d1  00000000  00000000  00009de2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002010  00000000  00000000  00009fb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001161  00000000  00000000  0000bfc3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001003  00000000  00000000  0000d124  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000e128  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002be  00000000  00000000  0000e2c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000090e  00000000  00000000  0000e586  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ee94  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 6c 17 	jmp	0x2ed8	; 0x2ed8 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 51 16 	jmp	0x2ca2	; 0x2ca2 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea ea       	ldi	r30, 0xAA	; 170
      68:	f0 e5       	ldi	r31, 0x50	; 80
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 38       	cpi	r26, 0x8A	; 138
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	aa e8       	ldi	r26, 0x8A	; 138
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 3a       	cpi	r26, 0xA0	; 160
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <main>
      8a:	0c 94 53 28 	jmp	0x50a6	; 0x50a6 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 1c 28 	jmp	0x5038	; 0x5038 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	aa e7       	ldi	r26, 0x7A	; 122
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 38 28 	jmp	0x5070	; 0x5070 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 44 28 	jmp	0x5088	; 0x5088 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 44 28 	jmp	0x5088	; 0x5088 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 1c 28 	jmp	0x5038	; 0x5038 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8a e7       	ldi	r24, 0x7A	; 122
     496:	91 e0       	ldi	r25, 0x01	; 1
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 38 28 	jmp	0x5070	; 0x5070 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 44 28 	jmp	0x5088	; 0x5088 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 44 28 	jmp	0x5088	; 0x5088 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 44 28 	jmp	0x5088	; 0x5088 <__epilogue_restores__+0x18>

00000752 <__floatsisf>:
     752:	a8 e0       	ldi	r26, 0x08	; 8
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 25 28 	jmp	0x504a	; 0x504a <__prologue_saves__+0x12>
     75e:	9b 01       	movw	r18, r22
     760:	ac 01       	movw	r20, r24
     762:	83 e0       	ldi	r24, 0x03	; 3
     764:	89 83       	std	Y+1, r24	; 0x01
     766:	da 01       	movw	r26, r20
     768:	c9 01       	movw	r24, r18
     76a:	88 27       	eor	r24, r24
     76c:	b7 fd       	sbrc	r27, 7
     76e:	83 95       	inc	r24
     770:	99 27       	eor	r25, r25
     772:	aa 27       	eor	r26, r26
     774:	bb 27       	eor	r27, r27
     776:	b8 2e       	mov	r11, r24
     778:	21 15       	cp	r18, r1
     77a:	31 05       	cpc	r19, r1
     77c:	41 05       	cpc	r20, r1
     77e:	51 05       	cpc	r21, r1
     780:	19 f4       	brne	.+6      	; 0x788 <__floatsisf+0x36>
     782:	82 e0       	ldi	r24, 0x02	; 2
     784:	89 83       	std	Y+1, r24	; 0x01
     786:	3a c0       	rjmp	.+116    	; 0x7fc <__floatsisf+0xaa>
     788:	88 23       	and	r24, r24
     78a:	a9 f0       	breq	.+42     	; 0x7b6 <__floatsisf+0x64>
     78c:	20 30       	cpi	r18, 0x00	; 0
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	38 07       	cpc	r19, r24
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	48 07       	cpc	r20, r24
     796:	80 e8       	ldi	r24, 0x80	; 128
     798:	58 07       	cpc	r21, r24
     79a:	29 f4       	brne	.+10     	; 0x7a6 <__floatsisf+0x54>
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	70 e0       	ldi	r23, 0x00	; 0
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	9f ec       	ldi	r25, 0xCF	; 207
     7a4:	30 c0       	rjmp	.+96     	; 0x806 <__floatsisf+0xb4>
     7a6:	ee 24       	eor	r14, r14
     7a8:	ff 24       	eor	r15, r15
     7aa:	87 01       	movw	r16, r14
     7ac:	e2 1a       	sub	r14, r18
     7ae:	f3 0a       	sbc	r15, r19
     7b0:	04 0b       	sbc	r16, r20
     7b2:	15 0b       	sbc	r17, r21
     7b4:	02 c0       	rjmp	.+4      	; 0x7ba <__floatsisf+0x68>
     7b6:	79 01       	movw	r14, r18
     7b8:	8a 01       	movw	r16, r20
     7ba:	8e e1       	ldi	r24, 0x1E	; 30
     7bc:	c8 2e       	mov	r12, r24
     7be:	d1 2c       	mov	r13, r1
     7c0:	dc 82       	std	Y+4, r13	; 0x04
     7c2:	cb 82       	std	Y+3, r12	; 0x03
     7c4:	ed 82       	std	Y+5, r14	; 0x05
     7c6:	fe 82       	std	Y+6, r15	; 0x06
     7c8:	0f 83       	std	Y+7, r16	; 0x07
     7ca:	18 87       	std	Y+8, r17	; 0x08
     7cc:	c8 01       	movw	r24, r16
     7ce:	b7 01       	movw	r22, r14
     7d0:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <__clzsi2>
     7d4:	01 97       	sbiw	r24, 0x01	; 1
     7d6:	18 16       	cp	r1, r24
     7d8:	19 06       	cpc	r1, r25
     7da:	84 f4       	brge	.+32     	; 0x7fc <__floatsisf+0xaa>
     7dc:	08 2e       	mov	r0, r24
     7de:	04 c0       	rjmp	.+8      	; 0x7e8 <__floatsisf+0x96>
     7e0:	ee 0c       	add	r14, r14
     7e2:	ff 1c       	adc	r15, r15
     7e4:	00 1f       	adc	r16, r16
     7e6:	11 1f       	adc	r17, r17
     7e8:	0a 94       	dec	r0
     7ea:	d2 f7       	brpl	.-12     	; 0x7e0 <__floatsisf+0x8e>
     7ec:	ed 82       	std	Y+5, r14	; 0x05
     7ee:	fe 82       	std	Y+6, r15	; 0x06
     7f0:	0f 83       	std	Y+7, r16	; 0x07
     7f2:	18 87       	std	Y+8, r17	; 0x08
     7f4:	c8 1a       	sub	r12, r24
     7f6:	d9 0a       	sbc	r13, r25
     7f8:	dc 82       	std	Y+4, r13	; 0x04
     7fa:	cb 82       	std	Y+3, r12	; 0x03
     7fc:	ba 82       	std	Y+2, r11	; 0x02
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     806:	28 96       	adiw	r28, 0x08	; 8
     808:	e9 e0       	ldi	r30, 0x09	; 9
     80a:	0c 94 41 28 	jmp	0x5082	; 0x5082 <__epilogue_restores__+0x12>

0000080e <__fixsfsi>:
     80e:	ac e0       	ldi	r26, 0x0C	; 12
     810:	b0 e0       	ldi	r27, 0x00	; 0
     812:	ed e0       	ldi	r30, 0x0D	; 13
     814:	f4 e0       	ldi	r31, 0x04	; 4
     816:	0c 94 2c 28 	jmp	0x5058	; 0x5058 <__prologue_saves__+0x20>
     81a:	69 83       	std	Y+1, r22	; 0x01
     81c:	7a 83       	std	Y+2, r23	; 0x02
     81e:	8b 83       	std	Y+3, r24	; 0x03
     820:	9c 83       	std	Y+4, r25	; 0x04
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	be 01       	movw	r22, r28
     828:	6b 5f       	subi	r22, 0xFB	; 251
     82a:	7f 4f       	sbci	r23, 0xFF	; 255
     82c:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     830:	8d 81       	ldd	r24, Y+5	; 0x05
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	61 f1       	breq	.+88     	; 0x88e <__stack+0x2f>
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	50 f1       	brcs	.+84     	; 0x88e <__stack+0x2f>
     83a:	84 30       	cpi	r24, 0x04	; 4
     83c:	21 f4       	brne	.+8      	; 0x846 <__fixsfsi+0x38>
     83e:	8e 81       	ldd	r24, Y+6	; 0x06
     840:	88 23       	and	r24, r24
     842:	51 f1       	breq	.+84     	; 0x898 <__stack+0x39>
     844:	2e c0       	rjmp	.+92     	; 0x8a2 <__stack+0x43>
     846:	2f 81       	ldd	r18, Y+7	; 0x07
     848:	38 85       	ldd	r19, Y+8	; 0x08
     84a:	37 fd       	sbrc	r19, 7
     84c:	20 c0       	rjmp	.+64     	; 0x88e <__stack+0x2f>
     84e:	6e 81       	ldd	r22, Y+6	; 0x06
     850:	2f 31       	cpi	r18, 0x1F	; 31
     852:	31 05       	cpc	r19, r1
     854:	1c f0       	brlt	.+6      	; 0x85c <__fixsfsi+0x4e>
     856:	66 23       	and	r22, r22
     858:	f9 f0       	breq	.+62     	; 0x898 <__stack+0x39>
     85a:	23 c0       	rjmp	.+70     	; 0x8a2 <__stack+0x43>
     85c:	8e e1       	ldi	r24, 0x1E	; 30
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	82 1b       	sub	r24, r18
     862:	93 0b       	sbc	r25, r19
     864:	29 85       	ldd	r18, Y+9	; 0x09
     866:	3a 85       	ldd	r19, Y+10	; 0x0a
     868:	4b 85       	ldd	r20, Y+11	; 0x0b
     86a:	5c 85       	ldd	r21, Y+12	; 0x0c
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	56 95       	lsr	r21
     870:	47 95       	ror	r20
     872:	37 95       	ror	r19
     874:	27 95       	ror	r18
     876:	8a 95       	dec	r24
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	66 23       	and	r22, r22
     87c:	b1 f0       	breq	.+44     	; 0x8aa <__stack+0x4b>
     87e:	50 95       	com	r21
     880:	40 95       	com	r20
     882:	30 95       	com	r19
     884:	21 95       	neg	r18
     886:	3f 4f       	sbci	r19, 0xFF	; 255
     888:	4f 4f       	sbci	r20, 0xFF	; 255
     88a:	5f 4f       	sbci	r21, 0xFF	; 255
     88c:	0e c0       	rjmp	.+28     	; 0x8aa <__stack+0x4b>
     88e:	20 e0       	ldi	r18, 0x00	; 0
     890:	30 e0       	ldi	r19, 0x00	; 0
     892:	40 e0       	ldi	r20, 0x00	; 0
     894:	50 e0       	ldi	r21, 0x00	; 0
     896:	09 c0       	rjmp	.+18     	; 0x8aa <__stack+0x4b>
     898:	2f ef       	ldi	r18, 0xFF	; 255
     89a:	3f ef       	ldi	r19, 0xFF	; 255
     89c:	4f ef       	ldi	r20, 0xFF	; 255
     89e:	5f e7       	ldi	r21, 0x7F	; 127
     8a0:	04 c0       	rjmp	.+8      	; 0x8aa <__stack+0x4b>
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	40 e0       	ldi	r20, 0x00	; 0
     8a8:	50 e8       	ldi	r21, 0x80	; 128
     8aa:	b9 01       	movw	r22, r18
     8ac:	ca 01       	movw	r24, r20
     8ae:	2c 96       	adiw	r28, 0x0c	; 12
     8b0:	e2 e0       	ldi	r30, 0x02	; 2
     8b2:	0c 94 48 28 	jmp	0x5090	; 0x5090 <__epilogue_restores__+0x20>

000008b6 <__clzsi2>:
     8b6:	ef 92       	push	r14
     8b8:	ff 92       	push	r15
     8ba:	0f 93       	push	r16
     8bc:	1f 93       	push	r17
     8be:	7b 01       	movw	r14, r22
     8c0:	8c 01       	movw	r16, r24
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	e8 16       	cp	r14, r24
     8c6:	80 e0       	ldi	r24, 0x00	; 0
     8c8:	f8 06       	cpc	r15, r24
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	08 07       	cpc	r16, r24
     8ce:	80 e0       	ldi	r24, 0x00	; 0
     8d0:	18 07       	cpc	r17, r24
     8d2:	88 f4       	brcc	.+34     	; 0x8f6 <__clzsi2+0x40>
     8d4:	8f ef       	ldi	r24, 0xFF	; 255
     8d6:	e8 16       	cp	r14, r24
     8d8:	f1 04       	cpc	r15, r1
     8da:	01 05       	cpc	r16, r1
     8dc:	11 05       	cpc	r17, r1
     8de:	31 f0       	breq	.+12     	; 0x8ec <__clzsi2+0x36>
     8e0:	28 f0       	brcs	.+10     	; 0x8ec <__clzsi2+0x36>
     8e2:	88 e0       	ldi	r24, 0x08	; 8
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	17 c0       	rjmp	.+46     	; 0x91a <__clzsi2+0x64>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	a0 e0       	ldi	r26, 0x00	; 0
     8f2:	b0 e0       	ldi	r27, 0x00	; 0
     8f4:	12 c0       	rjmp	.+36     	; 0x91a <__clzsi2+0x64>
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	e8 16       	cp	r14, r24
     8fa:	80 e0       	ldi	r24, 0x00	; 0
     8fc:	f8 06       	cpc	r15, r24
     8fe:	80 e0       	ldi	r24, 0x00	; 0
     900:	08 07       	cpc	r16, r24
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	18 07       	cpc	r17, r24
     906:	28 f0       	brcs	.+10     	; 0x912 <__clzsi2+0x5c>
     908:	88 e1       	ldi	r24, 0x18	; 24
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	a0 e0       	ldi	r26, 0x00	; 0
     90e:	b0 e0       	ldi	r27, 0x00	; 0
     910:	04 c0       	rjmp	.+8      	; 0x91a <__clzsi2+0x64>
     912:	80 e1       	ldi	r24, 0x10	; 16
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	a0 e0       	ldi	r26, 0x00	; 0
     918:	b0 e0       	ldi	r27, 0x00	; 0
     91a:	20 e2       	ldi	r18, 0x20	; 32
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	28 1b       	sub	r18, r24
     924:	39 0b       	sbc	r19, r25
     926:	4a 0b       	sbc	r20, r26
     928:	5b 0b       	sbc	r21, r27
     92a:	04 c0       	rjmp	.+8      	; 0x934 <__clzsi2+0x7e>
     92c:	16 95       	lsr	r17
     92e:	07 95       	ror	r16
     930:	f7 94       	ror	r15
     932:	e7 94       	ror	r14
     934:	8a 95       	dec	r24
     936:	d2 f7       	brpl	.-12     	; 0x92c <__clzsi2+0x76>
     938:	f7 01       	movw	r30, r14
     93a:	ee 57       	subi	r30, 0x7E	; 126
     93c:	fe 4f       	sbci	r31, 0xFE	; 254
     93e:	80 81       	ld	r24, Z
     940:	28 1b       	sub	r18, r24
     942:	31 09       	sbc	r19, r1
     944:	41 09       	sbc	r20, r1
     946:	51 09       	sbc	r21, r1
     948:	c9 01       	movw	r24, r18
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	ff 90       	pop	r15
     950:	ef 90       	pop	r14
     952:	08 95       	ret

00000954 <__pack_f>:
     954:	df 92       	push	r13
     956:	ef 92       	push	r14
     958:	ff 92       	push	r15
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	fc 01       	movw	r30, r24
     960:	e4 80       	ldd	r14, Z+4	; 0x04
     962:	f5 80       	ldd	r15, Z+5	; 0x05
     964:	06 81       	ldd	r16, Z+6	; 0x06
     966:	17 81       	ldd	r17, Z+7	; 0x07
     968:	d1 80       	ldd	r13, Z+1	; 0x01
     96a:	80 81       	ld	r24, Z
     96c:	82 30       	cpi	r24, 0x02	; 2
     96e:	48 f4       	brcc	.+18     	; 0x982 <__pack_f+0x2e>
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	90 e0       	ldi	r25, 0x00	; 0
     974:	a0 e1       	ldi	r26, 0x10	; 16
     976:	b0 e0       	ldi	r27, 0x00	; 0
     978:	e8 2a       	or	r14, r24
     97a:	f9 2a       	or	r15, r25
     97c:	0a 2b       	or	r16, r26
     97e:	1b 2b       	or	r17, r27
     980:	a5 c0       	rjmp	.+330    	; 0xacc <__pack_f+0x178>
     982:	84 30       	cpi	r24, 0x04	; 4
     984:	09 f4       	brne	.+2      	; 0x988 <__pack_f+0x34>
     986:	9f c0       	rjmp	.+318    	; 0xac6 <__pack_f+0x172>
     988:	82 30       	cpi	r24, 0x02	; 2
     98a:	21 f4       	brne	.+8      	; 0x994 <__pack_f+0x40>
     98c:	ee 24       	eor	r14, r14
     98e:	ff 24       	eor	r15, r15
     990:	87 01       	movw	r16, r14
     992:	05 c0       	rjmp	.+10     	; 0x99e <__pack_f+0x4a>
     994:	e1 14       	cp	r14, r1
     996:	f1 04       	cpc	r15, r1
     998:	01 05       	cpc	r16, r1
     99a:	11 05       	cpc	r17, r1
     99c:	19 f4       	brne	.+6      	; 0x9a4 <__pack_f+0x50>
     99e:	e0 e0       	ldi	r30, 0x00	; 0
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	96 c0       	rjmp	.+300    	; 0xad0 <__pack_f+0x17c>
     9a4:	62 81       	ldd	r22, Z+2	; 0x02
     9a6:	73 81       	ldd	r23, Z+3	; 0x03
     9a8:	9f ef       	ldi	r25, 0xFF	; 255
     9aa:	62 38       	cpi	r22, 0x82	; 130
     9ac:	79 07       	cpc	r23, r25
     9ae:	0c f0       	brlt	.+2      	; 0x9b2 <__pack_f+0x5e>
     9b0:	5b c0       	rjmp	.+182    	; 0xa68 <__pack_f+0x114>
     9b2:	22 e8       	ldi	r18, 0x82	; 130
     9b4:	3f ef       	ldi	r19, 0xFF	; 255
     9b6:	26 1b       	sub	r18, r22
     9b8:	37 0b       	sbc	r19, r23
     9ba:	2a 31       	cpi	r18, 0x1A	; 26
     9bc:	31 05       	cpc	r19, r1
     9be:	2c f0       	brlt	.+10     	; 0x9ca <__pack_f+0x76>
     9c0:	20 e0       	ldi	r18, 0x00	; 0
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	40 e0       	ldi	r20, 0x00	; 0
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	2a c0       	rjmp	.+84     	; 0xa1e <__pack_f+0xca>
     9ca:	b8 01       	movw	r22, r16
     9cc:	a7 01       	movw	r20, r14
     9ce:	02 2e       	mov	r0, r18
     9d0:	04 c0       	rjmp	.+8      	; 0x9da <__pack_f+0x86>
     9d2:	76 95       	lsr	r23
     9d4:	67 95       	ror	r22
     9d6:	57 95       	ror	r21
     9d8:	47 95       	ror	r20
     9da:	0a 94       	dec	r0
     9dc:	d2 f7       	brpl	.-12     	; 0x9d2 <__pack_f+0x7e>
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	a0 e0       	ldi	r26, 0x00	; 0
     9e4:	b0 e0       	ldi	r27, 0x00	; 0
     9e6:	04 c0       	rjmp	.+8      	; 0x9f0 <__pack_f+0x9c>
     9e8:	88 0f       	add	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	aa 1f       	adc	r26, r26
     9ee:	bb 1f       	adc	r27, r27
     9f0:	2a 95       	dec	r18
     9f2:	d2 f7       	brpl	.-12     	; 0x9e8 <__pack_f+0x94>
     9f4:	01 97       	sbiw	r24, 0x01	; 1
     9f6:	a1 09       	sbc	r26, r1
     9f8:	b1 09       	sbc	r27, r1
     9fa:	8e 21       	and	r24, r14
     9fc:	9f 21       	and	r25, r15
     9fe:	a0 23       	and	r26, r16
     a00:	b1 23       	and	r27, r17
     a02:	00 97       	sbiw	r24, 0x00	; 0
     a04:	a1 05       	cpc	r26, r1
     a06:	b1 05       	cpc	r27, r1
     a08:	21 f0       	breq	.+8      	; 0xa12 <__pack_f+0xbe>
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a0 e0       	ldi	r26, 0x00	; 0
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	9a 01       	movw	r18, r20
     a14:	ab 01       	movw	r20, r22
     a16:	28 2b       	or	r18, r24
     a18:	39 2b       	or	r19, r25
     a1a:	4a 2b       	or	r20, r26
     a1c:	5b 2b       	or	r21, r27
     a1e:	da 01       	movw	r26, r20
     a20:	c9 01       	movw	r24, r18
     a22:	8f 77       	andi	r24, 0x7F	; 127
     a24:	90 70       	andi	r25, 0x00	; 0
     a26:	a0 70       	andi	r26, 0x00	; 0
     a28:	b0 70       	andi	r27, 0x00	; 0
     a2a:	80 34       	cpi	r24, 0x40	; 64
     a2c:	91 05       	cpc	r25, r1
     a2e:	a1 05       	cpc	r26, r1
     a30:	b1 05       	cpc	r27, r1
     a32:	39 f4       	brne	.+14     	; 0xa42 <__pack_f+0xee>
     a34:	27 ff       	sbrs	r18, 7
     a36:	09 c0       	rjmp	.+18     	; 0xa4a <__pack_f+0xf6>
     a38:	20 5c       	subi	r18, 0xC0	; 192
     a3a:	3f 4f       	sbci	r19, 0xFF	; 255
     a3c:	4f 4f       	sbci	r20, 0xFF	; 255
     a3e:	5f 4f       	sbci	r21, 0xFF	; 255
     a40:	04 c0       	rjmp	.+8      	; 0xa4a <__pack_f+0xf6>
     a42:	21 5c       	subi	r18, 0xC1	; 193
     a44:	3f 4f       	sbci	r19, 0xFF	; 255
     a46:	4f 4f       	sbci	r20, 0xFF	; 255
     a48:	5f 4f       	sbci	r21, 0xFF	; 255
     a4a:	e0 e0       	ldi	r30, 0x00	; 0
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	20 30       	cpi	r18, 0x00	; 0
     a50:	a0 e0       	ldi	r26, 0x00	; 0
     a52:	3a 07       	cpc	r19, r26
     a54:	a0 e0       	ldi	r26, 0x00	; 0
     a56:	4a 07       	cpc	r20, r26
     a58:	a0 e4       	ldi	r26, 0x40	; 64
     a5a:	5a 07       	cpc	r21, r26
     a5c:	10 f0       	brcs	.+4      	; 0xa62 <__pack_f+0x10e>
     a5e:	e1 e0       	ldi	r30, 0x01	; 1
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	79 01       	movw	r14, r18
     a64:	8a 01       	movw	r16, r20
     a66:	27 c0       	rjmp	.+78     	; 0xab6 <__pack_f+0x162>
     a68:	60 38       	cpi	r22, 0x80	; 128
     a6a:	71 05       	cpc	r23, r1
     a6c:	64 f5       	brge	.+88     	; 0xac6 <__pack_f+0x172>
     a6e:	fb 01       	movw	r30, r22
     a70:	e1 58       	subi	r30, 0x81	; 129
     a72:	ff 4f       	sbci	r31, 0xFF	; 255
     a74:	d8 01       	movw	r26, r16
     a76:	c7 01       	movw	r24, r14
     a78:	8f 77       	andi	r24, 0x7F	; 127
     a7a:	90 70       	andi	r25, 0x00	; 0
     a7c:	a0 70       	andi	r26, 0x00	; 0
     a7e:	b0 70       	andi	r27, 0x00	; 0
     a80:	80 34       	cpi	r24, 0x40	; 64
     a82:	91 05       	cpc	r25, r1
     a84:	a1 05       	cpc	r26, r1
     a86:	b1 05       	cpc	r27, r1
     a88:	39 f4       	brne	.+14     	; 0xa98 <__pack_f+0x144>
     a8a:	e7 fe       	sbrs	r14, 7
     a8c:	0d c0       	rjmp	.+26     	; 0xaa8 <__pack_f+0x154>
     a8e:	80 e4       	ldi	r24, 0x40	; 64
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	a0 e0       	ldi	r26, 0x00	; 0
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	04 c0       	rjmp	.+8      	; 0xaa0 <__pack_f+0x14c>
     a98:	8f e3       	ldi	r24, 0x3F	; 63
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	a0 e0       	ldi	r26, 0x00	; 0
     a9e:	b0 e0       	ldi	r27, 0x00	; 0
     aa0:	e8 0e       	add	r14, r24
     aa2:	f9 1e       	adc	r15, r25
     aa4:	0a 1f       	adc	r16, r26
     aa6:	1b 1f       	adc	r17, r27
     aa8:	17 ff       	sbrs	r17, 7
     aaa:	05 c0       	rjmp	.+10     	; 0xab6 <__pack_f+0x162>
     aac:	16 95       	lsr	r17
     aae:	07 95       	ror	r16
     ab0:	f7 94       	ror	r15
     ab2:	e7 94       	ror	r14
     ab4:	31 96       	adiw	r30, 0x01	; 1
     ab6:	87 e0       	ldi	r24, 0x07	; 7
     ab8:	16 95       	lsr	r17
     aba:	07 95       	ror	r16
     abc:	f7 94       	ror	r15
     abe:	e7 94       	ror	r14
     ac0:	8a 95       	dec	r24
     ac2:	d1 f7       	brne	.-12     	; 0xab8 <__pack_f+0x164>
     ac4:	05 c0       	rjmp	.+10     	; 0xad0 <__pack_f+0x17c>
     ac6:	ee 24       	eor	r14, r14
     ac8:	ff 24       	eor	r15, r15
     aca:	87 01       	movw	r16, r14
     acc:	ef ef       	ldi	r30, 0xFF	; 255
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	6e 2f       	mov	r22, r30
     ad2:	67 95       	ror	r22
     ad4:	66 27       	eor	r22, r22
     ad6:	67 95       	ror	r22
     ad8:	90 2f       	mov	r25, r16
     ada:	9f 77       	andi	r25, 0x7F	; 127
     adc:	d7 94       	ror	r13
     ade:	dd 24       	eor	r13, r13
     ae0:	d7 94       	ror	r13
     ae2:	8e 2f       	mov	r24, r30
     ae4:	86 95       	lsr	r24
     ae6:	49 2f       	mov	r20, r25
     ae8:	46 2b       	or	r20, r22
     aea:	58 2f       	mov	r21, r24
     aec:	5d 29       	or	r21, r13
     aee:	b7 01       	movw	r22, r14
     af0:	ca 01       	movw	r24, r20
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	08 95       	ret

00000afe <__unpack_f>:
     afe:	fc 01       	movw	r30, r24
     b00:	db 01       	movw	r26, r22
     b02:	40 81       	ld	r20, Z
     b04:	51 81       	ldd	r21, Z+1	; 0x01
     b06:	22 81       	ldd	r18, Z+2	; 0x02
     b08:	62 2f       	mov	r22, r18
     b0a:	6f 77       	andi	r22, 0x7F	; 127
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	22 1f       	adc	r18, r18
     b10:	22 27       	eor	r18, r18
     b12:	22 1f       	adc	r18, r18
     b14:	93 81       	ldd	r25, Z+3	; 0x03
     b16:	89 2f       	mov	r24, r25
     b18:	88 0f       	add	r24, r24
     b1a:	82 2b       	or	r24, r18
     b1c:	28 2f       	mov	r18, r24
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	99 1f       	adc	r25, r25
     b22:	99 27       	eor	r25, r25
     b24:	99 1f       	adc	r25, r25
     b26:	11 96       	adiw	r26, 0x01	; 1
     b28:	9c 93       	st	X, r25
     b2a:	11 97       	sbiw	r26, 0x01	; 1
     b2c:	21 15       	cp	r18, r1
     b2e:	31 05       	cpc	r19, r1
     b30:	a9 f5       	brne	.+106    	; 0xb9c <__unpack_f+0x9e>
     b32:	41 15       	cp	r20, r1
     b34:	51 05       	cpc	r21, r1
     b36:	61 05       	cpc	r22, r1
     b38:	71 05       	cpc	r23, r1
     b3a:	11 f4       	brne	.+4      	; 0xb40 <__unpack_f+0x42>
     b3c:	82 e0       	ldi	r24, 0x02	; 2
     b3e:	37 c0       	rjmp	.+110    	; 0xbae <__unpack_f+0xb0>
     b40:	82 e8       	ldi	r24, 0x82	; 130
     b42:	9f ef       	ldi	r25, 0xFF	; 255
     b44:	13 96       	adiw	r26, 0x03	; 3
     b46:	9c 93       	st	X, r25
     b48:	8e 93       	st	-X, r24
     b4a:	12 97       	sbiw	r26, 0x02	; 2
     b4c:	9a 01       	movw	r18, r20
     b4e:	ab 01       	movw	r20, r22
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	6a 95       	dec	r22
     b5c:	d1 f7       	brne	.-12     	; 0xb52 <__unpack_f+0x54>
     b5e:	83 e0       	ldi	r24, 0x03	; 3
     b60:	8c 93       	st	X, r24
     b62:	0d c0       	rjmp	.+26     	; 0xb7e <__unpack_f+0x80>
     b64:	22 0f       	add	r18, r18
     b66:	33 1f       	adc	r19, r19
     b68:	44 1f       	adc	r20, r20
     b6a:	55 1f       	adc	r21, r21
     b6c:	12 96       	adiw	r26, 0x02	; 2
     b6e:	8d 91       	ld	r24, X+
     b70:	9c 91       	ld	r25, X
     b72:	13 97       	sbiw	r26, 0x03	; 3
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	13 96       	adiw	r26, 0x03	; 3
     b78:	9c 93       	st	X, r25
     b7a:	8e 93       	st	-X, r24
     b7c:	12 97       	sbiw	r26, 0x02	; 2
     b7e:	20 30       	cpi	r18, 0x00	; 0
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	38 07       	cpc	r19, r24
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	48 07       	cpc	r20, r24
     b88:	80 e4       	ldi	r24, 0x40	; 64
     b8a:	58 07       	cpc	r21, r24
     b8c:	58 f3       	brcs	.-42     	; 0xb64 <__unpack_f+0x66>
     b8e:	14 96       	adiw	r26, 0x04	; 4
     b90:	2d 93       	st	X+, r18
     b92:	3d 93       	st	X+, r19
     b94:	4d 93       	st	X+, r20
     b96:	5c 93       	st	X, r21
     b98:	17 97       	sbiw	r26, 0x07	; 7
     b9a:	08 95       	ret
     b9c:	2f 3f       	cpi	r18, 0xFF	; 255
     b9e:	31 05       	cpc	r19, r1
     ba0:	79 f4       	brne	.+30     	; 0xbc0 <__unpack_f+0xc2>
     ba2:	41 15       	cp	r20, r1
     ba4:	51 05       	cpc	r21, r1
     ba6:	61 05       	cpc	r22, r1
     ba8:	71 05       	cpc	r23, r1
     baa:	19 f4       	brne	.+6      	; 0xbb2 <__unpack_f+0xb4>
     bac:	84 e0       	ldi	r24, 0x04	; 4
     bae:	8c 93       	st	X, r24
     bb0:	08 95       	ret
     bb2:	64 ff       	sbrs	r22, 4
     bb4:	03 c0       	rjmp	.+6      	; 0xbbc <__unpack_f+0xbe>
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	8c 93       	st	X, r24
     bba:	12 c0       	rjmp	.+36     	; 0xbe0 <__unpack_f+0xe2>
     bbc:	1c 92       	st	X, r1
     bbe:	10 c0       	rjmp	.+32     	; 0xbe0 <__unpack_f+0xe2>
     bc0:	2f 57       	subi	r18, 0x7F	; 127
     bc2:	30 40       	sbci	r19, 0x00	; 0
     bc4:	13 96       	adiw	r26, 0x03	; 3
     bc6:	3c 93       	st	X, r19
     bc8:	2e 93       	st	-X, r18
     bca:	12 97       	sbiw	r26, 0x02	; 2
     bcc:	83 e0       	ldi	r24, 0x03	; 3
     bce:	8c 93       	st	X, r24
     bd0:	87 e0       	ldi	r24, 0x07	; 7
     bd2:	44 0f       	add	r20, r20
     bd4:	55 1f       	adc	r21, r21
     bd6:	66 1f       	adc	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	8a 95       	dec	r24
     bdc:	d1 f7       	brne	.-12     	; 0xbd2 <__unpack_f+0xd4>
     bde:	70 64       	ori	r23, 0x40	; 64
     be0:	14 96       	adiw	r26, 0x04	; 4
     be2:	4d 93       	st	X+, r20
     be4:	5d 93       	st	X+, r21
     be6:	6d 93       	st	X+, r22
     be8:	7c 93       	st	X, r23
     bea:	17 97       	sbiw	r26, 0x07	; 7
     bec:	08 95       	ret

00000bee <__fpcmp_parts_f>:
     bee:	1f 93       	push	r17
     bf0:	dc 01       	movw	r26, r24
     bf2:	fb 01       	movw	r30, r22
     bf4:	9c 91       	ld	r25, X
     bf6:	92 30       	cpi	r25, 0x02	; 2
     bf8:	08 f4       	brcc	.+2      	; 0xbfc <__fpcmp_parts_f+0xe>
     bfa:	47 c0       	rjmp	.+142    	; 0xc8a <__fpcmp_parts_f+0x9c>
     bfc:	80 81       	ld	r24, Z
     bfe:	82 30       	cpi	r24, 0x02	; 2
     c00:	08 f4       	brcc	.+2      	; 0xc04 <__fpcmp_parts_f+0x16>
     c02:	43 c0       	rjmp	.+134    	; 0xc8a <__fpcmp_parts_f+0x9c>
     c04:	94 30       	cpi	r25, 0x04	; 4
     c06:	51 f4       	brne	.+20     	; 0xc1c <__fpcmp_parts_f+0x2e>
     c08:	11 96       	adiw	r26, 0x01	; 1
     c0a:	1c 91       	ld	r17, X
     c0c:	84 30       	cpi	r24, 0x04	; 4
     c0e:	99 f5       	brne	.+102    	; 0xc76 <__fpcmp_parts_f+0x88>
     c10:	81 81       	ldd	r24, Z+1	; 0x01
     c12:	68 2f       	mov	r22, r24
     c14:	70 e0       	ldi	r23, 0x00	; 0
     c16:	61 1b       	sub	r22, r17
     c18:	71 09       	sbc	r23, r1
     c1a:	3f c0       	rjmp	.+126    	; 0xc9a <__fpcmp_parts_f+0xac>
     c1c:	84 30       	cpi	r24, 0x04	; 4
     c1e:	21 f0       	breq	.+8      	; 0xc28 <__fpcmp_parts_f+0x3a>
     c20:	92 30       	cpi	r25, 0x02	; 2
     c22:	31 f4       	brne	.+12     	; 0xc30 <__fpcmp_parts_f+0x42>
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	b9 f1       	breq	.+110    	; 0xc96 <__fpcmp_parts_f+0xa8>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	88 23       	and	r24, r24
     c2c:	89 f1       	breq	.+98     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c2e:	2d c0       	rjmp	.+90     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	1c 91       	ld	r17, X
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	82 30       	cpi	r24, 0x02	; 2
     c38:	f1 f0       	breq	.+60     	; 0xc76 <__fpcmp_parts_f+0x88>
     c3a:	81 81       	ldd	r24, Z+1	; 0x01
     c3c:	18 17       	cp	r17, r24
     c3e:	d9 f4       	brne	.+54     	; 0xc76 <__fpcmp_parts_f+0x88>
     c40:	12 96       	adiw	r26, 0x02	; 2
     c42:	2d 91       	ld	r18, X+
     c44:	3c 91       	ld	r19, X
     c46:	13 97       	sbiw	r26, 0x03	; 3
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	82 17       	cp	r24, r18
     c4e:	93 07       	cpc	r25, r19
     c50:	94 f0       	brlt	.+36     	; 0xc76 <__fpcmp_parts_f+0x88>
     c52:	28 17       	cp	r18, r24
     c54:	39 07       	cpc	r19, r25
     c56:	bc f0       	brlt	.+46     	; 0xc86 <__fpcmp_parts_f+0x98>
     c58:	14 96       	adiw	r26, 0x04	; 4
     c5a:	8d 91       	ld	r24, X+
     c5c:	9d 91       	ld	r25, X+
     c5e:	0d 90       	ld	r0, X+
     c60:	bc 91       	ld	r27, X
     c62:	a0 2d       	mov	r26, r0
     c64:	24 81       	ldd	r18, Z+4	; 0x04
     c66:	35 81       	ldd	r19, Z+5	; 0x05
     c68:	46 81       	ldd	r20, Z+6	; 0x06
     c6a:	57 81       	ldd	r21, Z+7	; 0x07
     c6c:	28 17       	cp	r18, r24
     c6e:	39 07       	cpc	r19, r25
     c70:	4a 07       	cpc	r20, r26
     c72:	5b 07       	cpc	r21, r27
     c74:	18 f4       	brcc	.+6      	; 0xc7c <__fpcmp_parts_f+0x8e>
     c76:	11 23       	and	r17, r17
     c78:	41 f0       	breq	.+16     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c7a:	0a c0       	rjmp	.+20     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c7c:	82 17       	cp	r24, r18
     c7e:	93 07       	cpc	r25, r19
     c80:	a4 07       	cpc	r26, r20
     c82:	b5 07       	cpc	r27, r21
     c84:	40 f4       	brcc	.+16     	; 0xc96 <__fpcmp_parts_f+0xa8>
     c86:	11 23       	and	r17, r17
     c88:	19 f0       	breq	.+6      	; 0xc90 <__fpcmp_parts_f+0xa2>
     c8a:	61 e0       	ldi	r22, 0x01	; 1
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	05 c0       	rjmp	.+10     	; 0xc9a <__fpcmp_parts_f+0xac>
     c90:	6f ef       	ldi	r22, 0xFF	; 255
     c92:	7f ef       	ldi	r23, 0xFF	; 255
     c94:	02 c0       	rjmp	.+4      	; 0xc9a <__fpcmp_parts_f+0xac>
     c96:	60 e0       	ldi	r22, 0x00	; 0
     c98:	70 e0       	ldi	r23, 0x00	; 0
     c9a:	cb 01       	movw	r24, r22
     c9c:	1f 91       	pop	r17
     c9e:	08 95       	ret

00000ca0 <DIO_vidSetPinDir>:

// use port number A,B,C,D
// use pin number PIN0..7
//use direction INPUT , OUTPUT , INPULLUP

void DIO_vidSetPinDir(uint8 port_no , uint8 pin_no , uint8 dir) {
     ca0:	df 93       	push	r29
     ca2:	cf 93       	push	r28
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <DIO_vidSetPinDir+0x6>
     ca6:	00 d0       	rcall	.+0      	; 0xca8 <DIO_vidSetPinDir+0x8>
     ca8:	0f 92       	push	r0
     caa:	cd b7       	in	r28, 0x3d	; 61
     cac:	de b7       	in	r29, 0x3e	; 62
     cae:	89 83       	std	Y+1, r24	; 0x01
     cb0:	6a 83       	std	Y+2, r22	; 0x02
     cb2:	4b 83       	std	Y+3, r20	; 0x03
	switch(port_no) {
     cb4:	89 81       	ldd	r24, Y+1	; 0x01
     cb6:	28 2f       	mov	r18, r24
     cb8:	30 e0       	ldi	r19, 0x00	; 0
     cba:	3d 83       	std	Y+5, r19	; 0x05
     cbc:	2c 83       	std	Y+4, r18	; 0x04
     cbe:	8c 81       	ldd	r24, Y+4	; 0x04
     cc0:	9d 81       	ldd	r25, Y+5	; 0x05
     cc2:	82 30       	cpi	r24, 0x02	; 2
     cc4:	91 05       	cpc	r25, r1
     cc6:	09 f4       	brne	.+2      	; 0xcca <DIO_vidSetPinDir+0x2a>
     cc8:	72 c0       	rjmp	.+228    	; 0xdae <DIO_vidSetPinDir+0x10e>
     cca:	2c 81       	ldd	r18, Y+4	; 0x04
     ccc:	3d 81       	ldd	r19, Y+5	; 0x05
     cce:	23 30       	cpi	r18, 0x03	; 3
     cd0:	31 05       	cpc	r19, r1
     cd2:	34 f4       	brge	.+12     	; 0xce0 <DIO_vidSetPinDir+0x40>
     cd4:	8c 81       	ldd	r24, Y+4	; 0x04
     cd6:	9d 81       	ldd	r25, Y+5	; 0x05
     cd8:	81 30       	cpi	r24, 0x01	; 1
     cda:	91 05       	cpc	r25, r1
     cdc:	71 f0       	breq	.+28     	; 0xcfa <DIO_vidSetPinDir+0x5a>
     cde:	73 c1       	rjmp	.+742    	; 0xfc6 <DIO_vidSetPinDir+0x326>
     ce0:	2c 81       	ldd	r18, Y+4	; 0x04
     ce2:	3d 81       	ldd	r19, Y+5	; 0x05
     ce4:	23 30       	cpi	r18, 0x03	; 3
     ce6:	31 05       	cpc	r19, r1
     ce8:	09 f4       	brne	.+2      	; 0xcec <DIO_vidSetPinDir+0x4c>
     cea:	bb c0       	rjmp	.+374    	; 0xe62 <DIO_vidSetPinDir+0x1c2>
     cec:	8c 81       	ldd	r24, Y+4	; 0x04
     cee:	9d 81       	ldd	r25, Y+5	; 0x05
     cf0:	84 30       	cpi	r24, 0x04	; 4
     cf2:	91 05       	cpc	r25, r1
     cf4:	09 f4       	brne	.+2      	; 0xcf8 <DIO_vidSetPinDir+0x58>
     cf6:	0f c1       	rjmp	.+542    	; 0xf16 <DIO_vidSetPinDir+0x276>
     cf8:	66 c1       	rjmp	.+716    	; 0xfc6 <DIO_vidSetPinDir+0x326>
	case A:
		if (dir==0) ClrBit(DDRA,pin_no);
     cfa:	8b 81       	ldd	r24, Y+3	; 0x03
     cfc:	88 23       	and	r24, r24
     cfe:	a9 f4       	brne	.+42     	; 0xd2a <DIO_vidSetPinDir+0x8a>
     d00:	aa e3       	ldi	r26, 0x3A	; 58
     d02:	b0 e0       	ldi	r27, 0x00	; 0
     d04:	ea e3       	ldi	r30, 0x3A	; 58
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	48 2f       	mov	r20, r24
     d0c:	8a 81       	ldd	r24, Y+2	; 0x02
     d0e:	28 2f       	mov	r18, r24
     d10:	30 e0       	ldi	r19, 0x00	; 0
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	02 2e       	mov	r0, r18
     d18:	02 c0       	rjmp	.+4      	; 0xd1e <DIO_vidSetPinDir+0x7e>
     d1a:	88 0f       	add	r24, r24
     d1c:	99 1f       	adc	r25, r25
     d1e:	0a 94       	dec	r0
     d20:	e2 f7       	brpl	.-8      	; 0xd1a <DIO_vidSetPinDir+0x7a>
     d22:	80 95       	com	r24
     d24:	84 23       	and	r24, r20
     d26:	8c 93       	st	X, r24
     d28:	4e c1       	rjmp	.+668    	; 0xfc6 <DIO_vidSetPinDir+0x326>
		else if (dir==1) SetBit(DDRA,pin_no);
     d2a:	8b 81       	ldd	r24, Y+3	; 0x03
     d2c:	81 30       	cpi	r24, 0x01	; 1
     d2e:	a1 f4       	brne	.+40     	; 0xd58 <DIO_vidSetPinDir+0xb8>
     d30:	aa e3       	ldi	r26, 0x3A	; 58
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	ea e3       	ldi	r30, 0x3A	; 58
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	48 2f       	mov	r20, r24
     d3c:	8a 81       	ldd	r24, Y+2	; 0x02
     d3e:	28 2f       	mov	r18, r24
     d40:	30 e0       	ldi	r19, 0x00	; 0
     d42:	81 e0       	ldi	r24, 0x01	; 1
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	02 2e       	mov	r0, r18
     d48:	02 c0       	rjmp	.+4      	; 0xd4e <DIO_vidSetPinDir+0xae>
     d4a:	88 0f       	add	r24, r24
     d4c:	99 1f       	adc	r25, r25
     d4e:	0a 94       	dec	r0
     d50:	e2 f7       	brpl	.-8      	; 0xd4a <DIO_vidSetPinDir+0xaa>
     d52:	84 2b       	or	r24, r20
     d54:	8c 93       	st	X, r24
     d56:	37 c1       	rjmp	.+622    	; 0xfc6 <DIO_vidSetPinDir+0x326>
		else if (dir==2) {ClrBit(DDRA,pin_no); SetBit(PORTA,pin_no);}
     d58:	8b 81       	ldd	r24, Y+3	; 0x03
     d5a:	82 30       	cpi	r24, 0x02	; 2
     d5c:	09 f0       	breq	.+2      	; 0xd60 <DIO_vidSetPinDir+0xc0>
     d5e:	33 c1       	rjmp	.+614    	; 0xfc6 <DIO_vidSetPinDir+0x326>
     d60:	aa e3       	ldi	r26, 0x3A	; 58
     d62:	b0 e0       	ldi	r27, 0x00	; 0
     d64:	ea e3       	ldi	r30, 0x3A	; 58
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	48 2f       	mov	r20, r24
     d6c:	8a 81       	ldd	r24, Y+2	; 0x02
     d6e:	28 2f       	mov	r18, r24
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <DIO_vidSetPinDir+0xdc>
     d78:	88 0f       	add	r24, r24
     d7a:	99 1f       	adc	r25, r25
     d7c:	2a 95       	dec	r18
     d7e:	e2 f7       	brpl	.-8      	; 0xd78 <DIO_vidSetPinDir+0xd8>
     d80:	80 95       	com	r24
     d82:	84 23       	and	r24, r20
     d84:	8c 93       	st	X, r24
     d86:	ab e3       	ldi	r26, 0x3B	; 59
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	eb e3       	ldi	r30, 0x3B	; 59
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	48 2f       	mov	r20, r24
     d92:	8a 81       	ldd	r24, Y+2	; 0x02
     d94:	28 2f       	mov	r18, r24
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	02 2e       	mov	r0, r18
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <DIO_vidSetPinDir+0x104>
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	0a 94       	dec	r0
     da6:	e2 f7       	brpl	.-8      	; 0xda0 <DIO_vidSetPinDir+0x100>
     da8:	84 2b       	or	r24, r20
     daa:	8c 93       	st	X, r24
     dac:	0c c1       	rjmp	.+536    	; 0xfc6 <DIO_vidSetPinDir+0x326>
		break;
	case B:
			if (dir==0) ClrBit(DDRB,pin_no);
     dae:	8b 81       	ldd	r24, Y+3	; 0x03
     db0:	88 23       	and	r24, r24
     db2:	a9 f4       	brne	.+42     	; 0xdde <DIO_vidSetPinDir+0x13e>
     db4:	a7 e3       	ldi	r26, 0x37	; 55
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	e7 e3       	ldi	r30, 0x37	; 55
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	80 81       	ld	r24, Z
     dbe:	48 2f       	mov	r20, r24
     dc0:	8a 81       	ldd	r24, Y+2	; 0x02
     dc2:	28 2f       	mov	r18, r24
     dc4:	30 e0       	ldi	r19, 0x00	; 0
     dc6:	81 e0       	ldi	r24, 0x01	; 1
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	02 2e       	mov	r0, r18
     dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <DIO_vidSetPinDir+0x132>
     dce:	88 0f       	add	r24, r24
     dd0:	99 1f       	adc	r25, r25
     dd2:	0a 94       	dec	r0
     dd4:	e2 f7       	brpl	.-8      	; 0xdce <DIO_vidSetPinDir+0x12e>
     dd6:	80 95       	com	r24
     dd8:	84 23       	and	r24, r20
     dda:	8c 93       	st	X, r24
     ddc:	f4 c0       	rjmp	.+488    	; 0xfc6 <DIO_vidSetPinDir+0x326>
			else if (dir==1) SetBit(DDRB,pin_no);
     dde:	8b 81       	ldd	r24, Y+3	; 0x03
     de0:	81 30       	cpi	r24, 0x01	; 1
     de2:	a1 f4       	brne	.+40     	; 0xe0c <DIO_vidSetPinDir+0x16c>
     de4:	a7 e3       	ldi	r26, 0x37	; 55
     de6:	b0 e0       	ldi	r27, 0x00	; 0
     de8:	e7 e3       	ldi	r30, 0x37	; 55
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	48 2f       	mov	r20, r24
     df0:	8a 81       	ldd	r24, Y+2	; 0x02
     df2:	28 2f       	mov	r18, r24
     df4:	30 e0       	ldi	r19, 0x00	; 0
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	02 2e       	mov	r0, r18
     dfc:	02 c0       	rjmp	.+4      	; 0xe02 <DIO_vidSetPinDir+0x162>
     dfe:	88 0f       	add	r24, r24
     e00:	99 1f       	adc	r25, r25
     e02:	0a 94       	dec	r0
     e04:	e2 f7       	brpl	.-8      	; 0xdfe <DIO_vidSetPinDir+0x15e>
     e06:	84 2b       	or	r24, r20
     e08:	8c 93       	st	X, r24
     e0a:	dd c0       	rjmp	.+442    	; 0xfc6 <DIO_vidSetPinDir+0x326>
			else if (dir==2) {ClrBit(DDRB,pin_no); SetBit(PORTB,pin_no);}
     e0c:	8b 81       	ldd	r24, Y+3	; 0x03
     e0e:	82 30       	cpi	r24, 0x02	; 2
     e10:	09 f0       	breq	.+2      	; 0xe14 <DIO_vidSetPinDir+0x174>
     e12:	d9 c0       	rjmp	.+434    	; 0xfc6 <DIO_vidSetPinDir+0x326>
     e14:	a7 e3       	ldi	r26, 0x37	; 55
     e16:	b0 e0       	ldi	r27, 0x00	; 0
     e18:	e7 e3       	ldi	r30, 0x37	; 55
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	48 2f       	mov	r20, r24
     e20:	8a 81       	ldd	r24, Y+2	; 0x02
     e22:	28 2f       	mov	r18, r24
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	02 c0       	rjmp	.+4      	; 0xe30 <DIO_vidSetPinDir+0x190>
     e2c:	88 0f       	add	r24, r24
     e2e:	99 1f       	adc	r25, r25
     e30:	2a 95       	dec	r18
     e32:	e2 f7       	brpl	.-8      	; 0xe2c <DIO_vidSetPinDir+0x18c>
     e34:	80 95       	com	r24
     e36:	84 23       	and	r24, r20
     e38:	8c 93       	st	X, r24
     e3a:	a8 e3       	ldi	r26, 0x38	; 56
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e8 e3       	ldi	r30, 0x38	; 56
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	48 2f       	mov	r20, r24
     e46:	8a 81       	ldd	r24, Y+2	; 0x02
     e48:	28 2f       	mov	r18, r24
     e4a:	30 e0       	ldi	r19, 0x00	; 0
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	02 2e       	mov	r0, r18
     e52:	02 c0       	rjmp	.+4      	; 0xe58 <DIO_vidSetPinDir+0x1b8>
     e54:	88 0f       	add	r24, r24
     e56:	99 1f       	adc	r25, r25
     e58:	0a 94       	dec	r0
     e5a:	e2 f7       	brpl	.-8      	; 0xe54 <DIO_vidSetPinDir+0x1b4>
     e5c:	84 2b       	or	r24, r20
     e5e:	8c 93       	st	X, r24
     e60:	b2 c0       	rjmp	.+356    	; 0xfc6 <DIO_vidSetPinDir+0x326>
			break;
	case C:
			if (dir==0) ClrBit(DDRC,pin_no);
     e62:	8b 81       	ldd	r24, Y+3	; 0x03
     e64:	88 23       	and	r24, r24
     e66:	a9 f4       	brne	.+42     	; 0xe92 <DIO_vidSetPinDir+0x1f2>
     e68:	a4 e3       	ldi	r26, 0x34	; 52
     e6a:	b0 e0       	ldi	r27, 0x00	; 0
     e6c:	e4 e3       	ldi	r30, 0x34	; 52
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	48 2f       	mov	r20, r24
     e74:	8a 81       	ldd	r24, Y+2	; 0x02
     e76:	28 2f       	mov	r18, r24
     e78:	30 e0       	ldi	r19, 0x00	; 0
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	02 2e       	mov	r0, r18
     e80:	02 c0       	rjmp	.+4      	; 0xe86 <DIO_vidSetPinDir+0x1e6>
     e82:	88 0f       	add	r24, r24
     e84:	99 1f       	adc	r25, r25
     e86:	0a 94       	dec	r0
     e88:	e2 f7       	brpl	.-8      	; 0xe82 <DIO_vidSetPinDir+0x1e2>
     e8a:	80 95       	com	r24
     e8c:	84 23       	and	r24, r20
     e8e:	8c 93       	st	X, r24
     e90:	9a c0       	rjmp	.+308    	; 0xfc6 <DIO_vidSetPinDir+0x326>
			else if (dir==1) SetBit(DDRC,pin_no);
     e92:	8b 81       	ldd	r24, Y+3	; 0x03
     e94:	81 30       	cpi	r24, 0x01	; 1
     e96:	a1 f4       	brne	.+40     	; 0xec0 <DIO_vidSetPinDir+0x220>
     e98:	a4 e3       	ldi	r26, 0x34	; 52
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	e4 e3       	ldi	r30, 0x34	; 52
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	48 2f       	mov	r20, r24
     ea4:	8a 81       	ldd	r24, Y+2	; 0x02
     ea6:	28 2f       	mov	r18, r24
     ea8:	30 e0       	ldi	r19, 0x00	; 0
     eaa:	81 e0       	ldi	r24, 0x01	; 1
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	02 2e       	mov	r0, r18
     eb0:	02 c0       	rjmp	.+4      	; 0xeb6 <DIO_vidSetPinDir+0x216>
     eb2:	88 0f       	add	r24, r24
     eb4:	99 1f       	adc	r25, r25
     eb6:	0a 94       	dec	r0
     eb8:	e2 f7       	brpl	.-8      	; 0xeb2 <DIO_vidSetPinDir+0x212>
     eba:	84 2b       	or	r24, r20
     ebc:	8c 93       	st	X, r24
     ebe:	83 c0       	rjmp	.+262    	; 0xfc6 <DIO_vidSetPinDir+0x326>
			else if (dir==2) {ClrBit(DDRC,pin_no); SetBit(PORTC,pin_no);}
     ec0:	8b 81       	ldd	r24, Y+3	; 0x03
     ec2:	82 30       	cpi	r24, 0x02	; 2
     ec4:	09 f0       	breq	.+2      	; 0xec8 <DIO_vidSetPinDir+0x228>
     ec6:	7f c0       	rjmp	.+254    	; 0xfc6 <DIO_vidSetPinDir+0x326>
     ec8:	a4 e3       	ldi	r26, 0x34	; 52
     eca:	b0 e0       	ldi	r27, 0x00	; 0
     ecc:	e4 e3       	ldi	r30, 0x34	; 52
     ece:	f0 e0       	ldi	r31, 0x00	; 0
     ed0:	80 81       	ld	r24, Z
     ed2:	48 2f       	mov	r20, r24
     ed4:	8a 81       	ldd	r24, Y+2	; 0x02
     ed6:	28 2f       	mov	r18, r24
     ed8:	30 e0       	ldi	r19, 0x00	; 0
     eda:	81 e0       	ldi	r24, 0x01	; 1
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <DIO_vidSetPinDir+0x244>
     ee0:	88 0f       	add	r24, r24
     ee2:	99 1f       	adc	r25, r25
     ee4:	2a 95       	dec	r18
     ee6:	e2 f7       	brpl	.-8      	; 0xee0 <DIO_vidSetPinDir+0x240>
     ee8:	80 95       	com	r24
     eea:	84 23       	and	r24, r20
     eec:	8c 93       	st	X, r24
     eee:	a5 e3       	ldi	r26, 0x35	; 53
     ef0:	b0 e0       	ldi	r27, 0x00	; 0
     ef2:	e5 e3       	ldi	r30, 0x35	; 53
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	80 81       	ld	r24, Z
     ef8:	48 2f       	mov	r20, r24
     efa:	8a 81       	ldd	r24, Y+2	; 0x02
     efc:	28 2f       	mov	r18, r24
     efe:	30 e0       	ldi	r19, 0x00	; 0
     f00:	81 e0       	ldi	r24, 0x01	; 1
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	02 2e       	mov	r0, r18
     f06:	02 c0       	rjmp	.+4      	; 0xf0c <DIO_vidSetPinDir+0x26c>
     f08:	88 0f       	add	r24, r24
     f0a:	99 1f       	adc	r25, r25
     f0c:	0a 94       	dec	r0
     f0e:	e2 f7       	brpl	.-8      	; 0xf08 <DIO_vidSetPinDir+0x268>
     f10:	84 2b       	or	r24, r20
     f12:	8c 93       	st	X, r24
     f14:	58 c0       	rjmp	.+176    	; 0xfc6 <DIO_vidSetPinDir+0x326>
			break;
	case D:
			if (dir==0) ClrBit(DDRD,pin_no);
     f16:	8b 81       	ldd	r24, Y+3	; 0x03
     f18:	88 23       	and	r24, r24
     f1a:	a9 f4       	brne	.+42     	; 0xf46 <DIO_vidSetPinDir+0x2a6>
     f1c:	a1 e3       	ldi	r26, 0x31	; 49
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	e1 e3       	ldi	r30, 0x31	; 49
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	48 2f       	mov	r20, r24
     f28:	8a 81       	ldd	r24, Y+2	; 0x02
     f2a:	28 2f       	mov	r18, r24
     f2c:	30 e0       	ldi	r19, 0x00	; 0
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	02 2e       	mov	r0, r18
     f34:	02 c0       	rjmp	.+4      	; 0xf3a <DIO_vidSetPinDir+0x29a>
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	0a 94       	dec	r0
     f3c:	e2 f7       	brpl	.-8      	; 0xf36 <DIO_vidSetPinDir+0x296>
     f3e:	80 95       	com	r24
     f40:	84 23       	and	r24, r20
     f42:	8c 93       	st	X, r24
     f44:	40 c0       	rjmp	.+128    	; 0xfc6 <DIO_vidSetPinDir+0x326>
			else if (dir==1) SetBit(DDRD,pin_no);
     f46:	8b 81       	ldd	r24, Y+3	; 0x03
     f48:	81 30       	cpi	r24, 0x01	; 1
     f4a:	a1 f4       	brne	.+40     	; 0xf74 <DIO_vidSetPinDir+0x2d4>
     f4c:	a1 e3       	ldi	r26, 0x31	; 49
     f4e:	b0 e0       	ldi	r27, 0x00	; 0
     f50:	e1 e3       	ldi	r30, 0x31	; 49
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	48 2f       	mov	r20, r24
     f58:	8a 81       	ldd	r24, Y+2	; 0x02
     f5a:	28 2f       	mov	r18, r24
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	81 e0       	ldi	r24, 0x01	; 1
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	02 2e       	mov	r0, r18
     f64:	02 c0       	rjmp	.+4      	; 0xf6a <DIO_vidSetPinDir+0x2ca>
     f66:	88 0f       	add	r24, r24
     f68:	99 1f       	adc	r25, r25
     f6a:	0a 94       	dec	r0
     f6c:	e2 f7       	brpl	.-8      	; 0xf66 <DIO_vidSetPinDir+0x2c6>
     f6e:	84 2b       	or	r24, r20
     f70:	8c 93       	st	X, r24
     f72:	29 c0       	rjmp	.+82     	; 0xfc6 <DIO_vidSetPinDir+0x326>
			else if (dir==2) {ClrBit(DDRD,pin_no); SetBit(PORTD,pin_no);}
     f74:	8b 81       	ldd	r24, Y+3	; 0x03
     f76:	82 30       	cpi	r24, 0x02	; 2
     f78:	31 f5       	brne	.+76     	; 0xfc6 <DIO_vidSetPinDir+0x326>
     f7a:	a1 e3       	ldi	r26, 0x31	; 49
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e1 e3       	ldi	r30, 0x31	; 49
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	48 2f       	mov	r20, r24
     f86:	8a 81       	ldd	r24, Y+2	; 0x02
     f88:	28 2f       	mov	r18, r24
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	81 e0       	ldi	r24, 0x01	; 1
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	02 c0       	rjmp	.+4      	; 0xf96 <DIO_vidSetPinDir+0x2f6>
     f92:	88 0f       	add	r24, r24
     f94:	99 1f       	adc	r25, r25
     f96:	2a 95       	dec	r18
     f98:	e2 f7       	brpl	.-8      	; 0xf92 <DIO_vidSetPinDir+0x2f2>
     f9a:	80 95       	com	r24
     f9c:	84 23       	and	r24, r20
     f9e:	8c 93       	st	X, r24
     fa0:	a2 e3       	ldi	r26, 0x32	; 50
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	e2 e3       	ldi	r30, 0x32	; 50
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	48 2f       	mov	r20, r24
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	28 2f       	mov	r18, r24
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	02 2e       	mov	r0, r18
     fb8:	02 c0       	rjmp	.+4      	; 0xfbe <DIO_vidSetPinDir+0x31e>
     fba:	88 0f       	add	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	0a 94       	dec	r0
     fc0:	e2 f7       	brpl	.-8      	; 0xfba <DIO_vidSetPinDir+0x31a>
     fc2:	84 2b       	or	r24, r20
     fc4:	8c 93       	st	X, r24
			break;
	}
}
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	0f 90       	pop	r0
     fce:	0f 90       	pop	r0
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <DIO_vidSetPortDirMask>:

void DIO_vidSetPortDirMask(uint8 port_no , uint8 DirMask) {
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	00 d0       	rcall	.+0      	; 0xfdc <DIO_vidSetPortDirMask+0x6>
     fdc:	00 d0       	rcall	.+0      	; 0xfde <DIO_vidSetPortDirMask+0x8>
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	89 83       	std	Y+1, r24	; 0x01
     fe4:	6a 83       	std	Y+2, r22	; 0x02
	switch (port_no){
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	28 2f       	mov	r18, r24
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	3c 83       	std	Y+4, r19	; 0x04
     fee:	2b 83       	std	Y+3, r18	; 0x03
     ff0:	8b 81       	ldd	r24, Y+3	; 0x03
     ff2:	9c 81       	ldd	r25, Y+4	; 0x04
     ff4:	82 30       	cpi	r24, 0x02	; 2
     ff6:	91 05       	cpc	r25, r1
     ff8:	d9 f0       	breq	.+54     	; 0x1030 <DIO_vidSetPortDirMask+0x5a>
     ffa:	2b 81       	ldd	r18, Y+3	; 0x03
     ffc:	3c 81       	ldd	r19, Y+4	; 0x04
     ffe:	23 30       	cpi	r18, 0x03	; 3
    1000:	31 05       	cpc	r19, r1
    1002:	34 f4       	brge	.+12     	; 0x1010 <DIO_vidSetPortDirMask+0x3a>
    1004:	8b 81       	ldd	r24, Y+3	; 0x03
    1006:	9c 81       	ldd	r25, Y+4	; 0x04
    1008:	81 30       	cpi	r24, 0x01	; 1
    100a:	91 05       	cpc	r25, r1
    100c:	61 f0       	breq	.+24     	; 0x1026 <DIO_vidSetPortDirMask+0x50>
    100e:	1e c0       	rjmp	.+60     	; 0x104c <DIO_vidSetPortDirMask+0x76>
    1010:	2b 81       	ldd	r18, Y+3	; 0x03
    1012:	3c 81       	ldd	r19, Y+4	; 0x04
    1014:	23 30       	cpi	r18, 0x03	; 3
    1016:	31 05       	cpc	r19, r1
    1018:	81 f0       	breq	.+32     	; 0x103a <DIO_vidSetPortDirMask+0x64>
    101a:	8b 81       	ldd	r24, Y+3	; 0x03
    101c:	9c 81       	ldd	r25, Y+4	; 0x04
    101e:	84 30       	cpi	r24, 0x04	; 4
    1020:	91 05       	cpc	r25, r1
    1022:	81 f0       	breq	.+32     	; 0x1044 <DIO_vidSetPortDirMask+0x6e>
    1024:	13 c0       	rjmp	.+38     	; 0x104c <DIO_vidSetPortDirMask+0x76>
	case A:
			DDRA=DirMask;
    1026:	ea e3       	ldi	r30, 0x3A	; 58
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	8a 81       	ldd	r24, Y+2	; 0x02
    102c:	80 83       	st	Z, r24
    102e:	0e c0       	rjmp	.+28     	; 0x104c <DIO_vidSetPortDirMask+0x76>
			break;
	case B:
			DDRB=DirMask;
    1030:	e7 e3       	ldi	r30, 0x37	; 55
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	8a 81       	ldd	r24, Y+2	; 0x02
    1036:	80 83       	st	Z, r24
    1038:	09 c0       	rjmp	.+18     	; 0x104c <DIO_vidSetPortDirMask+0x76>
			break;
	case C:
			DDRC=DirMask;
    103a:	e4 e3       	ldi	r30, 0x34	; 52
    103c:	f0 e0       	ldi	r31, 0x00	; 0
    103e:	8a 81       	ldd	r24, Y+2	; 0x02
    1040:	80 83       	st	Z, r24
    1042:	04 c0       	rjmp	.+8      	; 0x104c <DIO_vidSetPortDirMask+0x76>
			break;
	case D:
			DDRD=DirMask;
    1044:	e1 e3       	ldi	r30, 0x31	; 49
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	8a 81       	ldd	r24, Y+2	; 0x02
    104a:	80 83       	st	Z, r24
			break;
	}
}
    104c:	0f 90       	pop	r0
    104e:	0f 90       	pop	r0
    1050:	0f 90       	pop	r0
    1052:	0f 90       	pop	r0
    1054:	cf 91       	pop	r28
    1056:	df 91       	pop	r29
    1058:	08 95       	ret

0000105a <DIO_vidSetPortDir>:

void DIO_vidSetPortDir(uint8 port_no , uint8 dir) {
    105a:	df 93       	push	r29
    105c:	cf 93       	push	r28
    105e:	00 d0       	rcall	.+0      	; 0x1060 <DIO_vidSetPortDir+0x6>
    1060:	00 d0       	rcall	.+0      	; 0x1062 <DIO_vidSetPortDir+0x8>
    1062:	cd b7       	in	r28, 0x3d	; 61
    1064:	de b7       	in	r29, 0x3e	; 62
    1066:	89 83       	std	Y+1, r24	; 0x01
    1068:	6a 83       	std	Y+2, r22	; 0x02
	switch (port_no){
    106a:	89 81       	ldd	r24, Y+1	; 0x01
    106c:	28 2f       	mov	r18, r24
    106e:	30 e0       	ldi	r19, 0x00	; 0
    1070:	3c 83       	std	Y+4, r19	; 0x04
    1072:	2b 83       	std	Y+3, r18	; 0x03
    1074:	8b 81       	ldd	r24, Y+3	; 0x03
    1076:	9c 81       	ldd	r25, Y+4	; 0x04
    1078:	82 30       	cpi	r24, 0x02	; 2
    107a:	91 05       	cpc	r25, r1
    107c:	91 f1       	breq	.+100    	; 0x10e2 <DIO_vidSetPortDir+0x88>
    107e:	2b 81       	ldd	r18, Y+3	; 0x03
    1080:	3c 81       	ldd	r19, Y+4	; 0x04
    1082:	23 30       	cpi	r18, 0x03	; 3
    1084:	31 05       	cpc	r19, r1
    1086:	34 f4       	brge	.+12     	; 0x1094 <DIO_vidSetPortDir+0x3a>
    1088:	8b 81       	ldd	r24, Y+3	; 0x03
    108a:	9c 81       	ldd	r25, Y+4	; 0x04
    108c:	81 30       	cpi	r24, 0x01	; 1
    108e:	91 05       	cpc	r25, r1
    1090:	69 f0       	breq	.+26     	; 0x10ac <DIO_vidSetPortDir+0x52>
    1092:	74 c0       	rjmp	.+232    	; 0x117c <DIO_vidSetPortDir+0x122>
    1094:	2b 81       	ldd	r18, Y+3	; 0x03
    1096:	3c 81       	ldd	r19, Y+4	; 0x04
    1098:	23 30       	cpi	r18, 0x03	; 3
    109a:	31 05       	cpc	r19, r1
    109c:	e1 f1       	breq	.+120    	; 0x1116 <DIO_vidSetPortDir+0xbc>
    109e:	8b 81       	ldd	r24, Y+3	; 0x03
    10a0:	9c 81       	ldd	r25, Y+4	; 0x04
    10a2:	84 30       	cpi	r24, 0x04	; 4
    10a4:	91 05       	cpc	r25, r1
    10a6:	09 f4       	brne	.+2      	; 0x10aa <DIO_vidSetPortDir+0x50>
    10a8:	50 c0       	rjmp	.+160    	; 0x114a <DIO_vidSetPortDir+0xf0>
    10aa:	68 c0       	rjmp	.+208    	; 0x117c <DIO_vidSetPortDir+0x122>
	case A:
		if (dir==0)      {DDRA=0;}
    10ac:	8a 81       	ldd	r24, Y+2	; 0x02
    10ae:	88 23       	and	r24, r24
    10b0:	21 f4       	brne	.+8      	; 0x10ba <DIO_vidSetPortDir+0x60>
    10b2:	ea e3       	ldi	r30, 0x3A	; 58
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	10 82       	st	Z, r1
    10b8:	61 c0       	rjmp	.+194    	; 0x117c <DIO_vidSetPortDir+0x122>
		else if (dir==1) {DDRA=0xFF;}
    10ba:	8a 81       	ldd	r24, Y+2	; 0x02
    10bc:	81 30       	cpi	r24, 0x01	; 1
    10be:	29 f4       	brne	.+10     	; 0x10ca <DIO_vidSetPortDir+0x70>
    10c0:	ea e3       	ldi	r30, 0x3A	; 58
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	8f ef       	ldi	r24, 0xFF	; 255
    10c6:	80 83       	st	Z, r24
    10c8:	59 c0       	rjmp	.+178    	; 0x117c <DIO_vidSetPortDir+0x122>
		else if (dir==2) {DDRA=0; PORTA=0xFF;}
    10ca:	8a 81       	ldd	r24, Y+2	; 0x02
    10cc:	82 30       	cpi	r24, 0x02	; 2
    10ce:	09 f0       	breq	.+2      	; 0x10d2 <DIO_vidSetPortDir+0x78>
    10d0:	55 c0       	rjmp	.+170    	; 0x117c <DIO_vidSetPortDir+0x122>
    10d2:	ea e3       	ldi	r30, 0x3A	; 58
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	10 82       	st	Z, r1
    10d8:	eb e3       	ldi	r30, 0x3B	; 59
    10da:	f0 e0       	ldi	r31, 0x00	; 0
    10dc:	8f ef       	ldi	r24, 0xFF	; 255
    10de:	80 83       	st	Z, r24
    10e0:	4d c0       	rjmp	.+154    	; 0x117c <DIO_vidSetPortDir+0x122>
		break;
	case B:
		if (dir==0)      {DDRB=0;}
    10e2:	8a 81       	ldd	r24, Y+2	; 0x02
    10e4:	88 23       	and	r24, r24
    10e6:	21 f4       	brne	.+8      	; 0x10f0 <DIO_vidSetPortDir+0x96>
    10e8:	e7 e3       	ldi	r30, 0x37	; 55
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	10 82       	st	Z, r1
    10ee:	46 c0       	rjmp	.+140    	; 0x117c <DIO_vidSetPortDir+0x122>
		else if (dir==1) {DDRB=0xFF;}
    10f0:	8a 81       	ldd	r24, Y+2	; 0x02
    10f2:	81 30       	cpi	r24, 0x01	; 1
    10f4:	29 f4       	brne	.+10     	; 0x1100 <DIO_vidSetPortDir+0xa6>
    10f6:	e7 e3       	ldi	r30, 0x37	; 55
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	8f ef       	ldi	r24, 0xFF	; 255
    10fc:	80 83       	st	Z, r24
    10fe:	3e c0       	rjmp	.+124    	; 0x117c <DIO_vidSetPortDir+0x122>
		else if (dir==2) {DDRB=0; PORTB=0xFF;}
    1100:	8a 81       	ldd	r24, Y+2	; 0x02
    1102:	82 30       	cpi	r24, 0x02	; 2
    1104:	d9 f5       	brne	.+118    	; 0x117c <DIO_vidSetPortDir+0x122>
    1106:	e7 e3       	ldi	r30, 0x37	; 55
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	10 82       	st	Z, r1
    110c:	e8 e3       	ldi	r30, 0x38	; 56
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	8f ef       	ldi	r24, 0xFF	; 255
    1112:	80 83       	st	Z, r24
    1114:	33 c0       	rjmp	.+102    	; 0x117c <DIO_vidSetPortDir+0x122>
		break;
	case C:
			if (dir==0)      {DDRC=0;}
    1116:	8a 81       	ldd	r24, Y+2	; 0x02
    1118:	88 23       	and	r24, r24
    111a:	21 f4       	brne	.+8      	; 0x1124 <DIO_vidSetPortDir+0xca>
    111c:	e4 e3       	ldi	r30, 0x34	; 52
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	10 82       	st	Z, r1
    1122:	2c c0       	rjmp	.+88     	; 0x117c <DIO_vidSetPortDir+0x122>
			else if (dir==1) {DDRC=0xFF;}
    1124:	8a 81       	ldd	r24, Y+2	; 0x02
    1126:	81 30       	cpi	r24, 0x01	; 1
    1128:	29 f4       	brne	.+10     	; 0x1134 <DIO_vidSetPortDir+0xda>
    112a:	e4 e3       	ldi	r30, 0x34	; 52
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	8f ef       	ldi	r24, 0xFF	; 255
    1130:	80 83       	st	Z, r24
    1132:	24 c0       	rjmp	.+72     	; 0x117c <DIO_vidSetPortDir+0x122>
			else if (dir==2) {DDRC=0; PORTC=0xFF;}
    1134:	8a 81       	ldd	r24, Y+2	; 0x02
    1136:	82 30       	cpi	r24, 0x02	; 2
    1138:	09 f5       	brne	.+66     	; 0x117c <DIO_vidSetPortDir+0x122>
    113a:	e4 e3       	ldi	r30, 0x34	; 52
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	10 82       	st	Z, r1
    1140:	e5 e3       	ldi	r30, 0x35	; 53
    1142:	f0 e0       	ldi	r31, 0x00	; 0
    1144:	8f ef       	ldi	r24, 0xFF	; 255
    1146:	80 83       	st	Z, r24
    1148:	19 c0       	rjmp	.+50     	; 0x117c <DIO_vidSetPortDir+0x122>
			break;
	case D:
			if (dir==0)      {DDRD=0;}
    114a:	8a 81       	ldd	r24, Y+2	; 0x02
    114c:	88 23       	and	r24, r24
    114e:	21 f4       	brne	.+8      	; 0x1158 <DIO_vidSetPortDir+0xfe>
    1150:	e1 e3       	ldi	r30, 0x31	; 49
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	10 82       	st	Z, r1
    1156:	12 c0       	rjmp	.+36     	; 0x117c <DIO_vidSetPortDir+0x122>
			else if (dir==1) {DDRD=0xFF;}
    1158:	8a 81       	ldd	r24, Y+2	; 0x02
    115a:	81 30       	cpi	r24, 0x01	; 1
    115c:	29 f4       	brne	.+10     	; 0x1168 <DIO_vidSetPortDir+0x10e>
    115e:	e1 e3       	ldi	r30, 0x31	; 49
    1160:	f0 e0       	ldi	r31, 0x00	; 0
    1162:	8f ef       	ldi	r24, 0xFF	; 255
    1164:	80 83       	st	Z, r24
    1166:	0a c0       	rjmp	.+20     	; 0x117c <DIO_vidSetPortDir+0x122>
			else if (dir==2) {DDRD=0; PORTD=0xFF;}
    1168:	8a 81       	ldd	r24, Y+2	; 0x02
    116a:	82 30       	cpi	r24, 0x02	; 2
    116c:	39 f4       	brne	.+14     	; 0x117c <DIO_vidSetPortDir+0x122>
    116e:	e1 e3       	ldi	r30, 0x31	; 49
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	10 82       	st	Z, r1
    1174:	e2 e3       	ldi	r30, 0x32	; 50
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	8f ef       	ldi	r24, 0xFF	; 255
    117a:	80 83       	st	Z, r24
			break;
	}
}
    117c:	0f 90       	pop	r0
    117e:	0f 90       	pop	r0
    1180:	0f 90       	pop	r0
    1182:	0f 90       	pop	r0
    1184:	cf 91       	pop	r28
    1186:	df 91       	pop	r29
    1188:	08 95       	ret

0000118a <DIO_vidWriteOnPin>:

void DIO_vidWriteOnPin(uint8 port_no , uint8 pin_no , uint8 level) {
    118a:	df 93       	push	r29
    118c:	cf 93       	push	r28
    118e:	00 d0       	rcall	.+0      	; 0x1190 <DIO_vidWriteOnPin+0x6>
    1190:	00 d0       	rcall	.+0      	; 0x1192 <DIO_vidWriteOnPin+0x8>
    1192:	0f 92       	push	r0
    1194:	cd b7       	in	r28, 0x3d	; 61
    1196:	de b7       	in	r29, 0x3e	; 62
    1198:	89 83       	std	Y+1, r24	; 0x01
    119a:	6a 83       	std	Y+2, r22	; 0x02
    119c:	4b 83       	std	Y+3, r20	; 0x03
	switch(port_no) {
    119e:	89 81       	ldd	r24, Y+1	; 0x01
    11a0:	28 2f       	mov	r18, r24
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	3d 83       	std	Y+5, r19	; 0x05
    11a6:	2c 83       	std	Y+4, r18	; 0x04
    11a8:	8c 81       	ldd	r24, Y+4	; 0x04
    11aa:	9d 81       	ldd	r25, Y+5	; 0x05
    11ac:	82 30       	cpi	r24, 0x02	; 2
    11ae:	91 05       	cpc	r25, r1
    11b0:	09 f4       	brne	.+2      	; 0x11b4 <DIO_vidWriteOnPin+0x2a>
    11b2:	48 c0       	rjmp	.+144    	; 0x1244 <DIO_vidWriteOnPin+0xba>
    11b4:	2c 81       	ldd	r18, Y+4	; 0x04
    11b6:	3d 81       	ldd	r19, Y+5	; 0x05
    11b8:	23 30       	cpi	r18, 0x03	; 3
    11ba:	31 05       	cpc	r19, r1
    11bc:	34 f4       	brge	.+12     	; 0x11ca <DIO_vidWriteOnPin+0x40>
    11be:	8c 81       	ldd	r24, Y+4	; 0x04
    11c0:	9d 81       	ldd	r25, Y+5	; 0x05
    11c2:	81 30       	cpi	r24, 0x01	; 1
    11c4:	91 05       	cpc	r25, r1
    11c6:	71 f0       	breq	.+28     	; 0x11e4 <DIO_vidWriteOnPin+0x5a>
    11c8:	cb c0       	rjmp	.+406    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
    11ca:	2c 81       	ldd	r18, Y+4	; 0x04
    11cc:	3d 81       	ldd	r19, Y+5	; 0x05
    11ce:	23 30       	cpi	r18, 0x03	; 3
    11d0:	31 05       	cpc	r19, r1
    11d2:	09 f4       	brne	.+2      	; 0x11d6 <DIO_vidWriteOnPin+0x4c>
    11d4:	67 c0       	rjmp	.+206    	; 0x12a4 <DIO_vidWriteOnPin+0x11a>
    11d6:	8c 81       	ldd	r24, Y+4	; 0x04
    11d8:	9d 81       	ldd	r25, Y+5	; 0x05
    11da:	84 30       	cpi	r24, 0x04	; 4
    11dc:	91 05       	cpc	r25, r1
    11de:	09 f4       	brne	.+2      	; 0x11e2 <DIO_vidWriteOnPin+0x58>
    11e0:	91 c0       	rjmp	.+290    	; 0x1304 <DIO_vidWriteOnPin+0x17a>
    11e2:	be c0       	rjmp	.+380    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
	case A:
		if (level==0) ClrBit(PORTA,pin_no);
    11e4:	8b 81       	ldd	r24, Y+3	; 0x03
    11e6:	88 23       	and	r24, r24
    11e8:	a9 f4       	brne	.+42     	; 0x1214 <DIO_vidWriteOnPin+0x8a>
    11ea:	ab e3       	ldi	r26, 0x3B	; 59
    11ec:	b0 e0       	ldi	r27, 0x00	; 0
    11ee:	eb e3       	ldi	r30, 0x3B	; 59
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	80 81       	ld	r24, Z
    11f4:	48 2f       	mov	r20, r24
    11f6:	8a 81       	ldd	r24, Y+2	; 0x02
    11f8:	28 2f       	mov	r18, r24
    11fa:	30 e0       	ldi	r19, 0x00	; 0
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	02 2e       	mov	r0, r18
    1202:	02 c0       	rjmp	.+4      	; 0x1208 <DIO_vidWriteOnPin+0x7e>
    1204:	88 0f       	add	r24, r24
    1206:	99 1f       	adc	r25, r25
    1208:	0a 94       	dec	r0
    120a:	e2 f7       	brpl	.-8      	; 0x1204 <DIO_vidWriteOnPin+0x7a>
    120c:	80 95       	com	r24
    120e:	84 23       	and	r24, r20
    1210:	8c 93       	st	X, r24
    1212:	a6 c0       	rjmp	.+332    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
		else if (level==1) SetBit(PORTA,pin_no);
    1214:	8b 81       	ldd	r24, Y+3	; 0x03
    1216:	81 30       	cpi	r24, 0x01	; 1
    1218:	09 f0       	breq	.+2      	; 0x121c <DIO_vidWriteOnPin+0x92>
    121a:	a2 c0       	rjmp	.+324    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
    121c:	ab e3       	ldi	r26, 0x3B	; 59
    121e:	b0 e0       	ldi	r27, 0x00	; 0
    1220:	eb e3       	ldi	r30, 0x3B	; 59
    1222:	f0 e0       	ldi	r31, 0x00	; 0
    1224:	80 81       	ld	r24, Z
    1226:	48 2f       	mov	r20, r24
    1228:	8a 81       	ldd	r24, Y+2	; 0x02
    122a:	28 2f       	mov	r18, r24
    122c:	30 e0       	ldi	r19, 0x00	; 0
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	02 2e       	mov	r0, r18
    1234:	02 c0       	rjmp	.+4      	; 0x123a <DIO_vidWriteOnPin+0xb0>
    1236:	88 0f       	add	r24, r24
    1238:	99 1f       	adc	r25, r25
    123a:	0a 94       	dec	r0
    123c:	e2 f7       	brpl	.-8      	; 0x1236 <DIO_vidWriteOnPin+0xac>
    123e:	84 2b       	or	r24, r20
    1240:	8c 93       	st	X, r24
    1242:	8e c0       	rjmp	.+284    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
		break;
	case B:
			if (level==0) ClrBit(PORTB,pin_no);
    1244:	8b 81       	ldd	r24, Y+3	; 0x03
    1246:	88 23       	and	r24, r24
    1248:	a9 f4       	brne	.+42     	; 0x1274 <DIO_vidWriteOnPin+0xea>
    124a:	a8 e3       	ldi	r26, 0x38	; 56
    124c:	b0 e0       	ldi	r27, 0x00	; 0
    124e:	e8 e3       	ldi	r30, 0x38	; 56
    1250:	f0 e0       	ldi	r31, 0x00	; 0
    1252:	80 81       	ld	r24, Z
    1254:	48 2f       	mov	r20, r24
    1256:	8a 81       	ldd	r24, Y+2	; 0x02
    1258:	28 2f       	mov	r18, r24
    125a:	30 e0       	ldi	r19, 0x00	; 0
    125c:	81 e0       	ldi	r24, 0x01	; 1
    125e:	90 e0       	ldi	r25, 0x00	; 0
    1260:	02 2e       	mov	r0, r18
    1262:	02 c0       	rjmp	.+4      	; 0x1268 <DIO_vidWriteOnPin+0xde>
    1264:	88 0f       	add	r24, r24
    1266:	99 1f       	adc	r25, r25
    1268:	0a 94       	dec	r0
    126a:	e2 f7       	brpl	.-8      	; 0x1264 <DIO_vidWriteOnPin+0xda>
    126c:	80 95       	com	r24
    126e:	84 23       	and	r24, r20
    1270:	8c 93       	st	X, r24
    1272:	76 c0       	rjmp	.+236    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
			else if (level==1) SetBit(PORTB,pin_no);
    1274:	8b 81       	ldd	r24, Y+3	; 0x03
    1276:	81 30       	cpi	r24, 0x01	; 1
    1278:	09 f0       	breq	.+2      	; 0x127c <DIO_vidWriteOnPin+0xf2>
    127a:	72 c0       	rjmp	.+228    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
    127c:	a8 e3       	ldi	r26, 0x38	; 56
    127e:	b0 e0       	ldi	r27, 0x00	; 0
    1280:	e8 e3       	ldi	r30, 0x38	; 56
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	80 81       	ld	r24, Z
    1286:	48 2f       	mov	r20, r24
    1288:	8a 81       	ldd	r24, Y+2	; 0x02
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	81 e0       	ldi	r24, 0x01	; 1
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	02 2e       	mov	r0, r18
    1294:	02 c0       	rjmp	.+4      	; 0x129a <DIO_vidWriteOnPin+0x110>
    1296:	88 0f       	add	r24, r24
    1298:	99 1f       	adc	r25, r25
    129a:	0a 94       	dec	r0
    129c:	e2 f7       	brpl	.-8      	; 0x1296 <DIO_vidWriteOnPin+0x10c>
    129e:	84 2b       	or	r24, r20
    12a0:	8c 93       	st	X, r24
    12a2:	5e c0       	rjmp	.+188    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
			break;
	case C:
			if (level==0) ClrBit(PORTC,pin_no);
    12a4:	8b 81       	ldd	r24, Y+3	; 0x03
    12a6:	88 23       	and	r24, r24
    12a8:	a9 f4       	brne	.+42     	; 0x12d4 <DIO_vidWriteOnPin+0x14a>
    12aa:	a5 e3       	ldi	r26, 0x35	; 53
    12ac:	b0 e0       	ldi	r27, 0x00	; 0
    12ae:	e5 e3       	ldi	r30, 0x35	; 53
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	80 81       	ld	r24, Z
    12b4:	48 2f       	mov	r20, r24
    12b6:	8a 81       	ldd	r24, Y+2	; 0x02
    12b8:	28 2f       	mov	r18, r24
    12ba:	30 e0       	ldi	r19, 0x00	; 0
    12bc:	81 e0       	ldi	r24, 0x01	; 1
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	02 2e       	mov	r0, r18
    12c2:	02 c0       	rjmp	.+4      	; 0x12c8 <DIO_vidWriteOnPin+0x13e>
    12c4:	88 0f       	add	r24, r24
    12c6:	99 1f       	adc	r25, r25
    12c8:	0a 94       	dec	r0
    12ca:	e2 f7       	brpl	.-8      	; 0x12c4 <DIO_vidWriteOnPin+0x13a>
    12cc:	80 95       	com	r24
    12ce:	84 23       	and	r24, r20
    12d0:	8c 93       	st	X, r24
    12d2:	46 c0       	rjmp	.+140    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
			else if (level==1) SetBit(PORTC,pin_no);
    12d4:	8b 81       	ldd	r24, Y+3	; 0x03
    12d6:	81 30       	cpi	r24, 0x01	; 1
    12d8:	09 f0       	breq	.+2      	; 0x12dc <DIO_vidWriteOnPin+0x152>
    12da:	42 c0       	rjmp	.+132    	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
    12dc:	a5 e3       	ldi	r26, 0x35	; 53
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	e5 e3       	ldi	r30, 0x35	; 53
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	80 81       	ld	r24, Z
    12e6:	48 2f       	mov	r20, r24
    12e8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ea:	28 2f       	mov	r18, r24
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	81 e0       	ldi	r24, 0x01	; 1
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	02 2e       	mov	r0, r18
    12f4:	02 c0       	rjmp	.+4      	; 0x12fa <DIO_vidWriteOnPin+0x170>
    12f6:	88 0f       	add	r24, r24
    12f8:	99 1f       	adc	r25, r25
    12fa:	0a 94       	dec	r0
    12fc:	e2 f7       	brpl	.-8      	; 0x12f6 <DIO_vidWriteOnPin+0x16c>
    12fe:	84 2b       	or	r24, r20
    1300:	8c 93       	st	X, r24
    1302:	2e c0       	rjmp	.+92     	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
			break;
	case D:
			if (level==0) ClrBit(PORTD,pin_no);
    1304:	8b 81       	ldd	r24, Y+3	; 0x03
    1306:	88 23       	and	r24, r24
    1308:	a9 f4       	brne	.+42     	; 0x1334 <DIO_vidWriteOnPin+0x1aa>
    130a:	a2 e3       	ldi	r26, 0x32	; 50
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	e2 e3       	ldi	r30, 0x32	; 50
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	48 2f       	mov	r20, r24
    1316:	8a 81       	ldd	r24, Y+2	; 0x02
    1318:	28 2f       	mov	r18, r24
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	81 e0       	ldi	r24, 0x01	; 1
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	02 2e       	mov	r0, r18
    1322:	02 c0       	rjmp	.+4      	; 0x1328 <DIO_vidWriteOnPin+0x19e>
    1324:	88 0f       	add	r24, r24
    1326:	99 1f       	adc	r25, r25
    1328:	0a 94       	dec	r0
    132a:	e2 f7       	brpl	.-8      	; 0x1324 <DIO_vidWriteOnPin+0x19a>
    132c:	80 95       	com	r24
    132e:	84 23       	and	r24, r20
    1330:	8c 93       	st	X, r24
    1332:	16 c0       	rjmp	.+44     	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
			else if (level==1) SetBit(PORTD,pin_no);
    1334:	8b 81       	ldd	r24, Y+3	; 0x03
    1336:	81 30       	cpi	r24, 0x01	; 1
    1338:	99 f4       	brne	.+38     	; 0x1360 <DIO_vidWriteOnPin+0x1d6>
    133a:	a2 e3       	ldi	r26, 0x32	; 50
    133c:	b0 e0       	ldi	r27, 0x00	; 0
    133e:	e2 e3       	ldi	r30, 0x32	; 50
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	48 2f       	mov	r20, r24
    1346:	8a 81       	ldd	r24, Y+2	; 0x02
    1348:	28 2f       	mov	r18, r24
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	81 e0       	ldi	r24, 0x01	; 1
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	02 2e       	mov	r0, r18
    1352:	02 c0       	rjmp	.+4      	; 0x1358 <DIO_vidWriteOnPin+0x1ce>
    1354:	88 0f       	add	r24, r24
    1356:	99 1f       	adc	r25, r25
    1358:	0a 94       	dec	r0
    135a:	e2 f7       	brpl	.-8      	; 0x1354 <DIO_vidWriteOnPin+0x1ca>
    135c:	84 2b       	or	r24, r20
    135e:	8c 93       	st	X, r24
			break;
	}
}
    1360:	0f 90       	pop	r0
    1362:	0f 90       	pop	r0
    1364:	0f 90       	pop	r0
    1366:	0f 90       	pop	r0
    1368:	0f 90       	pop	r0
    136a:	cf 91       	pop	r28
    136c:	df 91       	pop	r29
    136e:	08 95       	ret

00001370 <DIO_vidWriteOnPort>:

void DIO_vidWriteOnPort(uint8 port_no , uint8 level) {
    1370:	df 93       	push	r29
    1372:	cf 93       	push	r28
    1374:	00 d0       	rcall	.+0      	; 0x1376 <DIO_vidWriteOnPort+0x6>
    1376:	00 d0       	rcall	.+0      	; 0x1378 <DIO_vidWriteOnPort+0x8>
    1378:	cd b7       	in	r28, 0x3d	; 61
    137a:	de b7       	in	r29, 0x3e	; 62
    137c:	89 83       	std	Y+1, r24	; 0x01
    137e:	6a 83       	std	Y+2, r22	; 0x02
	switch (port_no){
    1380:	89 81       	ldd	r24, Y+1	; 0x01
    1382:	28 2f       	mov	r18, r24
    1384:	30 e0       	ldi	r19, 0x00	; 0
    1386:	3c 83       	std	Y+4, r19	; 0x04
    1388:	2b 83       	std	Y+3, r18	; 0x03
    138a:	8b 81       	ldd	r24, Y+3	; 0x03
    138c:	9c 81       	ldd	r25, Y+4	; 0x04
    138e:	82 30       	cpi	r24, 0x02	; 2
    1390:	91 05       	cpc	r25, r1
    1392:	d9 f0       	breq	.+54     	; 0x13ca <DIO_vidWriteOnPort+0x5a>
    1394:	2b 81       	ldd	r18, Y+3	; 0x03
    1396:	3c 81       	ldd	r19, Y+4	; 0x04
    1398:	23 30       	cpi	r18, 0x03	; 3
    139a:	31 05       	cpc	r19, r1
    139c:	34 f4       	brge	.+12     	; 0x13aa <DIO_vidWriteOnPort+0x3a>
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	9c 81       	ldd	r25, Y+4	; 0x04
    13a2:	81 30       	cpi	r24, 0x01	; 1
    13a4:	91 05       	cpc	r25, r1
    13a6:	61 f0       	breq	.+24     	; 0x13c0 <DIO_vidWriteOnPort+0x50>
    13a8:	1e c0       	rjmp	.+60     	; 0x13e6 <DIO_vidWriteOnPort+0x76>
    13aa:	2b 81       	ldd	r18, Y+3	; 0x03
    13ac:	3c 81       	ldd	r19, Y+4	; 0x04
    13ae:	23 30       	cpi	r18, 0x03	; 3
    13b0:	31 05       	cpc	r19, r1
    13b2:	81 f0       	breq	.+32     	; 0x13d4 <DIO_vidWriteOnPort+0x64>
    13b4:	8b 81       	ldd	r24, Y+3	; 0x03
    13b6:	9c 81       	ldd	r25, Y+4	; 0x04
    13b8:	84 30       	cpi	r24, 0x04	; 4
    13ba:	91 05       	cpc	r25, r1
    13bc:	81 f0       	breq	.+32     	; 0x13de <DIO_vidWriteOnPort+0x6e>
    13be:	13 c0       	rjmp	.+38     	; 0x13e6 <DIO_vidWriteOnPort+0x76>
			case A:
					PORTA=level;
    13c0:	eb e3       	ldi	r30, 0x3B	; 59
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	8a 81       	ldd	r24, Y+2	; 0x02
    13c6:	80 83       	st	Z, r24
    13c8:	0e c0       	rjmp	.+28     	; 0x13e6 <DIO_vidWriteOnPort+0x76>
					break;
			case B:
					PORTB=level;
    13ca:	e8 e3       	ldi	r30, 0x38	; 56
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	8a 81       	ldd	r24, Y+2	; 0x02
    13d0:	80 83       	st	Z, r24
    13d2:	09 c0       	rjmp	.+18     	; 0x13e6 <DIO_vidWriteOnPort+0x76>
					break;
			case C:
					PORTC=level;
    13d4:	e5 e3       	ldi	r30, 0x35	; 53
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	8a 81       	ldd	r24, Y+2	; 0x02
    13da:	80 83       	st	Z, r24
    13dc:	04 c0       	rjmp	.+8      	; 0x13e6 <DIO_vidWriteOnPort+0x76>
					break;
			case D:
					PORTD=level;
    13de:	e2 e3       	ldi	r30, 0x32	; 50
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	8a 81       	ldd	r24, Y+2	; 0x02
    13e4:	80 83       	st	Z, r24
					break;
		}
}
    13e6:	0f 90       	pop	r0
    13e8:	0f 90       	pop	r0
    13ea:	0f 90       	pop	r0
    13ec:	0f 90       	pop	r0
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	08 95       	ret

000013f4 <DIO_u8ReadFromPin>:
				else if (level==1) {PORTD=0xFF;}
				break;
	}
}*/

uint8 DIO_u8ReadFromPin(uint8 port_no , uint8 pin_no) {
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	00 d0       	rcall	.+0      	; 0x13fa <DIO_u8ReadFromPin+0x6>
    13fa:	00 d0       	rcall	.+0      	; 0x13fc <DIO_u8ReadFromPin+0x8>
    13fc:	0f 92       	push	r0
    13fe:	cd b7       	in	r28, 0x3d	; 61
    1400:	de b7       	in	r29, 0x3e	; 62
    1402:	8a 83       	std	Y+2, r24	; 0x02
    1404:	6b 83       	std	Y+3, r22	; 0x03
	uint8 temp;
	switch(port_no) {
    1406:	8a 81       	ldd	r24, Y+2	; 0x02
    1408:	28 2f       	mov	r18, r24
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	3d 83       	std	Y+5, r19	; 0x05
    140e:	2c 83       	std	Y+4, r18	; 0x04
    1410:	8c 81       	ldd	r24, Y+4	; 0x04
    1412:	9d 81       	ldd	r25, Y+5	; 0x05
    1414:	82 30       	cpi	r24, 0x02	; 2
    1416:	91 05       	cpc	r25, r1
    1418:	d9 f0       	breq	.+54     	; 0x1450 <DIO_u8ReadFromPin+0x5c>
    141a:	2c 81       	ldd	r18, Y+4	; 0x04
    141c:	3d 81       	ldd	r19, Y+5	; 0x05
    141e:	23 30       	cpi	r18, 0x03	; 3
    1420:	31 05       	cpc	r19, r1
    1422:	34 f4       	brge	.+12     	; 0x1430 <DIO_u8ReadFromPin+0x3c>
    1424:	8c 81       	ldd	r24, Y+4	; 0x04
    1426:	9d 81       	ldd	r25, Y+5	; 0x05
    1428:	81 30       	cpi	r24, 0x01	; 1
    142a:	91 05       	cpc	r25, r1
    142c:	61 f0       	breq	.+24     	; 0x1446 <DIO_u8ReadFromPin+0x52>
    142e:	1e c0       	rjmp	.+60     	; 0x146c <DIO_u8ReadFromPin+0x78>
    1430:	2c 81       	ldd	r18, Y+4	; 0x04
    1432:	3d 81       	ldd	r19, Y+5	; 0x05
    1434:	23 30       	cpi	r18, 0x03	; 3
    1436:	31 05       	cpc	r19, r1
    1438:	81 f0       	breq	.+32     	; 0x145a <DIO_u8ReadFromPin+0x66>
    143a:	8c 81       	ldd	r24, Y+4	; 0x04
    143c:	9d 81       	ldd	r25, Y+5	; 0x05
    143e:	84 30       	cpi	r24, 0x04	; 4
    1440:	91 05       	cpc	r25, r1
    1442:	81 f0       	breq	.+32     	; 0x1464 <DIO_u8ReadFromPin+0x70>
    1444:	13 c0       	rjmp	.+38     	; 0x146c <DIO_u8ReadFromPin+0x78>
		case A:
				temp=PINA;
    1446:	e9 e3       	ldi	r30, 0x39	; 57
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	80 81       	ld	r24, Z
    144c:	89 83       	std	Y+1, r24	; 0x01
    144e:	0e c0       	rjmp	.+28     	; 0x146c <DIO_u8ReadFromPin+0x78>
				break;
		case B:
				temp=PINB;
    1450:	e6 e3       	ldi	r30, 0x36	; 54
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 81       	ld	r24, Z
    1456:	89 83       	std	Y+1, r24	; 0x01
    1458:	09 c0       	rjmp	.+18     	; 0x146c <DIO_u8ReadFromPin+0x78>
				break;
		case C:
				temp=PINC;
    145a:	e3 e3       	ldi	r30, 0x33	; 51
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	80 81       	ld	r24, Z
    1460:	89 83       	std	Y+1, r24	; 0x01
    1462:	04 c0       	rjmp	.+8      	; 0x146c <DIO_u8ReadFromPin+0x78>
				break;
		case D:
				temp=PIND;
    1464:	e0 e3       	ldi	r30, 0x30	; 48
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	89 83       	std	Y+1, r24	; 0x01
				break;
		default : //Do Nothing
				break;
		}
	return temp;
    146c:	89 81       	ldd	r24, Y+1	; 0x01
}
    146e:	0f 90       	pop	r0
    1470:	0f 90       	pop	r0
    1472:	0f 90       	pop	r0
    1474:	0f 90       	pop	r0
    1476:	0f 90       	pop	r0
    1478:	cf 91       	pop	r28
    147a:	df 91       	pop	r29
    147c:	08 95       	ret

0000147e <DIO_u8ReadFromPort>:

uint8 DIO_u8ReadFromPort(uint8 port_no) {
    147e:	df 93       	push	r29
    1480:	cf 93       	push	r28
    1482:	00 d0       	rcall	.+0      	; 0x1484 <DIO_u8ReadFromPort+0x6>
    1484:	00 d0       	rcall	.+0      	; 0x1486 <DIO_u8ReadFromPort+0x8>
    1486:	cd b7       	in	r28, 0x3d	; 61
    1488:	de b7       	in	r29, 0x3e	; 62
    148a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 temp;
	switch(port_no) {
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	28 2f       	mov	r18, r24
    1490:	30 e0       	ldi	r19, 0x00	; 0
    1492:	3c 83       	std	Y+4, r19	; 0x04
    1494:	2b 83       	std	Y+3, r18	; 0x03
    1496:	8b 81       	ldd	r24, Y+3	; 0x03
    1498:	9c 81       	ldd	r25, Y+4	; 0x04
    149a:	82 30       	cpi	r24, 0x02	; 2
    149c:	91 05       	cpc	r25, r1
    149e:	d9 f0       	breq	.+54     	; 0x14d6 <DIO_u8ReadFromPort+0x58>
    14a0:	2b 81       	ldd	r18, Y+3	; 0x03
    14a2:	3c 81       	ldd	r19, Y+4	; 0x04
    14a4:	23 30       	cpi	r18, 0x03	; 3
    14a6:	31 05       	cpc	r19, r1
    14a8:	34 f4       	brge	.+12     	; 0x14b6 <DIO_u8ReadFromPort+0x38>
    14aa:	8b 81       	ldd	r24, Y+3	; 0x03
    14ac:	9c 81       	ldd	r25, Y+4	; 0x04
    14ae:	81 30       	cpi	r24, 0x01	; 1
    14b0:	91 05       	cpc	r25, r1
    14b2:	61 f0       	breq	.+24     	; 0x14cc <DIO_u8ReadFromPort+0x4e>
    14b4:	1e c0       	rjmp	.+60     	; 0x14f2 <DIO_u8ReadFromPort+0x74>
    14b6:	2b 81       	ldd	r18, Y+3	; 0x03
    14b8:	3c 81       	ldd	r19, Y+4	; 0x04
    14ba:	23 30       	cpi	r18, 0x03	; 3
    14bc:	31 05       	cpc	r19, r1
    14be:	81 f0       	breq	.+32     	; 0x14e0 <DIO_u8ReadFromPort+0x62>
    14c0:	8b 81       	ldd	r24, Y+3	; 0x03
    14c2:	9c 81       	ldd	r25, Y+4	; 0x04
    14c4:	84 30       	cpi	r24, 0x04	; 4
    14c6:	91 05       	cpc	r25, r1
    14c8:	81 f0       	breq	.+32     	; 0x14ea <DIO_u8ReadFromPort+0x6c>
    14ca:	13 c0       	rjmp	.+38     	; 0x14f2 <DIO_u8ReadFromPort+0x74>
		case A:
				temp=PINA;
    14cc:	e9 e3       	ldi	r30, 0x39	; 57
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	89 83       	std	Y+1, r24	; 0x01
    14d4:	0e c0       	rjmp	.+28     	; 0x14f2 <DIO_u8ReadFromPort+0x74>
				break;
		case B:
				temp=PINB;
    14d6:	e6 e3       	ldi	r30, 0x36	; 54
    14d8:	f0 e0       	ldi	r31, 0x00	; 0
    14da:	80 81       	ld	r24, Z
    14dc:	89 83       	std	Y+1, r24	; 0x01
    14de:	09 c0       	rjmp	.+18     	; 0x14f2 <DIO_u8ReadFromPort+0x74>
				break;
		case C:
				temp=PINC;
    14e0:	e3 e3       	ldi	r30, 0x33	; 51
    14e2:	f0 e0       	ldi	r31, 0x00	; 0
    14e4:	80 81       	ld	r24, Z
    14e6:	89 83       	std	Y+1, r24	; 0x01
    14e8:	04 c0       	rjmp	.+8      	; 0x14f2 <DIO_u8ReadFromPort+0x74>
				break;
		case D:
				temp=PIND;
    14ea:	e0 e3       	ldi	r30, 0x30	; 48
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	80 81       	ld	r24, Z
    14f0:	89 83       	std	Y+1, r24	; 0x01
				break;

		default : //Do Nothing
				break;
		}
	return temp;
    14f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    14f4:	0f 90       	pop	r0
    14f6:	0f 90       	pop	r0
    14f8:	0f 90       	pop	r0
    14fa:	0f 90       	pop	r0
    14fc:	cf 91       	pop	r28
    14fe:	df 91       	pop	r29
    1500:	08 95       	ret

00001502 <DIO_SetPinDir>:
//***********************************************************
//*********************Driver functions**********************
//***********************************************************

void DIO_SetPinDir(u8 port_indx, u8 pin_indx, u8 dir) // set pin direction (input,output) for AVR
{
    1502:	df 93       	push	r29
    1504:	cf 93       	push	r28
    1506:	cd b7       	in	r28, 0x3d	; 61
    1508:	de b7       	in	r29, 0x3e	; 62
    150a:	27 97       	sbiw	r28, 0x07	; 7
    150c:	0f b6       	in	r0, 0x3f	; 63
    150e:	f8 94       	cli
    1510:	de bf       	out	0x3e, r29	; 62
    1512:	0f be       	out	0x3f, r0	; 63
    1514:	cd bf       	out	0x3d, r28	; 61
    1516:	89 83       	std	Y+1, r24	; 0x01
    1518:	6a 83       	std	Y+2, r22	; 0x02
    151a:	4b 83       	std	Y+3, r20	; 0x03
	if(dir==INPUT)
    151c:	8b 81       	ldd	r24, Y+3	; 0x03
    151e:	88 23       	and	r24, r24
    1520:	09 f0       	breq	.+2      	; 0x1524 <DIO_SetPinDir+0x22>
    1522:	74 c0       	rjmp	.+232    	; 0x160c <DIO_SetPinDir+0x10a>
	{
		switch(port_indx)
    1524:	89 81       	ldd	r24, Y+1	; 0x01
    1526:	28 2f       	mov	r18, r24
    1528:	30 e0       	ldi	r19, 0x00	; 0
    152a:	3f 83       	std	Y+7, r19	; 0x07
    152c:	2e 83       	std	Y+6, r18	; 0x06
    152e:	8e 81       	ldd	r24, Y+6	; 0x06
    1530:	9f 81       	ldd	r25, Y+7	; 0x07
    1532:	81 30       	cpi	r24, 0x01	; 1
    1534:	91 05       	cpc	r25, r1
    1536:	59 f1       	breq	.+86     	; 0x158e <DIO_SetPinDir+0x8c>
    1538:	2e 81       	ldd	r18, Y+6	; 0x06
    153a:	3f 81       	ldd	r19, Y+7	; 0x07
    153c:	22 30       	cpi	r18, 0x02	; 2
    153e:	31 05       	cpc	r19, r1
    1540:	2c f4       	brge	.+10     	; 0x154c <DIO_SetPinDir+0x4a>
    1542:	8e 81       	ldd	r24, Y+6	; 0x06
    1544:	9f 81       	ldd	r25, Y+7	; 0x07
    1546:	00 97       	sbiw	r24, 0x00	; 0
    1548:	69 f0       	breq	.+26     	; 0x1564 <DIO_SetPinDir+0x62>
    154a:	d2 c0       	rjmp	.+420    	; 0x16f0 <DIO_SetPinDir+0x1ee>
    154c:	2e 81       	ldd	r18, Y+6	; 0x06
    154e:	3f 81       	ldd	r19, Y+7	; 0x07
    1550:	22 30       	cpi	r18, 0x02	; 2
    1552:	31 05       	cpc	r19, r1
    1554:	89 f1       	breq	.+98     	; 0x15b8 <DIO_SetPinDir+0xb6>
    1556:	8e 81       	ldd	r24, Y+6	; 0x06
    1558:	9f 81       	ldd	r25, Y+7	; 0x07
    155a:	83 30       	cpi	r24, 0x03	; 3
    155c:	91 05       	cpc	r25, r1
    155e:	09 f4       	brne	.+2      	; 0x1562 <DIO_SetPinDir+0x60>
    1560:	40 c0       	rjmp	.+128    	; 0x15e2 <DIO_SetPinDir+0xe0>
    1562:	c6 c0       	rjmp	.+396    	; 0x16f0 <DIO_SetPinDir+0x1ee>
		{
		case PORTA:
			CLEAR_BIT(DDRA_REG,pin_indx);
    1564:	aa e3       	ldi	r26, 0x3A	; 58
    1566:	b0 e0       	ldi	r27, 0x00	; 0
    1568:	ea e3       	ldi	r30, 0x3A	; 58
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	48 2f       	mov	r20, r24
    1570:	8a 81       	ldd	r24, Y+2	; 0x02
    1572:	28 2f       	mov	r18, r24
    1574:	30 e0       	ldi	r19, 0x00	; 0
    1576:	81 e0       	ldi	r24, 0x01	; 1
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	02 2e       	mov	r0, r18
    157c:	02 c0       	rjmp	.+4      	; 0x1582 <DIO_SetPinDir+0x80>
    157e:	88 0f       	add	r24, r24
    1580:	99 1f       	adc	r25, r25
    1582:	0a 94       	dec	r0
    1584:	e2 f7       	brpl	.-8      	; 0x157e <DIO_SetPinDir+0x7c>
    1586:	80 95       	com	r24
    1588:	84 23       	and	r24, r20
    158a:	8c 93       	st	X, r24
    158c:	b1 c0       	rjmp	.+354    	; 0x16f0 <DIO_SetPinDir+0x1ee>
			break;
		case PORTB:
			CLEAR_BIT(DDRB_REG,pin_indx);
    158e:	a7 e3       	ldi	r26, 0x37	; 55
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	e7 e3       	ldi	r30, 0x37	; 55
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	48 2f       	mov	r20, r24
    159a:	8a 81       	ldd	r24, Y+2	; 0x02
    159c:	28 2f       	mov	r18, r24
    159e:	30 e0       	ldi	r19, 0x00	; 0
    15a0:	81 e0       	ldi	r24, 0x01	; 1
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	02 2e       	mov	r0, r18
    15a6:	02 c0       	rjmp	.+4      	; 0x15ac <DIO_SetPinDir+0xaa>
    15a8:	88 0f       	add	r24, r24
    15aa:	99 1f       	adc	r25, r25
    15ac:	0a 94       	dec	r0
    15ae:	e2 f7       	brpl	.-8      	; 0x15a8 <DIO_SetPinDir+0xa6>
    15b0:	80 95       	com	r24
    15b2:	84 23       	and	r24, r20
    15b4:	8c 93       	st	X, r24
    15b6:	9c c0       	rjmp	.+312    	; 0x16f0 <DIO_SetPinDir+0x1ee>
			break;
		case PORTC:
			CLEAR_BIT(DDRC_REG,pin_indx);
    15b8:	a4 e3       	ldi	r26, 0x34	; 52
    15ba:	b0 e0       	ldi	r27, 0x00	; 0
    15bc:	e4 e3       	ldi	r30, 0x34	; 52
    15be:	f0 e0       	ldi	r31, 0x00	; 0
    15c0:	80 81       	ld	r24, Z
    15c2:	48 2f       	mov	r20, r24
    15c4:	8a 81       	ldd	r24, Y+2	; 0x02
    15c6:	28 2f       	mov	r18, r24
    15c8:	30 e0       	ldi	r19, 0x00	; 0
    15ca:	81 e0       	ldi	r24, 0x01	; 1
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	02 2e       	mov	r0, r18
    15d0:	02 c0       	rjmp	.+4      	; 0x15d6 <DIO_SetPinDir+0xd4>
    15d2:	88 0f       	add	r24, r24
    15d4:	99 1f       	adc	r25, r25
    15d6:	0a 94       	dec	r0
    15d8:	e2 f7       	brpl	.-8      	; 0x15d2 <DIO_SetPinDir+0xd0>
    15da:	80 95       	com	r24
    15dc:	84 23       	and	r24, r20
    15de:	8c 93       	st	X, r24
    15e0:	87 c0       	rjmp	.+270    	; 0x16f0 <DIO_SetPinDir+0x1ee>
			break;
		case PORTD:
			CLEAR_BIT(DDRD_REG,pin_indx);
    15e2:	a1 e3       	ldi	r26, 0x31	; 49
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	e1 e3       	ldi	r30, 0x31	; 49
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	48 2f       	mov	r20, r24
    15ee:	8a 81       	ldd	r24, Y+2	; 0x02
    15f0:	28 2f       	mov	r18, r24
    15f2:	30 e0       	ldi	r19, 0x00	; 0
    15f4:	81 e0       	ldi	r24, 0x01	; 1
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	02 2e       	mov	r0, r18
    15fa:	02 c0       	rjmp	.+4      	; 0x1600 <DIO_SetPinDir+0xfe>
    15fc:	88 0f       	add	r24, r24
    15fe:	99 1f       	adc	r25, r25
    1600:	0a 94       	dec	r0
    1602:	e2 f7       	brpl	.-8      	; 0x15fc <DIO_SetPinDir+0xfa>
    1604:	80 95       	com	r24
    1606:	84 23       	and	r24, r20
    1608:	8c 93       	st	X, r24
    160a:	72 c0       	rjmp	.+228    	; 0x16f0 <DIO_SetPinDir+0x1ee>
			break;
		}
	}
	else if(dir==OUTPUT)
    160c:	8b 81       	ldd	r24, Y+3	; 0x03
    160e:	81 30       	cpi	r24, 0x01	; 1
    1610:	09 f0       	breq	.+2      	; 0x1614 <DIO_SetPinDir+0x112>
    1612:	6e c0       	rjmp	.+220    	; 0x16f0 <DIO_SetPinDir+0x1ee>
		{
			switch(port_indx)
    1614:	89 81       	ldd	r24, Y+1	; 0x01
    1616:	28 2f       	mov	r18, r24
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	3d 83       	std	Y+5, r19	; 0x05
    161c:	2c 83       	std	Y+4, r18	; 0x04
    161e:	8c 81       	ldd	r24, Y+4	; 0x04
    1620:	9d 81       	ldd	r25, Y+5	; 0x05
    1622:	81 30       	cpi	r24, 0x01	; 1
    1624:	91 05       	cpc	r25, r1
    1626:	49 f1       	breq	.+82     	; 0x167a <DIO_SetPinDir+0x178>
    1628:	2c 81       	ldd	r18, Y+4	; 0x04
    162a:	3d 81       	ldd	r19, Y+5	; 0x05
    162c:	22 30       	cpi	r18, 0x02	; 2
    162e:	31 05       	cpc	r19, r1
    1630:	2c f4       	brge	.+10     	; 0x163c <DIO_SetPinDir+0x13a>
    1632:	8c 81       	ldd	r24, Y+4	; 0x04
    1634:	9d 81       	ldd	r25, Y+5	; 0x05
    1636:	00 97       	sbiw	r24, 0x00	; 0
    1638:	61 f0       	breq	.+24     	; 0x1652 <DIO_SetPinDir+0x150>
    163a:	5a c0       	rjmp	.+180    	; 0x16f0 <DIO_SetPinDir+0x1ee>
    163c:	2c 81       	ldd	r18, Y+4	; 0x04
    163e:	3d 81       	ldd	r19, Y+5	; 0x05
    1640:	22 30       	cpi	r18, 0x02	; 2
    1642:	31 05       	cpc	r19, r1
    1644:	71 f1       	breq	.+92     	; 0x16a2 <DIO_SetPinDir+0x1a0>
    1646:	8c 81       	ldd	r24, Y+4	; 0x04
    1648:	9d 81       	ldd	r25, Y+5	; 0x05
    164a:	83 30       	cpi	r24, 0x03	; 3
    164c:	91 05       	cpc	r25, r1
    164e:	e9 f1       	breq	.+122    	; 0x16ca <DIO_SetPinDir+0x1c8>
    1650:	4f c0       	rjmp	.+158    	; 0x16f0 <DIO_SetPinDir+0x1ee>
			{
			case PORTA:
				SET_BIT(DDRA_REG,pin_indx);
    1652:	aa e3       	ldi	r26, 0x3A	; 58
    1654:	b0 e0       	ldi	r27, 0x00	; 0
    1656:	ea e3       	ldi	r30, 0x3A	; 58
    1658:	f0 e0       	ldi	r31, 0x00	; 0
    165a:	80 81       	ld	r24, Z
    165c:	48 2f       	mov	r20, r24
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	28 2f       	mov	r18, r24
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	81 e0       	ldi	r24, 0x01	; 1
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	02 2e       	mov	r0, r18
    166a:	02 c0       	rjmp	.+4      	; 0x1670 <DIO_SetPinDir+0x16e>
    166c:	88 0f       	add	r24, r24
    166e:	99 1f       	adc	r25, r25
    1670:	0a 94       	dec	r0
    1672:	e2 f7       	brpl	.-8      	; 0x166c <DIO_SetPinDir+0x16a>
    1674:	84 2b       	or	r24, r20
    1676:	8c 93       	st	X, r24
    1678:	3b c0       	rjmp	.+118    	; 0x16f0 <DIO_SetPinDir+0x1ee>
				break;
			case PORTB:
				SET_BIT(DDRB_REG,pin_indx);
    167a:	a7 e3       	ldi	r26, 0x37	; 55
    167c:	b0 e0       	ldi	r27, 0x00	; 0
    167e:	e7 e3       	ldi	r30, 0x37	; 55
    1680:	f0 e0       	ldi	r31, 0x00	; 0
    1682:	80 81       	ld	r24, Z
    1684:	48 2f       	mov	r20, r24
    1686:	8a 81       	ldd	r24, Y+2	; 0x02
    1688:	28 2f       	mov	r18, r24
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	81 e0       	ldi	r24, 0x01	; 1
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	02 2e       	mov	r0, r18
    1692:	02 c0       	rjmp	.+4      	; 0x1698 <DIO_SetPinDir+0x196>
    1694:	88 0f       	add	r24, r24
    1696:	99 1f       	adc	r25, r25
    1698:	0a 94       	dec	r0
    169a:	e2 f7       	brpl	.-8      	; 0x1694 <DIO_SetPinDir+0x192>
    169c:	84 2b       	or	r24, r20
    169e:	8c 93       	st	X, r24
    16a0:	27 c0       	rjmp	.+78     	; 0x16f0 <DIO_SetPinDir+0x1ee>
				break;
			case PORTC:
				SET_BIT(DDRC_REG,pin_indx);
    16a2:	a4 e3       	ldi	r26, 0x34	; 52
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e4 e3       	ldi	r30, 0x34	; 52
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	48 2f       	mov	r20, r24
    16ae:	8a 81       	ldd	r24, Y+2	; 0x02
    16b0:	28 2f       	mov	r18, r24
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	81 e0       	ldi	r24, 0x01	; 1
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	02 2e       	mov	r0, r18
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <DIO_SetPinDir+0x1be>
    16bc:	88 0f       	add	r24, r24
    16be:	99 1f       	adc	r25, r25
    16c0:	0a 94       	dec	r0
    16c2:	e2 f7       	brpl	.-8      	; 0x16bc <DIO_SetPinDir+0x1ba>
    16c4:	84 2b       	or	r24, r20
    16c6:	8c 93       	st	X, r24
    16c8:	13 c0       	rjmp	.+38     	; 0x16f0 <DIO_SetPinDir+0x1ee>
				break;
			case PORTD:
				SET_BIT(DDRD_REG,pin_indx);
    16ca:	a1 e3       	ldi	r26, 0x31	; 49
    16cc:	b0 e0       	ldi	r27, 0x00	; 0
    16ce:	e1 e3       	ldi	r30, 0x31	; 49
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	80 81       	ld	r24, Z
    16d4:	48 2f       	mov	r20, r24
    16d6:	8a 81       	ldd	r24, Y+2	; 0x02
    16d8:	28 2f       	mov	r18, r24
    16da:	30 e0       	ldi	r19, 0x00	; 0
    16dc:	81 e0       	ldi	r24, 0x01	; 1
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	02 2e       	mov	r0, r18
    16e2:	02 c0       	rjmp	.+4      	; 0x16e8 <DIO_SetPinDir+0x1e6>
    16e4:	88 0f       	add	r24, r24
    16e6:	99 1f       	adc	r25, r25
    16e8:	0a 94       	dec	r0
    16ea:	e2 f7       	brpl	.-8      	; 0x16e4 <DIO_SetPinDir+0x1e2>
    16ec:	84 2b       	or	r24, r20
    16ee:	8c 93       	st	X, r24
				break;
			}
		}

}
    16f0:	27 96       	adiw	r28, 0x07	; 7
    16f2:	0f b6       	in	r0, 0x3f	; 63
    16f4:	f8 94       	cli
    16f6:	de bf       	out	0x3e, r29	; 62
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	cd bf       	out	0x3d, r28	; 61
    16fc:	cf 91       	pop	r28
    16fe:	df 91       	pop	r29
    1700:	08 95       	ret

00001702 <DIO_SetPinVal>:
void DIO_SetPinVal(u8 port_indx, u8 pin_indx, u8 val) // set pin value (high,low) value for AVR
{
    1702:	df 93       	push	r29
    1704:	cf 93       	push	r28
    1706:	cd b7       	in	r28, 0x3d	; 61
    1708:	de b7       	in	r29, 0x3e	; 62
    170a:	27 97       	sbiw	r28, 0x07	; 7
    170c:	0f b6       	in	r0, 0x3f	; 63
    170e:	f8 94       	cli
    1710:	de bf       	out	0x3e, r29	; 62
    1712:	0f be       	out	0x3f, r0	; 63
    1714:	cd bf       	out	0x3d, r28	; 61
    1716:	89 83       	std	Y+1, r24	; 0x01
    1718:	6a 83       	std	Y+2, r22	; 0x02
    171a:	4b 83       	std	Y+3, r20	; 0x03
	if(val==LOW)
    171c:	8b 81       	ldd	r24, Y+3	; 0x03
    171e:	88 23       	and	r24, r24
    1720:	09 f0       	breq	.+2      	; 0x1724 <DIO_SetPinVal+0x22>
    1722:	73 c0       	rjmp	.+230    	; 0x180a <DIO_SetPinVal+0x108>
		{
			switch(port_indx)
    1724:	89 81       	ldd	r24, Y+1	; 0x01
    1726:	28 2f       	mov	r18, r24
    1728:	30 e0       	ldi	r19, 0x00	; 0
    172a:	3f 83       	std	Y+7, r19	; 0x07
    172c:	2e 83       	std	Y+6, r18	; 0x06
    172e:	8e 81       	ldd	r24, Y+6	; 0x06
    1730:	9f 81       	ldd	r25, Y+7	; 0x07
    1732:	81 30       	cpi	r24, 0x01	; 1
    1734:	91 05       	cpc	r25, r1
    1736:	59 f1       	breq	.+86     	; 0x178e <DIO_SetPinVal+0x8c>
    1738:	2e 81       	ldd	r18, Y+6	; 0x06
    173a:	3f 81       	ldd	r19, Y+7	; 0x07
    173c:	22 30       	cpi	r18, 0x02	; 2
    173e:	31 05       	cpc	r19, r1
    1740:	2c f4       	brge	.+10     	; 0x174c <DIO_SetPinVal+0x4a>
    1742:	8e 81       	ldd	r24, Y+6	; 0x06
    1744:	9f 81       	ldd	r25, Y+7	; 0x07
    1746:	00 97       	sbiw	r24, 0x00	; 0
    1748:	69 f0       	breq	.+26     	; 0x1764 <DIO_SetPinVal+0x62>
    174a:	5f c0       	rjmp	.+190    	; 0x180a <DIO_SetPinVal+0x108>
    174c:	2e 81       	ldd	r18, Y+6	; 0x06
    174e:	3f 81       	ldd	r19, Y+7	; 0x07
    1750:	22 30       	cpi	r18, 0x02	; 2
    1752:	31 05       	cpc	r19, r1
    1754:	89 f1       	breq	.+98     	; 0x17b8 <DIO_SetPinVal+0xb6>
    1756:	8e 81       	ldd	r24, Y+6	; 0x06
    1758:	9f 81       	ldd	r25, Y+7	; 0x07
    175a:	83 30       	cpi	r24, 0x03	; 3
    175c:	91 05       	cpc	r25, r1
    175e:	09 f4       	brne	.+2      	; 0x1762 <DIO_SetPinVal+0x60>
    1760:	40 c0       	rjmp	.+128    	; 0x17e2 <DIO_SetPinVal+0xe0>
    1762:	53 c0       	rjmp	.+166    	; 0x180a <DIO_SetPinVal+0x108>
			{
			case PORTA:
				CLEAR_BIT(PORTA_REG,pin_indx);
    1764:	ab e3       	ldi	r26, 0x3B	; 59
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	eb e3       	ldi	r30, 0x3B	; 59
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	48 2f       	mov	r20, r24
    1770:	8a 81       	ldd	r24, Y+2	; 0x02
    1772:	28 2f       	mov	r18, r24
    1774:	30 e0       	ldi	r19, 0x00	; 0
    1776:	81 e0       	ldi	r24, 0x01	; 1
    1778:	90 e0       	ldi	r25, 0x00	; 0
    177a:	02 2e       	mov	r0, r18
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <DIO_SetPinVal+0x80>
    177e:	88 0f       	add	r24, r24
    1780:	99 1f       	adc	r25, r25
    1782:	0a 94       	dec	r0
    1784:	e2 f7       	brpl	.-8      	; 0x177e <DIO_SetPinVal+0x7c>
    1786:	80 95       	com	r24
    1788:	84 23       	and	r24, r20
    178a:	8c 93       	st	X, r24
    178c:	3e c0       	rjmp	.+124    	; 0x180a <DIO_SetPinVal+0x108>
				break;
			case PORTB:
				CLEAR_BIT(PORTB_REG,pin_indx);
    178e:	a8 e3       	ldi	r26, 0x38	; 56
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	e8 e3       	ldi	r30, 0x38	; 56
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	48 2f       	mov	r20, r24
    179a:	8a 81       	ldd	r24, Y+2	; 0x02
    179c:	28 2f       	mov	r18, r24
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	02 2e       	mov	r0, r18
    17a6:	02 c0       	rjmp	.+4      	; 0x17ac <DIO_SetPinVal+0xaa>
    17a8:	88 0f       	add	r24, r24
    17aa:	99 1f       	adc	r25, r25
    17ac:	0a 94       	dec	r0
    17ae:	e2 f7       	brpl	.-8      	; 0x17a8 <DIO_SetPinVal+0xa6>
    17b0:	80 95       	com	r24
    17b2:	84 23       	and	r24, r20
    17b4:	8c 93       	st	X, r24
    17b6:	29 c0       	rjmp	.+82     	; 0x180a <DIO_SetPinVal+0x108>
				break;
			case PORTC:
				CLEAR_BIT(PORTC_REG,pin_indx);
    17b8:	a5 e3       	ldi	r26, 0x35	; 53
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	e5 e3       	ldi	r30, 0x35	; 53
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	48 2f       	mov	r20, r24
    17c4:	8a 81       	ldd	r24, Y+2	; 0x02
    17c6:	28 2f       	mov	r18, r24
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	02 2e       	mov	r0, r18
    17d0:	02 c0       	rjmp	.+4      	; 0x17d6 <DIO_SetPinVal+0xd4>
    17d2:	88 0f       	add	r24, r24
    17d4:	99 1f       	adc	r25, r25
    17d6:	0a 94       	dec	r0
    17d8:	e2 f7       	brpl	.-8      	; 0x17d2 <DIO_SetPinVal+0xd0>
    17da:	80 95       	com	r24
    17dc:	84 23       	and	r24, r20
    17de:	8c 93       	st	X, r24
    17e0:	14 c0       	rjmp	.+40     	; 0x180a <DIO_SetPinVal+0x108>
				break;
			case PORTD:
				CLEAR_BIT(PORTD_REG,pin_indx);
    17e2:	a2 e3       	ldi	r26, 0x32	; 50
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	e2 e3       	ldi	r30, 0x32	; 50
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	48 2f       	mov	r20, r24
    17ee:	8a 81       	ldd	r24, Y+2	; 0x02
    17f0:	28 2f       	mov	r18, r24
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	81 e0       	ldi	r24, 0x01	; 1
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	02 2e       	mov	r0, r18
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <DIO_SetPinVal+0xfe>
    17fc:	88 0f       	add	r24, r24
    17fe:	99 1f       	adc	r25, r25
    1800:	0a 94       	dec	r0
    1802:	e2 f7       	brpl	.-8      	; 0x17fc <DIO_SetPinVal+0xfa>
    1804:	80 95       	com	r24
    1806:	84 23       	and	r24, r20
    1808:	8c 93       	st	X, r24
				break;
			}
		}
		if(val==HIGH)
    180a:	8b 81       	ldd	r24, Y+3	; 0x03
    180c:	81 30       	cpi	r24, 0x01	; 1
    180e:	09 f0       	breq	.+2      	; 0x1812 <DIO_SetPinVal+0x110>
    1810:	6e c0       	rjmp	.+220    	; 0x18ee <DIO_SetPinVal+0x1ec>
			{
			switch(port_indx)
    1812:	89 81       	ldd	r24, Y+1	; 0x01
    1814:	28 2f       	mov	r18, r24
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	3d 83       	std	Y+5, r19	; 0x05
    181a:	2c 83       	std	Y+4, r18	; 0x04
    181c:	8c 81       	ldd	r24, Y+4	; 0x04
    181e:	9d 81       	ldd	r25, Y+5	; 0x05
    1820:	81 30       	cpi	r24, 0x01	; 1
    1822:	91 05       	cpc	r25, r1
    1824:	49 f1       	breq	.+82     	; 0x1878 <DIO_SetPinVal+0x176>
    1826:	2c 81       	ldd	r18, Y+4	; 0x04
    1828:	3d 81       	ldd	r19, Y+5	; 0x05
    182a:	22 30       	cpi	r18, 0x02	; 2
    182c:	31 05       	cpc	r19, r1
    182e:	2c f4       	brge	.+10     	; 0x183a <DIO_SetPinVal+0x138>
    1830:	8c 81       	ldd	r24, Y+4	; 0x04
    1832:	9d 81       	ldd	r25, Y+5	; 0x05
    1834:	00 97       	sbiw	r24, 0x00	; 0
    1836:	61 f0       	breq	.+24     	; 0x1850 <DIO_SetPinVal+0x14e>
    1838:	5a c0       	rjmp	.+180    	; 0x18ee <DIO_SetPinVal+0x1ec>
    183a:	2c 81       	ldd	r18, Y+4	; 0x04
    183c:	3d 81       	ldd	r19, Y+5	; 0x05
    183e:	22 30       	cpi	r18, 0x02	; 2
    1840:	31 05       	cpc	r19, r1
    1842:	71 f1       	breq	.+92     	; 0x18a0 <DIO_SetPinVal+0x19e>
    1844:	8c 81       	ldd	r24, Y+4	; 0x04
    1846:	9d 81       	ldd	r25, Y+5	; 0x05
    1848:	83 30       	cpi	r24, 0x03	; 3
    184a:	91 05       	cpc	r25, r1
    184c:	e9 f1       	breq	.+122    	; 0x18c8 <DIO_SetPinVal+0x1c6>
    184e:	4f c0       	rjmp	.+158    	; 0x18ee <DIO_SetPinVal+0x1ec>
			{
			case PORTA:
				SET_BIT(PORTA_REG,pin_indx);
    1850:	ab e3       	ldi	r26, 0x3B	; 59
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	eb e3       	ldi	r30, 0x3B	; 59
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	48 2f       	mov	r20, r24
    185c:	8a 81       	ldd	r24, Y+2	; 0x02
    185e:	28 2f       	mov	r18, r24
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	81 e0       	ldi	r24, 0x01	; 1
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	02 2e       	mov	r0, r18
    1868:	02 c0       	rjmp	.+4      	; 0x186e <DIO_SetPinVal+0x16c>
    186a:	88 0f       	add	r24, r24
    186c:	99 1f       	adc	r25, r25
    186e:	0a 94       	dec	r0
    1870:	e2 f7       	brpl	.-8      	; 0x186a <DIO_SetPinVal+0x168>
    1872:	84 2b       	or	r24, r20
    1874:	8c 93       	st	X, r24
    1876:	3b c0       	rjmp	.+118    	; 0x18ee <DIO_SetPinVal+0x1ec>
				break;
			case PORTB:
				SET_BIT(PORTB_REG,pin_indx);
    1878:	a8 e3       	ldi	r26, 0x38	; 56
    187a:	b0 e0       	ldi	r27, 0x00	; 0
    187c:	e8 e3       	ldi	r30, 0x38	; 56
    187e:	f0 e0       	ldi	r31, 0x00	; 0
    1880:	80 81       	ld	r24, Z
    1882:	48 2f       	mov	r20, r24
    1884:	8a 81       	ldd	r24, Y+2	; 0x02
    1886:	28 2f       	mov	r18, r24
    1888:	30 e0       	ldi	r19, 0x00	; 0
    188a:	81 e0       	ldi	r24, 0x01	; 1
    188c:	90 e0       	ldi	r25, 0x00	; 0
    188e:	02 2e       	mov	r0, r18
    1890:	02 c0       	rjmp	.+4      	; 0x1896 <DIO_SetPinVal+0x194>
    1892:	88 0f       	add	r24, r24
    1894:	99 1f       	adc	r25, r25
    1896:	0a 94       	dec	r0
    1898:	e2 f7       	brpl	.-8      	; 0x1892 <DIO_SetPinVal+0x190>
    189a:	84 2b       	or	r24, r20
    189c:	8c 93       	st	X, r24
    189e:	27 c0       	rjmp	.+78     	; 0x18ee <DIO_SetPinVal+0x1ec>
				break;
			case PORTC:
				SET_BIT(PORTC_REG,pin_indx);
    18a0:	a5 e3       	ldi	r26, 0x35	; 53
    18a2:	b0 e0       	ldi	r27, 0x00	; 0
    18a4:	e5 e3       	ldi	r30, 0x35	; 53
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	80 81       	ld	r24, Z
    18aa:	48 2f       	mov	r20, r24
    18ac:	8a 81       	ldd	r24, Y+2	; 0x02
    18ae:	28 2f       	mov	r18, r24
    18b0:	30 e0       	ldi	r19, 0x00	; 0
    18b2:	81 e0       	ldi	r24, 0x01	; 1
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	02 2e       	mov	r0, r18
    18b8:	02 c0       	rjmp	.+4      	; 0x18be <DIO_SetPinVal+0x1bc>
    18ba:	88 0f       	add	r24, r24
    18bc:	99 1f       	adc	r25, r25
    18be:	0a 94       	dec	r0
    18c0:	e2 f7       	brpl	.-8      	; 0x18ba <DIO_SetPinVal+0x1b8>
    18c2:	84 2b       	or	r24, r20
    18c4:	8c 93       	st	X, r24
    18c6:	13 c0       	rjmp	.+38     	; 0x18ee <DIO_SetPinVal+0x1ec>
				break;
			case PORTD:
				SET_BIT(PORTD_REG,pin_indx);
    18c8:	a2 e3       	ldi	r26, 0x32	; 50
    18ca:	b0 e0       	ldi	r27, 0x00	; 0
    18cc:	e2 e3       	ldi	r30, 0x32	; 50
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	80 81       	ld	r24, Z
    18d2:	48 2f       	mov	r20, r24
    18d4:	8a 81       	ldd	r24, Y+2	; 0x02
    18d6:	28 2f       	mov	r18, r24
    18d8:	30 e0       	ldi	r19, 0x00	; 0
    18da:	81 e0       	ldi	r24, 0x01	; 1
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	02 2e       	mov	r0, r18
    18e0:	02 c0       	rjmp	.+4      	; 0x18e6 <DIO_SetPinVal+0x1e4>
    18e2:	88 0f       	add	r24, r24
    18e4:	99 1f       	adc	r25, r25
    18e6:	0a 94       	dec	r0
    18e8:	e2 f7       	brpl	.-8      	; 0x18e2 <DIO_SetPinVal+0x1e0>
    18ea:	84 2b       	or	r24, r20
    18ec:	8c 93       	st	X, r24
				break;
			}
		}

}
    18ee:	27 96       	adiw	r28, 0x07	; 7
    18f0:	0f b6       	in	r0, 0x3f	; 63
    18f2:	f8 94       	cli
    18f4:	de bf       	out	0x3e, r29	; 62
    18f6:	0f be       	out	0x3f, r0	; 63
    18f8:	cd bf       	out	0x3d, r28	; 61
    18fa:	cf 91       	pop	r28
    18fc:	df 91       	pop	r29
    18fe:	08 95       	ret

00001900 <DIO_SetPortDir>:
void DIO_SetPortDir(u8 port_indx, u8 dir) // set port direction (input,output) for AVR
{
    1900:	df 93       	push	r29
    1902:	cf 93       	push	r28
    1904:	00 d0       	rcall	.+0      	; 0x1906 <DIO_SetPortDir+0x6>
    1906:	00 d0       	rcall	.+0      	; 0x1908 <DIO_SetPortDir+0x8>
    1908:	00 d0       	rcall	.+0      	; 0x190a <DIO_SetPortDir+0xa>
    190a:	cd b7       	in	r28, 0x3d	; 61
    190c:	de b7       	in	r29, 0x3e	; 62
    190e:	89 83       	std	Y+1, r24	; 0x01
    1910:	6a 83       	std	Y+2, r22	; 0x02
	if(dir==INPUT)
    1912:	8a 81       	ldd	r24, Y+2	; 0x02
    1914:	88 23       	and	r24, r24
    1916:	71 f5       	brne	.+92     	; 0x1974 <DIO_SetPortDir+0x74>
	{
		switch (port_indx)
    1918:	89 81       	ldd	r24, Y+1	; 0x01
    191a:	28 2f       	mov	r18, r24
    191c:	30 e0       	ldi	r19, 0x00	; 0
    191e:	3e 83       	std	Y+6, r19	; 0x06
    1920:	2d 83       	std	Y+5, r18	; 0x05
    1922:	8d 81       	ldd	r24, Y+5	; 0x05
    1924:	9e 81       	ldd	r25, Y+6	; 0x06
    1926:	81 30       	cpi	r24, 0x01	; 1
    1928:	91 05       	cpc	r25, r1
    192a:	c9 f0       	breq	.+50     	; 0x195e <DIO_SetPortDir+0x5e>
    192c:	2d 81       	ldd	r18, Y+5	; 0x05
    192e:	3e 81       	ldd	r19, Y+6	; 0x06
    1930:	22 30       	cpi	r18, 0x02	; 2
    1932:	31 05       	cpc	r19, r1
    1934:	2c f4       	brge	.+10     	; 0x1940 <DIO_SetPortDir+0x40>
    1936:	8d 81       	ldd	r24, Y+5	; 0x05
    1938:	9e 81       	ldd	r25, Y+6	; 0x06
    193a:	00 97       	sbiw	r24, 0x00	; 0
    193c:	61 f0       	breq	.+24     	; 0x1956 <DIO_SetPortDir+0x56>
    193e:	1a c0       	rjmp	.+52     	; 0x1974 <DIO_SetPortDir+0x74>
    1940:	2d 81       	ldd	r18, Y+5	; 0x05
    1942:	3e 81       	ldd	r19, Y+6	; 0x06
    1944:	22 30       	cpi	r18, 0x02	; 2
    1946:	31 05       	cpc	r19, r1
    1948:	71 f0       	breq	.+28     	; 0x1966 <DIO_SetPortDir+0x66>
    194a:	8d 81       	ldd	r24, Y+5	; 0x05
    194c:	9e 81       	ldd	r25, Y+6	; 0x06
    194e:	83 30       	cpi	r24, 0x03	; 3
    1950:	91 05       	cpc	r25, r1
    1952:	69 f0       	breq	.+26     	; 0x196e <DIO_SetPortDir+0x6e>
    1954:	0f c0       	rjmp	.+30     	; 0x1974 <DIO_SetPortDir+0x74>
		{
		case PORTA:
			CLEAR_BYTE(DDRA_REG);
    1956:	ea e3       	ldi	r30, 0x3A	; 58
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	10 82       	st	Z, r1
    195c:	0b c0       	rjmp	.+22     	; 0x1974 <DIO_SetPortDir+0x74>
			break;
		case PORTB:
			CLEAR_BYTE(DDRB_REG);
    195e:	e7 e3       	ldi	r30, 0x37	; 55
    1960:	f0 e0       	ldi	r31, 0x00	; 0
    1962:	10 82       	st	Z, r1
    1964:	07 c0       	rjmp	.+14     	; 0x1974 <DIO_SetPortDir+0x74>
			break;
		case PORTC:
			CLEAR_BYTE(DDRC_REG);
    1966:	e4 e3       	ldi	r30, 0x34	; 52
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	10 82       	st	Z, r1
    196c:	03 c0       	rjmp	.+6      	; 0x1974 <DIO_SetPortDir+0x74>
			break;
		case PORTD:
			CLEAR_BYTE(DDRD_REG);
    196e:	e1 e3       	ldi	r30, 0x31	; 49
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	10 82       	st	Z, r1
			break;
		}
	}
	if(dir==OUTPUT)
    1974:	8a 81       	ldd	r24, Y+2	; 0x02
    1976:	81 30       	cpi	r24, 0x01	; 1
    1978:	91 f5       	brne	.+100    	; 0x19de <DIO_SetPortDir+0xde>
	{
		switch (port_indx)
    197a:	89 81       	ldd	r24, Y+1	; 0x01
    197c:	28 2f       	mov	r18, r24
    197e:	30 e0       	ldi	r19, 0x00	; 0
    1980:	3c 83       	std	Y+4, r19	; 0x04
    1982:	2b 83       	std	Y+3, r18	; 0x03
    1984:	8b 81       	ldd	r24, Y+3	; 0x03
    1986:	9c 81       	ldd	r25, Y+4	; 0x04
    1988:	81 30       	cpi	r24, 0x01	; 1
    198a:	91 05       	cpc	r25, r1
    198c:	d1 f0       	breq	.+52     	; 0x19c2 <DIO_SetPortDir+0xc2>
    198e:	2b 81       	ldd	r18, Y+3	; 0x03
    1990:	3c 81       	ldd	r19, Y+4	; 0x04
    1992:	22 30       	cpi	r18, 0x02	; 2
    1994:	31 05       	cpc	r19, r1
    1996:	2c f4       	brge	.+10     	; 0x19a2 <DIO_SetPortDir+0xa2>
    1998:	8b 81       	ldd	r24, Y+3	; 0x03
    199a:	9c 81       	ldd	r25, Y+4	; 0x04
    199c:	00 97       	sbiw	r24, 0x00	; 0
    199e:	61 f0       	breq	.+24     	; 0x19b8 <DIO_SetPortDir+0xb8>
    19a0:	1e c0       	rjmp	.+60     	; 0x19de <DIO_SetPortDir+0xde>
    19a2:	2b 81       	ldd	r18, Y+3	; 0x03
    19a4:	3c 81       	ldd	r19, Y+4	; 0x04
    19a6:	22 30       	cpi	r18, 0x02	; 2
    19a8:	31 05       	cpc	r19, r1
    19aa:	81 f0       	breq	.+32     	; 0x19cc <DIO_SetPortDir+0xcc>
    19ac:	8b 81       	ldd	r24, Y+3	; 0x03
    19ae:	9c 81       	ldd	r25, Y+4	; 0x04
    19b0:	83 30       	cpi	r24, 0x03	; 3
    19b2:	91 05       	cpc	r25, r1
    19b4:	81 f0       	breq	.+32     	; 0x19d6 <DIO_SetPortDir+0xd6>
    19b6:	13 c0       	rjmp	.+38     	; 0x19de <DIO_SetPortDir+0xde>
		{
			case PORTA:
				SET_BYTE(DDRA_REG);
    19b8:	ea e3       	ldi	r30, 0x3A	; 58
    19ba:	f0 e0       	ldi	r31, 0x00	; 0
    19bc:	8f ef       	ldi	r24, 0xFF	; 255
    19be:	80 83       	st	Z, r24
    19c0:	0e c0       	rjmp	.+28     	; 0x19de <DIO_SetPortDir+0xde>
				break;
			case PORTB:
				SET_BYTE(DDRB_REG);
    19c2:	e7 e3       	ldi	r30, 0x37	; 55
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	8f ef       	ldi	r24, 0xFF	; 255
    19c8:	80 83       	st	Z, r24
    19ca:	09 c0       	rjmp	.+18     	; 0x19de <DIO_SetPortDir+0xde>
				break;
			case PORTC:
				SET_BYTE(DDRC_REG);
    19cc:	e4 e3       	ldi	r30, 0x34	; 52
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	8f ef       	ldi	r24, 0xFF	; 255
    19d2:	80 83       	st	Z, r24
    19d4:	04 c0       	rjmp	.+8      	; 0x19de <DIO_SetPortDir+0xde>
				break;
			case PORTD:
				SET_BYTE(DDRD_REG);
    19d6:	e1 e3       	ldi	r30, 0x31	; 49
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	8f ef       	ldi	r24, 0xFF	; 255
    19dc:	80 83       	st	Z, r24
				break;
				}
	}
}
    19de:	26 96       	adiw	r28, 0x06	; 6
    19e0:	0f b6       	in	r0, 0x3f	; 63
    19e2:	f8 94       	cli
    19e4:	de bf       	out	0x3e, r29	; 62
    19e6:	0f be       	out	0x3f, r0	; 63
    19e8:	cd bf       	out	0x3d, r28	; 61
    19ea:	cf 91       	pop	r28
    19ec:	df 91       	pop	r29
    19ee:	08 95       	ret

000019f0 <DIO_SetPortVal>:
void DIO_SetPortVal(u8 port_indx, u8 val) // set port value (high,low) for AVR
{
    19f0:	df 93       	push	r29
    19f2:	cf 93       	push	r28
    19f4:	00 d0       	rcall	.+0      	; 0x19f6 <DIO_SetPortVal+0x6>
    19f6:	00 d0       	rcall	.+0      	; 0x19f8 <DIO_SetPortVal+0x8>
    19f8:	00 d0       	rcall	.+0      	; 0x19fa <DIO_SetPortVal+0xa>
    19fa:	cd b7       	in	r28, 0x3d	; 61
    19fc:	de b7       	in	r29, 0x3e	; 62
    19fe:	89 83       	std	Y+1, r24	; 0x01
    1a00:	6a 83       	std	Y+2, r22	; 0x02
	if(val==LOW)
    1a02:	8a 81       	ldd	r24, Y+2	; 0x02
    1a04:	88 23       	and	r24, r24
    1a06:	71 f5       	brne	.+92     	; 0x1a64 <DIO_SetPortVal+0x74>
		{
			switch (port_indx)
    1a08:	89 81       	ldd	r24, Y+1	; 0x01
    1a0a:	28 2f       	mov	r18, r24
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	3e 83       	std	Y+6, r19	; 0x06
    1a10:	2d 83       	std	Y+5, r18	; 0x05
    1a12:	8d 81       	ldd	r24, Y+5	; 0x05
    1a14:	9e 81       	ldd	r25, Y+6	; 0x06
    1a16:	81 30       	cpi	r24, 0x01	; 1
    1a18:	91 05       	cpc	r25, r1
    1a1a:	c9 f0       	breq	.+50     	; 0x1a4e <DIO_SetPortVal+0x5e>
    1a1c:	2d 81       	ldd	r18, Y+5	; 0x05
    1a1e:	3e 81       	ldd	r19, Y+6	; 0x06
    1a20:	22 30       	cpi	r18, 0x02	; 2
    1a22:	31 05       	cpc	r19, r1
    1a24:	2c f4       	brge	.+10     	; 0x1a30 <DIO_SetPortVal+0x40>
    1a26:	8d 81       	ldd	r24, Y+5	; 0x05
    1a28:	9e 81       	ldd	r25, Y+6	; 0x06
    1a2a:	00 97       	sbiw	r24, 0x00	; 0
    1a2c:	61 f0       	breq	.+24     	; 0x1a46 <DIO_SetPortVal+0x56>
    1a2e:	1a c0       	rjmp	.+52     	; 0x1a64 <DIO_SetPortVal+0x74>
    1a30:	2d 81       	ldd	r18, Y+5	; 0x05
    1a32:	3e 81       	ldd	r19, Y+6	; 0x06
    1a34:	22 30       	cpi	r18, 0x02	; 2
    1a36:	31 05       	cpc	r19, r1
    1a38:	71 f0       	breq	.+28     	; 0x1a56 <DIO_SetPortVal+0x66>
    1a3a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a3c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a3e:	83 30       	cpi	r24, 0x03	; 3
    1a40:	91 05       	cpc	r25, r1
    1a42:	69 f0       	breq	.+26     	; 0x1a5e <DIO_SetPortVal+0x6e>
    1a44:	0f c0       	rjmp	.+30     	; 0x1a64 <DIO_SetPortVal+0x74>
			{
			case PORTA:
				CLEAR_BYTE(PORTA_REG);
    1a46:	eb e3       	ldi	r30, 0x3B	; 59
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	10 82       	st	Z, r1
    1a4c:	0b c0       	rjmp	.+22     	; 0x1a64 <DIO_SetPortVal+0x74>
				break;
			case PORTB:
				CLEAR_BYTE(PORTB_REG);
    1a4e:	e8 e3       	ldi	r30, 0x38	; 56
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	10 82       	st	Z, r1
    1a54:	07 c0       	rjmp	.+14     	; 0x1a64 <DIO_SetPortVal+0x74>
				break;
			case PORTC:
				CLEAR_BYTE(PORTC_REG);
    1a56:	e5 e3       	ldi	r30, 0x35	; 53
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	10 82       	st	Z, r1
    1a5c:	03 c0       	rjmp	.+6      	; 0x1a64 <DIO_SetPortVal+0x74>
				break;
			case PORTD:
				CLEAR_BYTE(PORTD_REG);
    1a5e:	e2 e3       	ldi	r30, 0x32	; 50
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	10 82       	st	Z, r1
				break;
			}
		}
		if(val==HIGH)
    1a64:	8a 81       	ldd	r24, Y+2	; 0x02
    1a66:	81 30       	cpi	r24, 0x01	; 1
    1a68:	91 f5       	brne	.+100    	; 0x1ace <DIO_SetPortVal+0xde>
		{
			switch (port_indx)
    1a6a:	89 81       	ldd	r24, Y+1	; 0x01
    1a6c:	28 2f       	mov	r18, r24
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
    1a70:	3c 83       	std	Y+4, r19	; 0x04
    1a72:	2b 83       	std	Y+3, r18	; 0x03
    1a74:	8b 81       	ldd	r24, Y+3	; 0x03
    1a76:	9c 81       	ldd	r25, Y+4	; 0x04
    1a78:	81 30       	cpi	r24, 0x01	; 1
    1a7a:	91 05       	cpc	r25, r1
    1a7c:	d1 f0       	breq	.+52     	; 0x1ab2 <DIO_SetPortVal+0xc2>
    1a7e:	2b 81       	ldd	r18, Y+3	; 0x03
    1a80:	3c 81       	ldd	r19, Y+4	; 0x04
    1a82:	22 30       	cpi	r18, 0x02	; 2
    1a84:	31 05       	cpc	r19, r1
    1a86:	2c f4       	brge	.+10     	; 0x1a92 <DIO_SetPortVal+0xa2>
    1a88:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a8c:	00 97       	sbiw	r24, 0x00	; 0
    1a8e:	61 f0       	breq	.+24     	; 0x1aa8 <DIO_SetPortVal+0xb8>
    1a90:	1e c0       	rjmp	.+60     	; 0x1ace <DIO_SetPortVal+0xde>
    1a92:	2b 81       	ldd	r18, Y+3	; 0x03
    1a94:	3c 81       	ldd	r19, Y+4	; 0x04
    1a96:	22 30       	cpi	r18, 0x02	; 2
    1a98:	31 05       	cpc	r19, r1
    1a9a:	81 f0       	breq	.+32     	; 0x1abc <DIO_SetPortVal+0xcc>
    1a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa0:	83 30       	cpi	r24, 0x03	; 3
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	81 f0       	breq	.+32     	; 0x1ac6 <DIO_SetPortVal+0xd6>
    1aa6:	13 c0       	rjmp	.+38     	; 0x1ace <DIO_SetPortVal+0xde>
			{
				case PORTA:
					SET_BYTE(PORTA_REG);
    1aa8:	eb e3       	ldi	r30, 0x3B	; 59
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	8f ef       	ldi	r24, 0xFF	; 255
    1aae:	80 83       	st	Z, r24
    1ab0:	0e c0       	rjmp	.+28     	; 0x1ace <DIO_SetPortVal+0xde>
					break;
				case PORTB:
					SET_BYTE(PORTB_REG);
    1ab2:	e8 e3       	ldi	r30, 0x38	; 56
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	8f ef       	ldi	r24, 0xFF	; 255
    1ab8:	80 83       	st	Z, r24
    1aba:	09 c0       	rjmp	.+18     	; 0x1ace <DIO_SetPortVal+0xde>
					break;
				case PORTC:
					SET_BYTE(PORTC_REG);
    1abc:	e5 e3       	ldi	r30, 0x35	; 53
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	8f ef       	ldi	r24, 0xFF	; 255
    1ac2:	80 83       	st	Z, r24
    1ac4:	04 c0       	rjmp	.+8      	; 0x1ace <DIO_SetPortVal+0xde>
					break;
				case PORTD:
					SET_BYTE(PORTD_REG);
    1ac6:	e2 e3       	ldi	r30, 0x32	; 50
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	8f ef       	ldi	r24, 0xFF	; 255
    1acc:	80 83       	st	Z, r24
					break;
			}
		}
}
    1ace:	26 96       	adiw	r28, 0x06	; 6
    1ad0:	0f b6       	in	r0, 0x3f	; 63
    1ad2:	f8 94       	cli
    1ad4:	de bf       	out	0x3e, r29	; 62
    1ad6:	0f be       	out	0x3f, r0	; 63
    1ad8:	cd bf       	out	0x3d, r28	; 61
    1ada:	cf 91       	pop	r28
    1adc:	df 91       	pop	r29
    1ade:	08 95       	ret

00001ae0 <DIO_TogglePinVal>:

void DIO_TogglePinVal(u8 port_indx, u8 pin_indx) // toggles the pin value from high to low or vice versa
{
    1ae0:	df 93       	push	r29
    1ae2:	cf 93       	push	r28
    1ae4:	00 d0       	rcall	.+0      	; 0x1ae6 <DIO_TogglePinVal+0x6>
    1ae6:	00 d0       	rcall	.+0      	; 0x1ae8 <DIO_TogglePinVal+0x8>
    1ae8:	cd b7       	in	r28, 0x3d	; 61
    1aea:	de b7       	in	r29, 0x3e	; 62
    1aec:	89 83       	std	Y+1, r24	; 0x01
    1aee:	6a 83       	std	Y+2, r22	; 0x02
	switch(port_indx)
    1af0:	89 81       	ldd	r24, Y+1	; 0x01
    1af2:	28 2f       	mov	r18, r24
    1af4:	30 e0       	ldi	r19, 0x00	; 0
    1af6:	3c 83       	std	Y+4, r19	; 0x04
    1af8:	2b 83       	std	Y+3, r18	; 0x03
    1afa:	8b 81       	ldd	r24, Y+3	; 0x03
    1afc:	9c 81       	ldd	r25, Y+4	; 0x04
    1afe:	81 30       	cpi	r24, 0x01	; 1
    1b00:	91 05       	cpc	r25, r1
    1b02:	49 f1       	breq	.+82     	; 0x1b56 <DIO_TogglePinVal+0x76>
    1b04:	2b 81       	ldd	r18, Y+3	; 0x03
    1b06:	3c 81       	ldd	r19, Y+4	; 0x04
    1b08:	22 30       	cpi	r18, 0x02	; 2
    1b0a:	31 05       	cpc	r19, r1
    1b0c:	2c f4       	brge	.+10     	; 0x1b18 <DIO_TogglePinVal+0x38>
    1b0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b10:	9c 81       	ldd	r25, Y+4	; 0x04
    1b12:	00 97       	sbiw	r24, 0x00	; 0
    1b14:	61 f0       	breq	.+24     	; 0x1b2e <DIO_TogglePinVal+0x4e>
    1b16:	5a c0       	rjmp	.+180    	; 0x1bcc <DIO_TogglePinVal+0xec>
    1b18:	2b 81       	ldd	r18, Y+3	; 0x03
    1b1a:	3c 81       	ldd	r19, Y+4	; 0x04
    1b1c:	22 30       	cpi	r18, 0x02	; 2
    1b1e:	31 05       	cpc	r19, r1
    1b20:	71 f1       	breq	.+92     	; 0x1b7e <DIO_TogglePinVal+0x9e>
    1b22:	8b 81       	ldd	r24, Y+3	; 0x03
    1b24:	9c 81       	ldd	r25, Y+4	; 0x04
    1b26:	83 30       	cpi	r24, 0x03	; 3
    1b28:	91 05       	cpc	r25, r1
    1b2a:	e9 f1       	breq	.+122    	; 0x1ba6 <DIO_TogglePinVal+0xc6>
    1b2c:	4f c0       	rjmp	.+158    	; 0x1bcc <DIO_TogglePinVal+0xec>
	{
	case PORTA:
		TOGGLE_BIT(PORTA_REG,pin_indx);
    1b2e:	ab e3       	ldi	r26, 0x3B	; 59
    1b30:	b0 e0       	ldi	r27, 0x00	; 0
    1b32:	eb e3       	ldi	r30, 0x3B	; 59
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	80 81       	ld	r24, Z
    1b38:	48 2f       	mov	r20, r24
    1b3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3c:	28 2f       	mov	r18, r24
    1b3e:	30 e0       	ldi	r19, 0x00	; 0
    1b40:	81 e0       	ldi	r24, 0x01	; 1
    1b42:	90 e0       	ldi	r25, 0x00	; 0
    1b44:	02 2e       	mov	r0, r18
    1b46:	02 c0       	rjmp	.+4      	; 0x1b4c <DIO_TogglePinVal+0x6c>
    1b48:	88 0f       	add	r24, r24
    1b4a:	99 1f       	adc	r25, r25
    1b4c:	0a 94       	dec	r0
    1b4e:	e2 f7       	brpl	.-8      	; 0x1b48 <DIO_TogglePinVal+0x68>
    1b50:	84 27       	eor	r24, r20
    1b52:	8c 93       	st	X, r24
    1b54:	3b c0       	rjmp	.+118    	; 0x1bcc <DIO_TogglePinVal+0xec>
		break;
	case PORTB:
		TOGGLE_BIT(PORTB_REG,pin_indx);
    1b56:	a8 e3       	ldi	r26, 0x38	; 56
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	e8 e3       	ldi	r30, 0x38	; 56
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	48 2f       	mov	r20, r24
    1b62:	8a 81       	ldd	r24, Y+2	; 0x02
    1b64:	28 2f       	mov	r18, r24
    1b66:	30 e0       	ldi	r19, 0x00	; 0
    1b68:	81 e0       	ldi	r24, 0x01	; 1
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	02 2e       	mov	r0, r18
    1b6e:	02 c0       	rjmp	.+4      	; 0x1b74 <DIO_TogglePinVal+0x94>
    1b70:	88 0f       	add	r24, r24
    1b72:	99 1f       	adc	r25, r25
    1b74:	0a 94       	dec	r0
    1b76:	e2 f7       	brpl	.-8      	; 0x1b70 <DIO_TogglePinVal+0x90>
    1b78:	84 27       	eor	r24, r20
    1b7a:	8c 93       	st	X, r24
    1b7c:	27 c0       	rjmp	.+78     	; 0x1bcc <DIO_TogglePinVal+0xec>
		break;
	case PORTC:
		TOGGLE_BIT(PORTC_REG,pin_indx);
    1b7e:	a5 e3       	ldi	r26, 0x35	; 53
    1b80:	b0 e0       	ldi	r27, 0x00	; 0
    1b82:	e5 e3       	ldi	r30, 0x35	; 53
    1b84:	f0 e0       	ldi	r31, 0x00	; 0
    1b86:	80 81       	ld	r24, Z
    1b88:	48 2f       	mov	r20, r24
    1b8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8c:	28 2f       	mov	r18, r24
    1b8e:	30 e0       	ldi	r19, 0x00	; 0
    1b90:	81 e0       	ldi	r24, 0x01	; 1
    1b92:	90 e0       	ldi	r25, 0x00	; 0
    1b94:	02 2e       	mov	r0, r18
    1b96:	02 c0       	rjmp	.+4      	; 0x1b9c <DIO_TogglePinVal+0xbc>
    1b98:	88 0f       	add	r24, r24
    1b9a:	99 1f       	adc	r25, r25
    1b9c:	0a 94       	dec	r0
    1b9e:	e2 f7       	brpl	.-8      	; 0x1b98 <DIO_TogglePinVal+0xb8>
    1ba0:	84 27       	eor	r24, r20
    1ba2:	8c 93       	st	X, r24
    1ba4:	13 c0       	rjmp	.+38     	; 0x1bcc <DIO_TogglePinVal+0xec>
		break;
	case PORTD:
		TOGGLE_BIT(PORTD_REG,pin_indx);
    1ba6:	a2 e3       	ldi	r26, 0x32	; 50
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	e2 e3       	ldi	r30, 0x32	; 50
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	48 2f       	mov	r20, r24
    1bb2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb4:	28 2f       	mov	r18, r24
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	81 e0       	ldi	r24, 0x01	; 1
    1bba:	90 e0       	ldi	r25, 0x00	; 0
    1bbc:	02 2e       	mov	r0, r18
    1bbe:	02 c0       	rjmp	.+4      	; 0x1bc4 <DIO_TogglePinVal+0xe4>
    1bc0:	88 0f       	add	r24, r24
    1bc2:	99 1f       	adc	r25, r25
    1bc4:	0a 94       	dec	r0
    1bc6:	e2 f7       	brpl	.-8      	; 0x1bc0 <DIO_TogglePinVal+0xe0>
    1bc8:	84 27       	eor	r24, r20
    1bca:	8c 93       	st	X, r24
		break;
	}
}
    1bcc:	0f 90       	pop	r0
    1bce:	0f 90       	pop	r0
    1bd0:	0f 90       	pop	r0
    1bd2:	0f 90       	pop	r0
    1bd4:	cf 91       	pop	r28
    1bd6:	df 91       	pop	r29
    1bd8:	08 95       	ret

00001bda <DIO_SetNippleDir>:


void DIO_SetNippleDir(u8 port_indx, u8 nipple, u8 dir) // sets 4 pins direction
{
    1bda:	df 93       	push	r29
    1bdc:	cf 93       	push	r28
    1bde:	cd b7       	in	r28, 0x3d	; 61
    1be0:	de b7       	in	r29, 0x3e	; 62
    1be2:	2b 97       	sbiw	r28, 0x0b	; 11
    1be4:	0f b6       	in	r0, 0x3f	; 63
    1be6:	f8 94       	cli
    1be8:	de bf       	out	0x3e, r29	; 62
    1bea:	0f be       	out	0x3f, r0	; 63
    1bec:	cd bf       	out	0x3d, r28	; 61
    1bee:	89 83       	std	Y+1, r24	; 0x01
    1bf0:	6a 83       	std	Y+2, r22	; 0x02
    1bf2:	4b 83       	std	Y+3, r20	; 0x03
	if(nipple==HIGH)
    1bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf6:	81 30       	cpi	r24, 0x01	; 1
    1bf8:	09 f0       	breq	.+2      	; 0x1bfc <DIO_SetNippleDir+0x22>
    1bfa:	85 c0       	rjmp	.+266    	; 0x1d06 <DIO_SetNippleDir+0x12c>
	{
		if(dir==OUTPUT)
    1bfc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bfe:	81 30       	cpi	r24, 0x01	; 1
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <DIO_SetNippleDir+0x2a>
    1c02:	3e c0       	rjmp	.+124    	; 0x1c80 <DIO_SetNippleDir+0xa6>
		{
			switch(port_indx)
    1c04:	89 81       	ldd	r24, Y+1	; 0x01
    1c06:	28 2f       	mov	r18, r24
    1c08:	30 e0       	ldi	r19, 0x00	; 0
    1c0a:	3b 87       	std	Y+11, r19	; 0x0b
    1c0c:	2a 87       	std	Y+10, r18	; 0x0a
    1c0e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c10:	9b 85       	ldd	r25, Y+11	; 0x0b
    1c12:	81 30       	cpi	r24, 0x01	; 1
    1c14:	91 05       	cpc	r25, r1
    1c16:	e9 f0       	breq	.+58     	; 0x1c52 <DIO_SetNippleDir+0x78>
    1c18:	2a 85       	ldd	r18, Y+10	; 0x0a
    1c1a:	3b 85       	ldd	r19, Y+11	; 0x0b
    1c1c:	22 30       	cpi	r18, 0x02	; 2
    1c1e:	31 05       	cpc	r19, r1
    1c20:	2c f4       	brge	.+10     	; 0x1c2c <DIO_SetNippleDir+0x52>
    1c22:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c24:	9b 85       	ldd	r25, Y+11	; 0x0b
    1c26:	00 97       	sbiw	r24, 0x00	; 0
    1c28:	61 f0       	breq	.+24     	; 0x1c42 <DIO_SetNippleDir+0x68>
    1c2a:	2a c0       	rjmp	.+84     	; 0x1c80 <DIO_SetNippleDir+0xa6>
    1c2c:	2a 85       	ldd	r18, Y+10	; 0x0a
    1c2e:	3b 85       	ldd	r19, Y+11	; 0x0b
    1c30:	22 30       	cpi	r18, 0x02	; 2
    1c32:	31 05       	cpc	r19, r1
    1c34:	b1 f0       	breq	.+44     	; 0x1c62 <DIO_SetNippleDir+0x88>
    1c36:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c38:	9b 85       	ldd	r25, Y+11	; 0x0b
    1c3a:	83 30       	cpi	r24, 0x03	; 3
    1c3c:	91 05       	cpc	r25, r1
    1c3e:	c9 f0       	breq	.+50     	; 0x1c72 <DIO_SetNippleDir+0x98>
    1c40:	1f c0       	rjmp	.+62     	; 0x1c80 <DIO_SetNippleDir+0xa6>
			{
			case PORTA:
				DDRA_REG|=0b11110000;
    1c42:	aa e3       	ldi	r26, 0x3A	; 58
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	ea e3       	ldi	r30, 0x3A	; 58
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	80 6f       	ori	r24, 0xF0	; 240
    1c4e:	8c 93       	st	X, r24
    1c50:	17 c0       	rjmp	.+46     	; 0x1c80 <DIO_SetNippleDir+0xa6>
				break;
			case PORTB:
				DDRB_REG|=0b11110000;
    1c52:	a7 e3       	ldi	r26, 0x37	; 55
    1c54:	b0 e0       	ldi	r27, 0x00	; 0
    1c56:	e7 e3       	ldi	r30, 0x37	; 55
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	80 81       	ld	r24, Z
    1c5c:	80 6f       	ori	r24, 0xF0	; 240
    1c5e:	8c 93       	st	X, r24
    1c60:	0f c0       	rjmp	.+30     	; 0x1c80 <DIO_SetNippleDir+0xa6>
				break;
			case PORTC:
				DDRC_REG|=0b11110000;
    1c62:	a4 e3       	ldi	r26, 0x34	; 52
    1c64:	b0 e0       	ldi	r27, 0x00	; 0
    1c66:	e4 e3       	ldi	r30, 0x34	; 52
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	80 81       	ld	r24, Z
    1c6c:	80 6f       	ori	r24, 0xF0	; 240
    1c6e:	8c 93       	st	X, r24
    1c70:	07 c0       	rjmp	.+14     	; 0x1c80 <DIO_SetNippleDir+0xa6>
				break;
			case PORTD:
				DDRD_REG|=0b11110000;
    1c72:	a1 e3       	ldi	r26, 0x31	; 49
    1c74:	b0 e0       	ldi	r27, 0x00	; 0
    1c76:	e1 e3       	ldi	r30, 0x31	; 49
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	80 81       	ld	r24, Z
    1c7c:	80 6f       	ori	r24, 0xF0	; 240
    1c7e:	8c 93       	st	X, r24
				break;
			}
		}
		if(dir==INPUT)
    1c80:	8b 81       	ldd	r24, Y+3	; 0x03
    1c82:	88 23       	and	r24, r24
    1c84:	09 f0       	breq	.+2      	; 0x1c88 <DIO_SetNippleDir+0xae>
    1c86:	c7 c0       	rjmp	.+398    	; 0x1e16 <DIO_SetNippleDir+0x23c>
		{
			switch(port_indx)
    1c88:	89 81       	ldd	r24, Y+1	; 0x01
    1c8a:	28 2f       	mov	r18, r24
    1c8c:	30 e0       	ldi	r19, 0x00	; 0
    1c8e:	39 87       	std	Y+9, r19	; 0x09
    1c90:	28 87       	std	Y+8, r18	; 0x08
    1c92:	88 85       	ldd	r24, Y+8	; 0x08
    1c94:	99 85       	ldd	r25, Y+9	; 0x09
    1c96:	81 30       	cpi	r24, 0x01	; 1
    1c98:	91 05       	cpc	r25, r1
    1c9a:	e9 f0       	breq	.+58     	; 0x1cd6 <DIO_SetNippleDir+0xfc>
    1c9c:	28 85       	ldd	r18, Y+8	; 0x08
    1c9e:	39 85       	ldd	r19, Y+9	; 0x09
    1ca0:	22 30       	cpi	r18, 0x02	; 2
    1ca2:	31 05       	cpc	r19, r1
    1ca4:	2c f4       	brge	.+10     	; 0x1cb0 <DIO_SetNippleDir+0xd6>
    1ca6:	88 85       	ldd	r24, Y+8	; 0x08
    1ca8:	99 85       	ldd	r25, Y+9	; 0x09
    1caa:	00 97       	sbiw	r24, 0x00	; 0
    1cac:	61 f0       	breq	.+24     	; 0x1cc6 <DIO_SetNippleDir+0xec>
    1cae:	b3 c0       	rjmp	.+358    	; 0x1e16 <DIO_SetNippleDir+0x23c>
    1cb0:	28 85       	ldd	r18, Y+8	; 0x08
    1cb2:	39 85       	ldd	r19, Y+9	; 0x09
    1cb4:	22 30       	cpi	r18, 0x02	; 2
    1cb6:	31 05       	cpc	r19, r1
    1cb8:	b1 f0       	breq	.+44     	; 0x1ce6 <DIO_SetNippleDir+0x10c>
    1cba:	88 85       	ldd	r24, Y+8	; 0x08
    1cbc:	99 85       	ldd	r25, Y+9	; 0x09
    1cbe:	83 30       	cpi	r24, 0x03	; 3
    1cc0:	91 05       	cpc	r25, r1
    1cc2:	c9 f0       	breq	.+50     	; 0x1cf6 <DIO_SetNippleDir+0x11c>
    1cc4:	a8 c0       	rjmp	.+336    	; 0x1e16 <DIO_SetNippleDir+0x23c>
			{
			case PORTA:
				DDRA_REG&=0b00001111;
    1cc6:	aa e3       	ldi	r26, 0x3A	; 58
    1cc8:	b0 e0       	ldi	r27, 0x00	; 0
    1cca:	ea e3       	ldi	r30, 0x3A	; 58
    1ccc:	f0 e0       	ldi	r31, 0x00	; 0
    1cce:	80 81       	ld	r24, Z
    1cd0:	8f 70       	andi	r24, 0x0F	; 15
    1cd2:	8c 93       	st	X, r24
    1cd4:	a0 c0       	rjmp	.+320    	; 0x1e16 <DIO_SetNippleDir+0x23c>
				break;
			case PORTB:
				DDRB_REG&=0b00001111;
    1cd6:	a7 e3       	ldi	r26, 0x37	; 55
    1cd8:	b0 e0       	ldi	r27, 0x00	; 0
    1cda:	e7 e3       	ldi	r30, 0x37	; 55
    1cdc:	f0 e0       	ldi	r31, 0x00	; 0
    1cde:	80 81       	ld	r24, Z
    1ce0:	8f 70       	andi	r24, 0x0F	; 15
    1ce2:	8c 93       	st	X, r24
    1ce4:	98 c0       	rjmp	.+304    	; 0x1e16 <DIO_SetNippleDir+0x23c>
				break;
			case PORTC:
				DDRC_REG&=0b00001111;
    1ce6:	a4 e3       	ldi	r26, 0x34	; 52
    1ce8:	b0 e0       	ldi	r27, 0x00	; 0
    1cea:	e4 e3       	ldi	r30, 0x34	; 52
    1cec:	f0 e0       	ldi	r31, 0x00	; 0
    1cee:	80 81       	ld	r24, Z
    1cf0:	8f 70       	andi	r24, 0x0F	; 15
    1cf2:	8c 93       	st	X, r24
    1cf4:	90 c0       	rjmp	.+288    	; 0x1e16 <DIO_SetNippleDir+0x23c>
				break;
			case PORTD:
				DDRD_REG&=0b00001111;
    1cf6:	a1 e3       	ldi	r26, 0x31	; 49
    1cf8:	b0 e0       	ldi	r27, 0x00	; 0
    1cfa:	e1 e3       	ldi	r30, 0x31	; 49
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	80 81       	ld	r24, Z
    1d00:	8f 70       	andi	r24, 0x0F	; 15
    1d02:	8c 93       	st	X, r24
    1d04:	88 c0       	rjmp	.+272    	; 0x1e16 <DIO_SetNippleDir+0x23c>
				break;
			}
		}
	}
	else if(nipple==LOW)
    1d06:	8a 81       	ldd	r24, Y+2	; 0x02
    1d08:	88 23       	and	r24, r24
    1d0a:	09 f0       	breq	.+2      	; 0x1d0e <DIO_SetNippleDir+0x134>
    1d0c:	84 c0       	rjmp	.+264    	; 0x1e16 <DIO_SetNippleDir+0x23c>
	{
		if(dir==OUTPUT)
    1d0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d10:	81 30       	cpi	r24, 0x01	; 1
    1d12:	09 f0       	breq	.+2      	; 0x1d16 <DIO_SetNippleDir+0x13c>
    1d14:	3e c0       	rjmp	.+124    	; 0x1d92 <DIO_SetNippleDir+0x1b8>
		{
			switch(port_indx)
    1d16:	89 81       	ldd	r24, Y+1	; 0x01
    1d18:	28 2f       	mov	r18, r24
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	3f 83       	std	Y+7, r19	; 0x07
    1d1e:	2e 83       	std	Y+6, r18	; 0x06
    1d20:	8e 81       	ldd	r24, Y+6	; 0x06
    1d22:	9f 81       	ldd	r25, Y+7	; 0x07
    1d24:	81 30       	cpi	r24, 0x01	; 1
    1d26:	91 05       	cpc	r25, r1
    1d28:	e9 f0       	breq	.+58     	; 0x1d64 <DIO_SetNippleDir+0x18a>
    1d2a:	2e 81       	ldd	r18, Y+6	; 0x06
    1d2c:	3f 81       	ldd	r19, Y+7	; 0x07
    1d2e:	22 30       	cpi	r18, 0x02	; 2
    1d30:	31 05       	cpc	r19, r1
    1d32:	2c f4       	brge	.+10     	; 0x1d3e <DIO_SetNippleDir+0x164>
    1d34:	8e 81       	ldd	r24, Y+6	; 0x06
    1d36:	9f 81       	ldd	r25, Y+7	; 0x07
    1d38:	00 97       	sbiw	r24, 0x00	; 0
    1d3a:	61 f0       	breq	.+24     	; 0x1d54 <DIO_SetNippleDir+0x17a>
    1d3c:	2a c0       	rjmp	.+84     	; 0x1d92 <DIO_SetNippleDir+0x1b8>
    1d3e:	2e 81       	ldd	r18, Y+6	; 0x06
    1d40:	3f 81       	ldd	r19, Y+7	; 0x07
    1d42:	22 30       	cpi	r18, 0x02	; 2
    1d44:	31 05       	cpc	r19, r1
    1d46:	b1 f0       	breq	.+44     	; 0x1d74 <DIO_SetNippleDir+0x19a>
    1d48:	8e 81       	ldd	r24, Y+6	; 0x06
    1d4a:	9f 81       	ldd	r25, Y+7	; 0x07
    1d4c:	83 30       	cpi	r24, 0x03	; 3
    1d4e:	91 05       	cpc	r25, r1
    1d50:	c9 f0       	breq	.+50     	; 0x1d84 <DIO_SetNippleDir+0x1aa>
    1d52:	1f c0       	rjmp	.+62     	; 0x1d92 <DIO_SetNippleDir+0x1b8>
			{
			case PORTA:
				DDRA_REG|=0b00001111;
    1d54:	aa e3       	ldi	r26, 0x3A	; 58
    1d56:	b0 e0       	ldi	r27, 0x00	; 0
    1d58:	ea e3       	ldi	r30, 0x3A	; 58
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
    1d5e:	8f 60       	ori	r24, 0x0F	; 15
    1d60:	8c 93       	st	X, r24
    1d62:	17 c0       	rjmp	.+46     	; 0x1d92 <DIO_SetNippleDir+0x1b8>
				break;
			case PORTB:
				DDRB_REG|=0b00001111;
    1d64:	a7 e3       	ldi	r26, 0x37	; 55
    1d66:	b0 e0       	ldi	r27, 0x00	; 0
    1d68:	e7 e3       	ldi	r30, 0x37	; 55
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	80 81       	ld	r24, Z
    1d6e:	8f 60       	ori	r24, 0x0F	; 15
    1d70:	8c 93       	st	X, r24
    1d72:	0f c0       	rjmp	.+30     	; 0x1d92 <DIO_SetNippleDir+0x1b8>
				break;
			case PORTC:
				DDRC_REG|=0b00001111;
    1d74:	a4 e3       	ldi	r26, 0x34	; 52
    1d76:	b0 e0       	ldi	r27, 0x00	; 0
    1d78:	e4 e3       	ldi	r30, 0x34	; 52
    1d7a:	f0 e0       	ldi	r31, 0x00	; 0
    1d7c:	80 81       	ld	r24, Z
    1d7e:	8f 60       	ori	r24, 0x0F	; 15
    1d80:	8c 93       	st	X, r24
    1d82:	07 c0       	rjmp	.+14     	; 0x1d92 <DIO_SetNippleDir+0x1b8>
				break;
			case PORTD:
				DDRD_REG|=0b00001111;
    1d84:	a1 e3       	ldi	r26, 0x31	; 49
    1d86:	b0 e0       	ldi	r27, 0x00	; 0
    1d88:	e1 e3       	ldi	r30, 0x31	; 49
    1d8a:	f0 e0       	ldi	r31, 0x00	; 0
    1d8c:	80 81       	ld	r24, Z
    1d8e:	8f 60       	ori	r24, 0x0F	; 15
    1d90:	8c 93       	st	X, r24
				break;
			}
		}
		if(dir==INPUT)
    1d92:	8b 81       	ldd	r24, Y+3	; 0x03
    1d94:	88 23       	and	r24, r24
    1d96:	09 f0       	breq	.+2      	; 0x1d9a <DIO_SetNippleDir+0x1c0>
    1d98:	3e c0       	rjmp	.+124    	; 0x1e16 <DIO_SetNippleDir+0x23c>
		{
			switch(port_indx)
    1d9a:	89 81       	ldd	r24, Y+1	; 0x01
    1d9c:	28 2f       	mov	r18, r24
    1d9e:	30 e0       	ldi	r19, 0x00	; 0
    1da0:	3d 83       	std	Y+5, r19	; 0x05
    1da2:	2c 83       	std	Y+4, r18	; 0x04
    1da4:	8c 81       	ldd	r24, Y+4	; 0x04
    1da6:	9d 81       	ldd	r25, Y+5	; 0x05
    1da8:	81 30       	cpi	r24, 0x01	; 1
    1daa:	91 05       	cpc	r25, r1
    1dac:	e9 f0       	breq	.+58     	; 0x1de8 <DIO_SetNippleDir+0x20e>
    1dae:	2c 81       	ldd	r18, Y+4	; 0x04
    1db0:	3d 81       	ldd	r19, Y+5	; 0x05
    1db2:	22 30       	cpi	r18, 0x02	; 2
    1db4:	31 05       	cpc	r19, r1
    1db6:	2c f4       	brge	.+10     	; 0x1dc2 <DIO_SetNippleDir+0x1e8>
    1db8:	8c 81       	ldd	r24, Y+4	; 0x04
    1dba:	9d 81       	ldd	r25, Y+5	; 0x05
    1dbc:	00 97       	sbiw	r24, 0x00	; 0
    1dbe:	61 f0       	breq	.+24     	; 0x1dd8 <DIO_SetNippleDir+0x1fe>
    1dc0:	2a c0       	rjmp	.+84     	; 0x1e16 <DIO_SetNippleDir+0x23c>
    1dc2:	2c 81       	ldd	r18, Y+4	; 0x04
    1dc4:	3d 81       	ldd	r19, Y+5	; 0x05
    1dc6:	22 30       	cpi	r18, 0x02	; 2
    1dc8:	31 05       	cpc	r19, r1
    1dca:	b1 f0       	breq	.+44     	; 0x1df8 <DIO_SetNippleDir+0x21e>
    1dcc:	8c 81       	ldd	r24, Y+4	; 0x04
    1dce:	9d 81       	ldd	r25, Y+5	; 0x05
    1dd0:	83 30       	cpi	r24, 0x03	; 3
    1dd2:	91 05       	cpc	r25, r1
    1dd4:	c9 f0       	breq	.+50     	; 0x1e08 <DIO_SetNippleDir+0x22e>
    1dd6:	1f c0       	rjmp	.+62     	; 0x1e16 <DIO_SetNippleDir+0x23c>
			{
			case PORTA:
				DDRA_REG&=0b11110000;
    1dd8:	aa e3       	ldi	r26, 0x3A	; 58
    1dda:	b0 e0       	ldi	r27, 0x00	; 0
    1ddc:	ea e3       	ldi	r30, 0x3A	; 58
    1dde:	f0 e0       	ldi	r31, 0x00	; 0
    1de0:	80 81       	ld	r24, Z
    1de2:	80 7f       	andi	r24, 0xF0	; 240
    1de4:	8c 93       	st	X, r24
    1de6:	17 c0       	rjmp	.+46     	; 0x1e16 <DIO_SetNippleDir+0x23c>
				break;
			case PORTB:
				DDRB_REG&=0b11110000;
    1de8:	a7 e3       	ldi	r26, 0x37	; 55
    1dea:	b0 e0       	ldi	r27, 0x00	; 0
    1dec:	e7 e3       	ldi	r30, 0x37	; 55
    1dee:	f0 e0       	ldi	r31, 0x00	; 0
    1df0:	80 81       	ld	r24, Z
    1df2:	80 7f       	andi	r24, 0xF0	; 240
    1df4:	8c 93       	st	X, r24
    1df6:	0f c0       	rjmp	.+30     	; 0x1e16 <DIO_SetNippleDir+0x23c>
				break;
			case PORTC:
				DDRC_REG&=0b11110000;
    1df8:	a4 e3       	ldi	r26, 0x34	; 52
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	e4 e3       	ldi	r30, 0x34	; 52
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	80 81       	ld	r24, Z
    1e02:	80 7f       	andi	r24, 0xF0	; 240
    1e04:	8c 93       	st	X, r24
    1e06:	07 c0       	rjmp	.+14     	; 0x1e16 <DIO_SetNippleDir+0x23c>
				break;
			case PORTD:
				DDRD_REG&=0b11110000;
    1e08:	a1 e3       	ldi	r26, 0x31	; 49
    1e0a:	b0 e0       	ldi	r27, 0x00	; 0
    1e0c:	e1 e3       	ldi	r30, 0x31	; 49
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	80 81       	ld	r24, Z
    1e12:	80 7f       	andi	r24, 0xF0	; 240
    1e14:	8c 93       	st	X, r24
				break;
			}

		}
	}
}
    1e16:	2b 96       	adiw	r28, 0x0b	; 11
    1e18:	0f b6       	in	r0, 0x3f	; 63
    1e1a:	f8 94       	cli
    1e1c:	de bf       	out	0x3e, r29	; 62
    1e1e:	0f be       	out	0x3f, r0	; 63
    1e20:	cd bf       	out	0x3d, r28	; 61
    1e22:	cf 91       	pop	r28
    1e24:	df 91       	pop	r29
    1e26:	08 95       	ret

00001e28 <DIO_SetNippleVal>:

void DIO_SetNippleVal(u8 port_indx, u8 nipple, u8 val) // to set 4 pins value
{
    1e28:	df 93       	push	r29
    1e2a:	cf 93       	push	r28
    1e2c:	cd b7       	in	r28, 0x3d	; 61
    1e2e:	de b7       	in	r29, 0x3e	; 62
    1e30:	2b 97       	sbiw	r28, 0x0b	; 11
    1e32:	0f b6       	in	r0, 0x3f	; 63
    1e34:	f8 94       	cli
    1e36:	de bf       	out	0x3e, r29	; 62
    1e38:	0f be       	out	0x3f, r0	; 63
    1e3a:	cd bf       	out	0x3d, r28	; 61
    1e3c:	89 83       	std	Y+1, r24	; 0x01
    1e3e:	6a 83       	std	Y+2, r22	; 0x02
    1e40:	4b 83       	std	Y+3, r20	; 0x03
if(nipple==HIGH)
    1e42:	8a 81       	ldd	r24, Y+2	; 0x02
    1e44:	81 30       	cpi	r24, 0x01	; 1
    1e46:	09 f0       	breq	.+2      	; 0x1e4a <DIO_SetNippleVal+0x22>
    1e48:	85 c0       	rjmp	.+266    	; 0x1f54 <DIO_SetNippleVal+0x12c>
{
	if(val==HIGH)
    1e4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4c:	81 30       	cpi	r24, 0x01	; 1
    1e4e:	09 f0       	breq	.+2      	; 0x1e52 <DIO_SetNippleVal+0x2a>
    1e50:	3e c0       	rjmp	.+124    	; 0x1ece <DIO_SetNippleVal+0xa6>
	{
		switch(port_indx)
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
    1e54:	28 2f       	mov	r18, r24
    1e56:	30 e0       	ldi	r19, 0x00	; 0
    1e58:	3b 87       	std	Y+11, r19	; 0x0b
    1e5a:	2a 87       	std	Y+10, r18	; 0x0a
    1e5c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e5e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e60:	81 30       	cpi	r24, 0x01	; 1
    1e62:	91 05       	cpc	r25, r1
    1e64:	e9 f0       	breq	.+58     	; 0x1ea0 <DIO_SetNippleVal+0x78>
    1e66:	2a 85       	ldd	r18, Y+10	; 0x0a
    1e68:	3b 85       	ldd	r19, Y+11	; 0x0b
    1e6a:	22 30       	cpi	r18, 0x02	; 2
    1e6c:	31 05       	cpc	r19, r1
    1e6e:	2c f4       	brge	.+10     	; 0x1e7a <DIO_SetNippleVal+0x52>
    1e70:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e72:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e74:	00 97       	sbiw	r24, 0x00	; 0
    1e76:	61 f0       	breq	.+24     	; 0x1e90 <DIO_SetNippleVal+0x68>
    1e78:	2a c0       	rjmp	.+84     	; 0x1ece <DIO_SetNippleVal+0xa6>
    1e7a:	2a 85       	ldd	r18, Y+10	; 0x0a
    1e7c:	3b 85       	ldd	r19, Y+11	; 0x0b
    1e7e:	22 30       	cpi	r18, 0x02	; 2
    1e80:	31 05       	cpc	r19, r1
    1e82:	b1 f0       	breq	.+44     	; 0x1eb0 <DIO_SetNippleVal+0x88>
    1e84:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e86:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e88:	83 30       	cpi	r24, 0x03	; 3
    1e8a:	91 05       	cpc	r25, r1
    1e8c:	c9 f0       	breq	.+50     	; 0x1ec0 <DIO_SetNippleVal+0x98>
    1e8e:	1f c0       	rjmp	.+62     	; 0x1ece <DIO_SetNippleVal+0xa6>
		{
		case PORTA:
			PORTA_REG|=0b11110000;
    1e90:	ab e3       	ldi	r26, 0x3B	; 59
    1e92:	b0 e0       	ldi	r27, 0x00	; 0
    1e94:	eb e3       	ldi	r30, 0x3B	; 59
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	80 81       	ld	r24, Z
    1e9a:	80 6f       	ori	r24, 0xF0	; 240
    1e9c:	8c 93       	st	X, r24
    1e9e:	17 c0       	rjmp	.+46     	; 0x1ece <DIO_SetNippleVal+0xa6>
			break;
		case PORTB:
			PORTB_REG|=0b11110000;
    1ea0:	a8 e3       	ldi	r26, 0x38	; 56
    1ea2:	b0 e0       	ldi	r27, 0x00	; 0
    1ea4:	e8 e3       	ldi	r30, 0x38	; 56
    1ea6:	f0 e0       	ldi	r31, 0x00	; 0
    1ea8:	80 81       	ld	r24, Z
    1eaa:	80 6f       	ori	r24, 0xF0	; 240
    1eac:	8c 93       	st	X, r24
    1eae:	0f c0       	rjmp	.+30     	; 0x1ece <DIO_SetNippleVal+0xa6>
			break;
		case PORTC:
			PORTC_REG|=0b11110000;
    1eb0:	a5 e3       	ldi	r26, 0x35	; 53
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	e5 e3       	ldi	r30, 0x35	; 53
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	80 6f       	ori	r24, 0xF0	; 240
    1ebc:	8c 93       	st	X, r24
    1ebe:	07 c0       	rjmp	.+14     	; 0x1ece <DIO_SetNippleVal+0xa6>
			break;
		case PORTD:
			PORTD_REG|=0b11110000;
    1ec0:	a2 e3       	ldi	r26, 0x32	; 50
    1ec2:	b0 e0       	ldi	r27, 0x00	; 0
    1ec4:	e2 e3       	ldi	r30, 0x32	; 50
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	80 81       	ld	r24, Z
    1eca:	80 6f       	ori	r24, 0xF0	; 240
    1ecc:	8c 93       	st	X, r24
			break;
		}
	}
	if(val==LOW)
    1ece:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed0:	88 23       	and	r24, r24
    1ed2:	09 f0       	breq	.+2      	; 0x1ed6 <DIO_SetNippleVal+0xae>
    1ed4:	c7 c0       	rjmp	.+398    	; 0x2064 <DIO_SetNippleVal+0x23c>
	{
		switch(port_indx)
    1ed6:	89 81       	ldd	r24, Y+1	; 0x01
    1ed8:	28 2f       	mov	r18, r24
    1eda:	30 e0       	ldi	r19, 0x00	; 0
    1edc:	39 87       	std	Y+9, r19	; 0x09
    1ede:	28 87       	std	Y+8, r18	; 0x08
    1ee0:	88 85       	ldd	r24, Y+8	; 0x08
    1ee2:	99 85       	ldd	r25, Y+9	; 0x09
    1ee4:	81 30       	cpi	r24, 0x01	; 1
    1ee6:	91 05       	cpc	r25, r1
    1ee8:	e9 f0       	breq	.+58     	; 0x1f24 <DIO_SetNippleVal+0xfc>
    1eea:	28 85       	ldd	r18, Y+8	; 0x08
    1eec:	39 85       	ldd	r19, Y+9	; 0x09
    1eee:	22 30       	cpi	r18, 0x02	; 2
    1ef0:	31 05       	cpc	r19, r1
    1ef2:	2c f4       	brge	.+10     	; 0x1efe <DIO_SetNippleVal+0xd6>
    1ef4:	88 85       	ldd	r24, Y+8	; 0x08
    1ef6:	99 85       	ldd	r25, Y+9	; 0x09
    1ef8:	00 97       	sbiw	r24, 0x00	; 0
    1efa:	61 f0       	breq	.+24     	; 0x1f14 <DIO_SetNippleVal+0xec>
    1efc:	b3 c0       	rjmp	.+358    	; 0x2064 <DIO_SetNippleVal+0x23c>
    1efe:	28 85       	ldd	r18, Y+8	; 0x08
    1f00:	39 85       	ldd	r19, Y+9	; 0x09
    1f02:	22 30       	cpi	r18, 0x02	; 2
    1f04:	31 05       	cpc	r19, r1
    1f06:	b1 f0       	breq	.+44     	; 0x1f34 <DIO_SetNippleVal+0x10c>
    1f08:	88 85       	ldd	r24, Y+8	; 0x08
    1f0a:	99 85       	ldd	r25, Y+9	; 0x09
    1f0c:	83 30       	cpi	r24, 0x03	; 3
    1f0e:	91 05       	cpc	r25, r1
    1f10:	c9 f0       	breq	.+50     	; 0x1f44 <DIO_SetNippleVal+0x11c>
    1f12:	a8 c0       	rjmp	.+336    	; 0x2064 <DIO_SetNippleVal+0x23c>
		{
		case PORTA:
			PORTA_REG&=0b00001111;
    1f14:	ab e3       	ldi	r26, 0x3B	; 59
    1f16:	b0 e0       	ldi	r27, 0x00	; 0
    1f18:	eb e3       	ldi	r30, 0x3B	; 59
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	80 81       	ld	r24, Z
    1f1e:	8f 70       	andi	r24, 0x0F	; 15
    1f20:	8c 93       	st	X, r24
    1f22:	a0 c0       	rjmp	.+320    	; 0x2064 <DIO_SetNippleVal+0x23c>
			break;
		case PORTB:
			PORTB_REG&=0b00001111;
    1f24:	a8 e3       	ldi	r26, 0x38	; 56
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	e8 e3       	ldi	r30, 0x38	; 56
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	80 81       	ld	r24, Z
    1f2e:	8f 70       	andi	r24, 0x0F	; 15
    1f30:	8c 93       	st	X, r24
    1f32:	98 c0       	rjmp	.+304    	; 0x2064 <DIO_SetNippleVal+0x23c>
			break;
		case PORTC:
			PORTC_REG&=0b00001111;
    1f34:	a5 e3       	ldi	r26, 0x35	; 53
    1f36:	b0 e0       	ldi	r27, 0x00	; 0
    1f38:	e5 e3       	ldi	r30, 0x35	; 53
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	80 81       	ld	r24, Z
    1f3e:	8f 70       	andi	r24, 0x0F	; 15
    1f40:	8c 93       	st	X, r24
    1f42:	90 c0       	rjmp	.+288    	; 0x2064 <DIO_SetNippleVal+0x23c>
			break;
		case PORTD:
			PORTD_REG&=0b00001111;
    1f44:	a2 e3       	ldi	r26, 0x32	; 50
    1f46:	b0 e0       	ldi	r27, 0x00	; 0
    1f48:	e2 e3       	ldi	r30, 0x32	; 50
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	8f 70       	andi	r24, 0x0F	; 15
    1f50:	8c 93       	st	X, r24
    1f52:	88 c0       	rjmp	.+272    	; 0x2064 <DIO_SetNippleVal+0x23c>
			break;
		}
	}
}
else if(nipple==LOW)
    1f54:	8a 81       	ldd	r24, Y+2	; 0x02
    1f56:	88 23       	and	r24, r24
    1f58:	09 f0       	breq	.+2      	; 0x1f5c <DIO_SetNippleVal+0x134>
    1f5a:	84 c0       	rjmp	.+264    	; 0x2064 <DIO_SetNippleVal+0x23c>
{
	if(val==HIGH)
    1f5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f5e:	81 30       	cpi	r24, 0x01	; 1
    1f60:	09 f0       	breq	.+2      	; 0x1f64 <DIO_SetNippleVal+0x13c>
    1f62:	3e c0       	rjmp	.+124    	; 0x1fe0 <DIO_SetNippleVal+0x1b8>
	{
		switch(port_indx)
    1f64:	89 81       	ldd	r24, Y+1	; 0x01
    1f66:	28 2f       	mov	r18, r24
    1f68:	30 e0       	ldi	r19, 0x00	; 0
    1f6a:	3f 83       	std	Y+7, r19	; 0x07
    1f6c:	2e 83       	std	Y+6, r18	; 0x06
    1f6e:	8e 81       	ldd	r24, Y+6	; 0x06
    1f70:	9f 81       	ldd	r25, Y+7	; 0x07
    1f72:	81 30       	cpi	r24, 0x01	; 1
    1f74:	91 05       	cpc	r25, r1
    1f76:	e9 f0       	breq	.+58     	; 0x1fb2 <DIO_SetNippleVal+0x18a>
    1f78:	2e 81       	ldd	r18, Y+6	; 0x06
    1f7a:	3f 81       	ldd	r19, Y+7	; 0x07
    1f7c:	22 30       	cpi	r18, 0x02	; 2
    1f7e:	31 05       	cpc	r19, r1
    1f80:	2c f4       	brge	.+10     	; 0x1f8c <DIO_SetNippleVal+0x164>
    1f82:	8e 81       	ldd	r24, Y+6	; 0x06
    1f84:	9f 81       	ldd	r25, Y+7	; 0x07
    1f86:	00 97       	sbiw	r24, 0x00	; 0
    1f88:	61 f0       	breq	.+24     	; 0x1fa2 <DIO_SetNippleVal+0x17a>
    1f8a:	2a c0       	rjmp	.+84     	; 0x1fe0 <DIO_SetNippleVal+0x1b8>
    1f8c:	2e 81       	ldd	r18, Y+6	; 0x06
    1f8e:	3f 81       	ldd	r19, Y+7	; 0x07
    1f90:	22 30       	cpi	r18, 0x02	; 2
    1f92:	31 05       	cpc	r19, r1
    1f94:	b1 f0       	breq	.+44     	; 0x1fc2 <DIO_SetNippleVal+0x19a>
    1f96:	8e 81       	ldd	r24, Y+6	; 0x06
    1f98:	9f 81       	ldd	r25, Y+7	; 0x07
    1f9a:	83 30       	cpi	r24, 0x03	; 3
    1f9c:	91 05       	cpc	r25, r1
    1f9e:	c9 f0       	breq	.+50     	; 0x1fd2 <DIO_SetNippleVal+0x1aa>
    1fa0:	1f c0       	rjmp	.+62     	; 0x1fe0 <DIO_SetNippleVal+0x1b8>
		{
		case PORTA:
			PORTA_REG|=0b00001111;
    1fa2:	ab e3       	ldi	r26, 0x3B	; 59
    1fa4:	b0 e0       	ldi	r27, 0x00	; 0
    1fa6:	eb e3       	ldi	r30, 0x3B	; 59
    1fa8:	f0 e0       	ldi	r31, 0x00	; 0
    1faa:	80 81       	ld	r24, Z
    1fac:	8f 60       	ori	r24, 0x0F	; 15
    1fae:	8c 93       	st	X, r24
    1fb0:	17 c0       	rjmp	.+46     	; 0x1fe0 <DIO_SetNippleVal+0x1b8>
			break;
		case PORTB:
			PORTB_REG|=0b00001111;
    1fb2:	a8 e3       	ldi	r26, 0x38	; 56
    1fb4:	b0 e0       	ldi	r27, 0x00	; 0
    1fb6:	e8 e3       	ldi	r30, 0x38	; 56
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	80 81       	ld	r24, Z
    1fbc:	8f 60       	ori	r24, 0x0F	; 15
    1fbe:	8c 93       	st	X, r24
    1fc0:	0f c0       	rjmp	.+30     	; 0x1fe0 <DIO_SetNippleVal+0x1b8>
			break;
		case PORTC:
			PORTC_REG|=0b00001111;
    1fc2:	a5 e3       	ldi	r26, 0x35	; 53
    1fc4:	b0 e0       	ldi	r27, 0x00	; 0
    1fc6:	e5 e3       	ldi	r30, 0x35	; 53
    1fc8:	f0 e0       	ldi	r31, 0x00	; 0
    1fca:	80 81       	ld	r24, Z
    1fcc:	8f 60       	ori	r24, 0x0F	; 15
    1fce:	8c 93       	st	X, r24
    1fd0:	07 c0       	rjmp	.+14     	; 0x1fe0 <DIO_SetNippleVal+0x1b8>
			break;
		case PORTD:
			PORTD_REG|=0b00001111;
    1fd2:	a2 e3       	ldi	r26, 0x32	; 50
    1fd4:	b0 e0       	ldi	r27, 0x00	; 0
    1fd6:	e2 e3       	ldi	r30, 0x32	; 50
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	80 81       	ld	r24, Z
    1fdc:	8f 60       	ori	r24, 0x0F	; 15
    1fde:	8c 93       	st	X, r24
			break;
		}
	}
	if(val==LOW)
    1fe0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fe2:	88 23       	and	r24, r24
    1fe4:	09 f0       	breq	.+2      	; 0x1fe8 <DIO_SetNippleVal+0x1c0>
    1fe6:	3e c0       	rjmp	.+124    	; 0x2064 <DIO_SetNippleVal+0x23c>
	{
		switch(port_indx)
    1fe8:	89 81       	ldd	r24, Y+1	; 0x01
    1fea:	28 2f       	mov	r18, r24
    1fec:	30 e0       	ldi	r19, 0x00	; 0
    1fee:	3d 83       	std	Y+5, r19	; 0x05
    1ff0:	2c 83       	std	Y+4, r18	; 0x04
    1ff2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ff4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ff6:	81 30       	cpi	r24, 0x01	; 1
    1ff8:	91 05       	cpc	r25, r1
    1ffa:	e9 f0       	breq	.+58     	; 0x2036 <DIO_SetNippleVal+0x20e>
    1ffc:	2c 81       	ldd	r18, Y+4	; 0x04
    1ffe:	3d 81       	ldd	r19, Y+5	; 0x05
    2000:	22 30       	cpi	r18, 0x02	; 2
    2002:	31 05       	cpc	r19, r1
    2004:	2c f4       	brge	.+10     	; 0x2010 <DIO_SetNippleVal+0x1e8>
    2006:	8c 81       	ldd	r24, Y+4	; 0x04
    2008:	9d 81       	ldd	r25, Y+5	; 0x05
    200a:	00 97       	sbiw	r24, 0x00	; 0
    200c:	61 f0       	breq	.+24     	; 0x2026 <DIO_SetNippleVal+0x1fe>
    200e:	2a c0       	rjmp	.+84     	; 0x2064 <DIO_SetNippleVal+0x23c>
    2010:	2c 81       	ldd	r18, Y+4	; 0x04
    2012:	3d 81       	ldd	r19, Y+5	; 0x05
    2014:	22 30       	cpi	r18, 0x02	; 2
    2016:	31 05       	cpc	r19, r1
    2018:	b1 f0       	breq	.+44     	; 0x2046 <DIO_SetNippleVal+0x21e>
    201a:	8c 81       	ldd	r24, Y+4	; 0x04
    201c:	9d 81       	ldd	r25, Y+5	; 0x05
    201e:	83 30       	cpi	r24, 0x03	; 3
    2020:	91 05       	cpc	r25, r1
    2022:	c9 f0       	breq	.+50     	; 0x2056 <DIO_SetNippleVal+0x22e>
    2024:	1f c0       	rjmp	.+62     	; 0x2064 <DIO_SetNippleVal+0x23c>
		{
		case PORTA:
			PORTA_REG&=0b11110000;
    2026:	ab e3       	ldi	r26, 0x3B	; 59
    2028:	b0 e0       	ldi	r27, 0x00	; 0
    202a:	eb e3       	ldi	r30, 0x3B	; 59
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	80 81       	ld	r24, Z
    2030:	80 7f       	andi	r24, 0xF0	; 240
    2032:	8c 93       	st	X, r24
    2034:	17 c0       	rjmp	.+46     	; 0x2064 <DIO_SetNippleVal+0x23c>
			break;
		case PORTB:
			PORTB_REG&=0b11110000;
    2036:	a8 e3       	ldi	r26, 0x38	; 56
    2038:	b0 e0       	ldi	r27, 0x00	; 0
    203a:	e8 e3       	ldi	r30, 0x38	; 56
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	80 81       	ld	r24, Z
    2040:	80 7f       	andi	r24, 0xF0	; 240
    2042:	8c 93       	st	X, r24
    2044:	0f c0       	rjmp	.+30     	; 0x2064 <DIO_SetNippleVal+0x23c>
			break;
		case PORTC:
			PORTC_REG&=0b11110000;
    2046:	a5 e3       	ldi	r26, 0x35	; 53
    2048:	b0 e0       	ldi	r27, 0x00	; 0
    204a:	e5 e3       	ldi	r30, 0x35	; 53
    204c:	f0 e0       	ldi	r31, 0x00	; 0
    204e:	80 81       	ld	r24, Z
    2050:	80 7f       	andi	r24, 0xF0	; 240
    2052:	8c 93       	st	X, r24
    2054:	07 c0       	rjmp	.+14     	; 0x2064 <DIO_SetNippleVal+0x23c>
			break;
		case PORTD:
			PORTD_REG&=0b11110000;
    2056:	a2 e3       	ldi	r26, 0x32	; 50
    2058:	b0 e0       	ldi	r27, 0x00	; 0
    205a:	e2 e3       	ldi	r30, 0x32	; 50
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	80 81       	ld	r24, Z
    2060:	80 7f       	andi	r24, 0xF0	; 240
    2062:	8c 93       	st	X, r24
		}

	}

	}
}
    2064:	2b 96       	adiw	r28, 0x0b	; 11
    2066:	0f b6       	in	r0, 0x3f	; 63
    2068:	f8 94       	cli
    206a:	de bf       	out	0x3e, r29	; 62
    206c:	0f be       	out	0x3f, r0	; 63
    206e:	cd bf       	out	0x3d, r28	; 61
    2070:	cf 91       	pop	r28
    2072:	df 91       	pop	r29
    2074:	08 95       	ret

00002076 <DIO_AssignPortVal>:

void DIO_AssignPortVal(u8 port_indx, u8 val) //assigns a value to a port
{
    2076:	df 93       	push	r29
    2078:	cf 93       	push	r28
    207a:	00 d0       	rcall	.+0      	; 0x207c <DIO_AssignPortVal+0x6>
    207c:	00 d0       	rcall	.+0      	; 0x207e <DIO_AssignPortVal+0x8>
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62
    2082:	89 83       	std	Y+1, r24	; 0x01
    2084:	6a 83       	std	Y+2, r22	; 0x02
	switch(port_indx)
    2086:	89 81       	ldd	r24, Y+1	; 0x01
    2088:	28 2f       	mov	r18, r24
    208a:	30 e0       	ldi	r19, 0x00	; 0
    208c:	3c 83       	std	Y+4, r19	; 0x04
    208e:	2b 83       	std	Y+3, r18	; 0x03
    2090:	8b 81       	ldd	r24, Y+3	; 0x03
    2092:	9c 81       	ldd	r25, Y+4	; 0x04
    2094:	81 30       	cpi	r24, 0x01	; 1
    2096:	91 05       	cpc	r25, r1
    2098:	d1 f0       	breq	.+52     	; 0x20ce <DIO_AssignPortVal+0x58>
    209a:	2b 81       	ldd	r18, Y+3	; 0x03
    209c:	3c 81       	ldd	r19, Y+4	; 0x04
    209e:	22 30       	cpi	r18, 0x02	; 2
    20a0:	31 05       	cpc	r19, r1
    20a2:	2c f4       	brge	.+10     	; 0x20ae <DIO_AssignPortVal+0x38>
    20a4:	8b 81       	ldd	r24, Y+3	; 0x03
    20a6:	9c 81       	ldd	r25, Y+4	; 0x04
    20a8:	00 97       	sbiw	r24, 0x00	; 0
    20aa:	61 f0       	breq	.+24     	; 0x20c4 <DIO_AssignPortVal+0x4e>
    20ac:	1e c0       	rjmp	.+60     	; 0x20ea <DIO_AssignPortVal+0x74>
    20ae:	2b 81       	ldd	r18, Y+3	; 0x03
    20b0:	3c 81       	ldd	r19, Y+4	; 0x04
    20b2:	22 30       	cpi	r18, 0x02	; 2
    20b4:	31 05       	cpc	r19, r1
    20b6:	81 f0       	breq	.+32     	; 0x20d8 <DIO_AssignPortVal+0x62>
    20b8:	8b 81       	ldd	r24, Y+3	; 0x03
    20ba:	9c 81       	ldd	r25, Y+4	; 0x04
    20bc:	83 30       	cpi	r24, 0x03	; 3
    20be:	91 05       	cpc	r25, r1
    20c0:	81 f0       	breq	.+32     	; 0x20e2 <DIO_AssignPortVal+0x6c>
    20c2:	13 c0       	rjmp	.+38     	; 0x20ea <DIO_AssignPortVal+0x74>
	{
	case PORTA:
		PORTA_REG=val;
    20c4:	eb e3       	ldi	r30, 0x3B	; 59
    20c6:	f0 e0       	ldi	r31, 0x00	; 0
    20c8:	8a 81       	ldd	r24, Y+2	; 0x02
    20ca:	80 83       	st	Z, r24
    20cc:	0e c0       	rjmp	.+28     	; 0x20ea <DIO_AssignPortVal+0x74>
		break;
	case PORTB:
		PORTB_REG=val;
    20ce:	e8 e3       	ldi	r30, 0x38	; 56
    20d0:	f0 e0       	ldi	r31, 0x00	; 0
    20d2:	8a 81       	ldd	r24, Y+2	; 0x02
    20d4:	80 83       	st	Z, r24
    20d6:	09 c0       	rjmp	.+18     	; 0x20ea <DIO_AssignPortVal+0x74>
		break;
	case PORTC:
		PORTC_REG=val;
    20d8:	e5 e3       	ldi	r30, 0x35	; 53
    20da:	f0 e0       	ldi	r31, 0x00	; 0
    20dc:	8a 81       	ldd	r24, Y+2	; 0x02
    20de:	80 83       	st	Z, r24
    20e0:	04 c0       	rjmp	.+8      	; 0x20ea <DIO_AssignPortVal+0x74>
		break;
	case PORTD:
		PORTD_REG=val;
    20e2:	e2 e3       	ldi	r30, 0x32	; 50
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	8a 81       	ldd	r24, Y+2	; 0x02
    20e8:	80 83       	st	Z, r24
		break;

	}
}
    20ea:	0f 90       	pop	r0
    20ec:	0f 90       	pop	r0
    20ee:	0f 90       	pop	r0
    20f0:	0f 90       	pop	r0
    20f2:	cf 91       	pop	r28
    20f4:	df 91       	pop	r29
    20f6:	08 95       	ret

000020f8 <DIO_AssignNippleVal>:


void DIO_AssignNippleVal(u8 port_indx, u8 nipple, u8 val)
{
    20f8:	df 93       	push	r29
    20fa:	cf 93       	push	r28
    20fc:	cd b7       	in	r28, 0x3d	; 61
    20fe:	de b7       	in	r29, 0x3e	; 62
    2100:	27 97       	sbiw	r28, 0x07	; 7
    2102:	0f b6       	in	r0, 0x3f	; 63
    2104:	f8 94       	cli
    2106:	de bf       	out	0x3e, r29	; 62
    2108:	0f be       	out	0x3f, r0	; 63
    210a:	cd bf       	out	0x3d, r28	; 61
    210c:	89 83       	std	Y+1, r24	; 0x01
    210e:	6a 83       	std	Y+2, r22	; 0x02
    2110:	4b 83       	std	Y+3, r20	; 0x03
	if(nipple==HIGH)
    2112:	8a 81       	ldd	r24, Y+2	; 0x02
    2114:	81 30       	cpi	r24, 0x01	; 1
    2116:	09 f0       	breq	.+2      	; 0x211a <DIO_AssignNippleVal+0x22>
    2118:	7c c0       	rjmp	.+248    	; 0x2212 <DIO_AssignNippleVal+0x11a>
	{
		{
			switch(port_indx)
    211a:	89 81       	ldd	r24, Y+1	; 0x01
    211c:	28 2f       	mov	r18, r24
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	3f 83       	std	Y+7, r19	; 0x07
    2122:	2e 83       	std	Y+6, r18	; 0x06
    2124:	8e 81       	ldd	r24, Y+6	; 0x06
    2126:	9f 81       	ldd	r25, Y+7	; 0x07
    2128:	81 30       	cpi	r24, 0x01	; 1
    212a:	91 05       	cpc	r25, r1
    212c:	69 f1       	breq	.+90     	; 0x2188 <DIO_AssignNippleVal+0x90>
    212e:	2e 81       	ldd	r18, Y+6	; 0x06
    2130:	3f 81       	ldd	r19, Y+7	; 0x07
    2132:	22 30       	cpi	r18, 0x02	; 2
    2134:	31 05       	cpc	r19, r1
    2136:	2c f4       	brge	.+10     	; 0x2142 <DIO_AssignNippleVal+0x4a>
    2138:	8e 81       	ldd	r24, Y+6	; 0x06
    213a:	9f 81       	ldd	r25, Y+7	; 0x07
    213c:	00 97       	sbiw	r24, 0x00	; 0
    213e:	69 f0       	breq	.+26     	; 0x215a <DIO_AssignNippleVal+0x62>
    2140:	e7 c0       	rjmp	.+462    	; 0x2310 <DIO_AssignNippleVal+0x218>
    2142:	2e 81       	ldd	r18, Y+6	; 0x06
    2144:	3f 81       	ldd	r19, Y+7	; 0x07
    2146:	22 30       	cpi	r18, 0x02	; 2
    2148:	31 05       	cpc	r19, r1
    214a:	a9 f1       	breq	.+106    	; 0x21b6 <DIO_AssignNippleVal+0xbe>
    214c:	8e 81       	ldd	r24, Y+6	; 0x06
    214e:	9f 81       	ldd	r25, Y+7	; 0x07
    2150:	83 30       	cpi	r24, 0x03	; 3
    2152:	91 05       	cpc	r25, r1
    2154:	09 f4       	brne	.+2      	; 0x2158 <DIO_AssignNippleVal+0x60>
    2156:	46 c0       	rjmp	.+140    	; 0x21e4 <DIO_AssignNippleVal+0xec>
    2158:	db c0       	rjmp	.+438    	; 0x2310 <DIO_AssignNippleVal+0x218>
			{
			case PORTA:
				ASSIGN_HIGH_NIBBLE(PORTA_REG,val);
    215a:	8b 81       	ldd	r24, Y+3	; 0x03
    215c:	80 7f       	andi	r24, 0xF0	; 240
    215e:	8b 83       	std	Y+3, r24	; 0x03
    2160:	ab e3       	ldi	r26, 0x3B	; 59
    2162:	b0 e0       	ldi	r27, 0x00	; 0
    2164:	eb e3       	ldi	r30, 0x3B	; 59
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	90 81       	ld	r25, Z
    216a:	8b 81       	ldd	r24, Y+3	; 0x03
    216c:	89 2b       	or	r24, r25
    216e:	8c 93       	st	X, r24
    2170:	8b 81       	ldd	r24, Y+3	; 0x03
    2172:	8f 60       	ori	r24, 0x0F	; 15
    2174:	8b 83       	std	Y+3, r24	; 0x03
    2176:	ab e3       	ldi	r26, 0x3B	; 59
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	eb e3       	ldi	r30, 0x3B	; 59
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	90 81       	ld	r25, Z
    2180:	8b 81       	ldd	r24, Y+3	; 0x03
    2182:	89 23       	and	r24, r25
    2184:	8c 93       	st	X, r24
    2186:	c4 c0       	rjmp	.+392    	; 0x2310 <DIO_AssignNippleVal+0x218>
				break;
			case PORTB:
				ASSIGN_HIGH_NIBBLE(PORTB_REG,val);
    2188:	8b 81       	ldd	r24, Y+3	; 0x03
    218a:	80 7f       	andi	r24, 0xF0	; 240
    218c:	8b 83       	std	Y+3, r24	; 0x03
    218e:	a8 e3       	ldi	r26, 0x38	; 56
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e8 e3       	ldi	r30, 0x38	; 56
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	90 81       	ld	r25, Z
    2198:	8b 81       	ldd	r24, Y+3	; 0x03
    219a:	89 2b       	or	r24, r25
    219c:	8c 93       	st	X, r24
    219e:	8b 81       	ldd	r24, Y+3	; 0x03
    21a0:	8f 60       	ori	r24, 0x0F	; 15
    21a2:	8b 83       	std	Y+3, r24	; 0x03
    21a4:	a8 e3       	ldi	r26, 0x38	; 56
    21a6:	b0 e0       	ldi	r27, 0x00	; 0
    21a8:	e8 e3       	ldi	r30, 0x38	; 56
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
    21ac:	90 81       	ld	r25, Z
    21ae:	8b 81       	ldd	r24, Y+3	; 0x03
    21b0:	89 23       	and	r24, r25
    21b2:	8c 93       	st	X, r24
    21b4:	ad c0       	rjmp	.+346    	; 0x2310 <DIO_AssignNippleVal+0x218>
				break;
			case PORTC:
				ASSIGN_HIGH_NIBBLE(PORTC_REG,val);
    21b6:	8b 81       	ldd	r24, Y+3	; 0x03
    21b8:	80 7f       	andi	r24, 0xF0	; 240
    21ba:	8b 83       	std	Y+3, r24	; 0x03
    21bc:	a5 e3       	ldi	r26, 0x35	; 53
    21be:	b0 e0       	ldi	r27, 0x00	; 0
    21c0:	e5 e3       	ldi	r30, 0x35	; 53
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	90 81       	ld	r25, Z
    21c6:	8b 81       	ldd	r24, Y+3	; 0x03
    21c8:	89 2b       	or	r24, r25
    21ca:	8c 93       	st	X, r24
    21cc:	8b 81       	ldd	r24, Y+3	; 0x03
    21ce:	8f 60       	ori	r24, 0x0F	; 15
    21d0:	8b 83       	std	Y+3, r24	; 0x03
    21d2:	a5 e3       	ldi	r26, 0x35	; 53
    21d4:	b0 e0       	ldi	r27, 0x00	; 0
    21d6:	e5 e3       	ldi	r30, 0x35	; 53
    21d8:	f0 e0       	ldi	r31, 0x00	; 0
    21da:	90 81       	ld	r25, Z
    21dc:	8b 81       	ldd	r24, Y+3	; 0x03
    21de:	89 23       	and	r24, r25
    21e0:	8c 93       	st	X, r24
    21e2:	96 c0       	rjmp	.+300    	; 0x2310 <DIO_AssignNippleVal+0x218>
				break;
			case PORTD:
				ASSIGN_HIGH_NIBBLE(PORTD_REG,val);
    21e4:	8b 81       	ldd	r24, Y+3	; 0x03
    21e6:	80 7f       	andi	r24, 0xF0	; 240
    21e8:	8b 83       	std	Y+3, r24	; 0x03
    21ea:	a2 e3       	ldi	r26, 0x32	; 50
    21ec:	b0 e0       	ldi	r27, 0x00	; 0
    21ee:	e2 e3       	ldi	r30, 0x32	; 50
    21f0:	f0 e0       	ldi	r31, 0x00	; 0
    21f2:	90 81       	ld	r25, Z
    21f4:	8b 81       	ldd	r24, Y+3	; 0x03
    21f6:	89 2b       	or	r24, r25
    21f8:	8c 93       	st	X, r24
    21fa:	8b 81       	ldd	r24, Y+3	; 0x03
    21fc:	8f 60       	ori	r24, 0x0F	; 15
    21fe:	8b 83       	std	Y+3, r24	; 0x03
    2200:	a2 e3       	ldi	r26, 0x32	; 50
    2202:	b0 e0       	ldi	r27, 0x00	; 0
    2204:	e2 e3       	ldi	r30, 0x32	; 50
    2206:	f0 e0       	ldi	r31, 0x00	; 0
    2208:	90 81       	ld	r25, Z
    220a:	8b 81       	ldd	r24, Y+3	; 0x03
    220c:	89 23       	and	r24, r25
    220e:	8c 93       	st	X, r24
    2210:	7f c0       	rjmp	.+254    	; 0x2310 <DIO_AssignNippleVal+0x218>
				break;
			}
		}
	}
	else if(nipple==LOW)
    2212:	8a 81       	ldd	r24, Y+2	; 0x02
    2214:	88 23       	and	r24, r24
    2216:	09 f0       	breq	.+2      	; 0x221a <DIO_AssignNippleVal+0x122>
    2218:	7b c0       	rjmp	.+246    	; 0x2310 <DIO_AssignNippleVal+0x218>
	{
			switch(port_indx)
    221a:	89 81       	ldd	r24, Y+1	; 0x01
    221c:	28 2f       	mov	r18, r24
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	3d 83       	std	Y+5, r19	; 0x05
    2222:	2c 83       	std	Y+4, r18	; 0x04
    2224:	8c 81       	ldd	r24, Y+4	; 0x04
    2226:	9d 81       	ldd	r25, Y+5	; 0x05
    2228:	81 30       	cpi	r24, 0x01	; 1
    222a:	91 05       	cpc	r25, r1
    222c:	69 f1       	breq	.+90     	; 0x2288 <DIO_AssignNippleVal+0x190>
    222e:	2c 81       	ldd	r18, Y+4	; 0x04
    2230:	3d 81       	ldd	r19, Y+5	; 0x05
    2232:	22 30       	cpi	r18, 0x02	; 2
    2234:	31 05       	cpc	r19, r1
    2236:	2c f4       	brge	.+10     	; 0x2242 <DIO_AssignNippleVal+0x14a>
    2238:	8c 81       	ldd	r24, Y+4	; 0x04
    223a:	9d 81       	ldd	r25, Y+5	; 0x05
    223c:	00 97       	sbiw	r24, 0x00	; 0
    223e:	69 f0       	breq	.+26     	; 0x225a <DIO_AssignNippleVal+0x162>
    2240:	67 c0       	rjmp	.+206    	; 0x2310 <DIO_AssignNippleVal+0x218>
    2242:	2c 81       	ldd	r18, Y+4	; 0x04
    2244:	3d 81       	ldd	r19, Y+5	; 0x05
    2246:	22 30       	cpi	r18, 0x02	; 2
    2248:	31 05       	cpc	r19, r1
    224a:	a9 f1       	breq	.+106    	; 0x22b6 <DIO_AssignNippleVal+0x1be>
    224c:	8c 81       	ldd	r24, Y+4	; 0x04
    224e:	9d 81       	ldd	r25, Y+5	; 0x05
    2250:	83 30       	cpi	r24, 0x03	; 3
    2252:	91 05       	cpc	r25, r1
    2254:	09 f4       	brne	.+2      	; 0x2258 <DIO_AssignNippleVal+0x160>
    2256:	46 c0       	rjmp	.+140    	; 0x22e4 <DIO_AssignNippleVal+0x1ec>
    2258:	5b c0       	rjmp	.+182    	; 0x2310 <DIO_AssignNippleVal+0x218>
			{
			case PORTA:
				ASSIGN_LOW_NIBBLE(PORTA_REG,val);
    225a:	8b 81       	ldd	r24, Y+3	; 0x03
    225c:	8f 70       	andi	r24, 0x0F	; 15
    225e:	8b 83       	std	Y+3, r24	; 0x03
    2260:	ab e3       	ldi	r26, 0x3B	; 59
    2262:	b0 e0       	ldi	r27, 0x00	; 0
    2264:	eb e3       	ldi	r30, 0x3B	; 59
    2266:	f0 e0       	ldi	r31, 0x00	; 0
    2268:	90 81       	ld	r25, Z
    226a:	8b 81       	ldd	r24, Y+3	; 0x03
    226c:	89 2b       	or	r24, r25
    226e:	8c 93       	st	X, r24
    2270:	8b 81       	ldd	r24, Y+3	; 0x03
    2272:	80 6f       	ori	r24, 0xF0	; 240
    2274:	8b 83       	std	Y+3, r24	; 0x03
    2276:	ab e3       	ldi	r26, 0x3B	; 59
    2278:	b0 e0       	ldi	r27, 0x00	; 0
    227a:	eb e3       	ldi	r30, 0x3B	; 59
    227c:	f0 e0       	ldi	r31, 0x00	; 0
    227e:	90 81       	ld	r25, Z
    2280:	8b 81       	ldd	r24, Y+3	; 0x03
    2282:	89 23       	and	r24, r25
    2284:	8c 93       	st	X, r24
    2286:	44 c0       	rjmp	.+136    	; 0x2310 <DIO_AssignNippleVal+0x218>
				break;
			case PORTB:
				ASSIGN_LOW_NIBBLE(PORTB_REG,val);
    2288:	8b 81       	ldd	r24, Y+3	; 0x03
    228a:	8f 70       	andi	r24, 0x0F	; 15
    228c:	8b 83       	std	Y+3, r24	; 0x03
    228e:	a8 e3       	ldi	r26, 0x38	; 56
    2290:	b0 e0       	ldi	r27, 0x00	; 0
    2292:	e8 e3       	ldi	r30, 0x38	; 56
    2294:	f0 e0       	ldi	r31, 0x00	; 0
    2296:	90 81       	ld	r25, Z
    2298:	8b 81       	ldd	r24, Y+3	; 0x03
    229a:	89 2b       	or	r24, r25
    229c:	8c 93       	st	X, r24
    229e:	8b 81       	ldd	r24, Y+3	; 0x03
    22a0:	80 6f       	ori	r24, 0xF0	; 240
    22a2:	8b 83       	std	Y+3, r24	; 0x03
    22a4:	a8 e3       	ldi	r26, 0x38	; 56
    22a6:	b0 e0       	ldi	r27, 0x00	; 0
    22a8:	e8 e3       	ldi	r30, 0x38	; 56
    22aa:	f0 e0       	ldi	r31, 0x00	; 0
    22ac:	90 81       	ld	r25, Z
    22ae:	8b 81       	ldd	r24, Y+3	; 0x03
    22b0:	89 23       	and	r24, r25
    22b2:	8c 93       	st	X, r24
    22b4:	2d c0       	rjmp	.+90     	; 0x2310 <DIO_AssignNippleVal+0x218>
				break;
			case PORTC:
				ASSIGN_LOW_NIBBLE(PORTC_REG,val);
    22b6:	8b 81       	ldd	r24, Y+3	; 0x03
    22b8:	8f 70       	andi	r24, 0x0F	; 15
    22ba:	8b 83       	std	Y+3, r24	; 0x03
    22bc:	a5 e3       	ldi	r26, 0x35	; 53
    22be:	b0 e0       	ldi	r27, 0x00	; 0
    22c0:	e5 e3       	ldi	r30, 0x35	; 53
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	90 81       	ld	r25, Z
    22c6:	8b 81       	ldd	r24, Y+3	; 0x03
    22c8:	89 2b       	or	r24, r25
    22ca:	8c 93       	st	X, r24
    22cc:	8b 81       	ldd	r24, Y+3	; 0x03
    22ce:	80 6f       	ori	r24, 0xF0	; 240
    22d0:	8b 83       	std	Y+3, r24	; 0x03
    22d2:	a5 e3       	ldi	r26, 0x35	; 53
    22d4:	b0 e0       	ldi	r27, 0x00	; 0
    22d6:	e5 e3       	ldi	r30, 0x35	; 53
    22d8:	f0 e0       	ldi	r31, 0x00	; 0
    22da:	90 81       	ld	r25, Z
    22dc:	8b 81       	ldd	r24, Y+3	; 0x03
    22de:	89 23       	and	r24, r25
    22e0:	8c 93       	st	X, r24
    22e2:	16 c0       	rjmp	.+44     	; 0x2310 <DIO_AssignNippleVal+0x218>
				break;
			case PORTD:
				ASSIGN_LOW_NIBBLE(PORTD_REG,val);
    22e4:	8b 81       	ldd	r24, Y+3	; 0x03
    22e6:	8f 70       	andi	r24, 0x0F	; 15
    22e8:	8b 83       	std	Y+3, r24	; 0x03
    22ea:	a2 e3       	ldi	r26, 0x32	; 50
    22ec:	b0 e0       	ldi	r27, 0x00	; 0
    22ee:	e2 e3       	ldi	r30, 0x32	; 50
    22f0:	f0 e0       	ldi	r31, 0x00	; 0
    22f2:	90 81       	ld	r25, Z
    22f4:	8b 81       	ldd	r24, Y+3	; 0x03
    22f6:	89 2b       	or	r24, r25
    22f8:	8c 93       	st	X, r24
    22fa:	8b 81       	ldd	r24, Y+3	; 0x03
    22fc:	80 6f       	ori	r24, 0xF0	; 240
    22fe:	8b 83       	std	Y+3, r24	; 0x03
    2300:	a2 e3       	ldi	r26, 0x32	; 50
    2302:	b0 e0       	ldi	r27, 0x00	; 0
    2304:	e2 e3       	ldi	r30, 0x32	; 50
    2306:	f0 e0       	ldi	r31, 0x00	; 0
    2308:	90 81       	ld	r25, Z
    230a:	8b 81       	ldd	r24, Y+3	; 0x03
    230c:	89 23       	and	r24, r25
    230e:	8c 93       	st	X, r24
				break;
			}
		}
	}
    2310:	27 96       	adiw	r28, 0x07	; 7
    2312:	0f b6       	in	r0, 0x3f	; 63
    2314:	f8 94       	cli
    2316:	de bf       	out	0x3e, r29	; 62
    2318:	0f be       	out	0x3f, r0	; 63
    231a:	cd bf       	out	0x3d, r28	; 61
    231c:	cf 91       	pop	r28
    231e:	df 91       	pop	r29
    2320:	08 95       	ret

00002322 <DIO_GetPinVal>:


u8 DIO_GetPinVal(u8 port_indx, u8 pin_indx) // get pin value (high,low) from a pin for AVR
{
    2322:	df 93       	push	r29
    2324:	cf 93       	push	r28
    2326:	00 d0       	rcall	.+0      	; 0x2328 <DIO_GetPinVal+0x6>
    2328:	00 d0       	rcall	.+0      	; 0x232a <DIO_GetPinVal+0x8>
    232a:	0f 92       	push	r0
    232c:	cd b7       	in	r28, 0x3d	; 61
    232e:	de b7       	in	r29, 0x3e	; 62
    2330:	8a 83       	std	Y+2, r24	; 0x02
    2332:	6b 83       	std	Y+3, r22	; 0x03
	u8 pin_value=0;
    2334:	19 82       	std	Y+1, r1	; 0x01
	switch(port_indx)
    2336:	8a 81       	ldd	r24, Y+2	; 0x02
    2338:	28 2f       	mov	r18, r24
    233a:	30 e0       	ldi	r19, 0x00	; 0
    233c:	3d 83       	std	Y+5, r19	; 0x05
    233e:	2c 83       	std	Y+4, r18	; 0x04
    2340:	8c 81       	ldd	r24, Y+4	; 0x04
    2342:	9d 81       	ldd	r25, Y+5	; 0x05
    2344:	81 30       	cpi	r24, 0x01	; 1
    2346:	91 05       	cpc	r25, r1
    2348:	39 f1       	breq	.+78     	; 0x2398 <DIO_GetPinVal+0x76>
    234a:	2c 81       	ldd	r18, Y+4	; 0x04
    234c:	3d 81       	ldd	r19, Y+5	; 0x05
    234e:	22 30       	cpi	r18, 0x02	; 2
    2350:	31 05       	cpc	r19, r1
    2352:	2c f4       	brge	.+10     	; 0x235e <DIO_GetPinVal+0x3c>
    2354:	8c 81       	ldd	r24, Y+4	; 0x04
    2356:	9d 81       	ldd	r25, Y+5	; 0x05
    2358:	00 97       	sbiw	r24, 0x00	; 0
    235a:	61 f0       	breq	.+24     	; 0x2374 <DIO_GetPinVal+0x52>
    235c:	52 c0       	rjmp	.+164    	; 0x2402 <DIO_GetPinVal+0xe0>
    235e:	2c 81       	ldd	r18, Y+4	; 0x04
    2360:	3d 81       	ldd	r19, Y+5	; 0x05
    2362:	22 30       	cpi	r18, 0x02	; 2
    2364:	31 05       	cpc	r19, r1
    2366:	51 f1       	breq	.+84     	; 0x23bc <DIO_GetPinVal+0x9a>
    2368:	8c 81       	ldd	r24, Y+4	; 0x04
    236a:	9d 81       	ldd	r25, Y+5	; 0x05
    236c:	83 30       	cpi	r24, 0x03	; 3
    236e:	91 05       	cpc	r25, r1
    2370:	b9 f1       	breq	.+110    	; 0x23e0 <DIO_GetPinVal+0xbe>
    2372:	47 c0       	rjmp	.+142    	; 0x2402 <DIO_GetPinVal+0xe0>
	{
	case PORTA:
		pin_value=(PINA_REG)&(1<<pin_indx);
    2374:	e9 e3       	ldi	r30, 0x39	; 57
    2376:	f0 e0       	ldi	r31, 0x00	; 0
    2378:	80 81       	ld	r24, Z
    237a:	48 2f       	mov	r20, r24
    237c:	8b 81       	ldd	r24, Y+3	; 0x03
    237e:	28 2f       	mov	r18, r24
    2380:	30 e0       	ldi	r19, 0x00	; 0
    2382:	81 e0       	ldi	r24, 0x01	; 1
    2384:	90 e0       	ldi	r25, 0x00	; 0
    2386:	02 2e       	mov	r0, r18
    2388:	02 c0       	rjmp	.+4      	; 0x238e <DIO_GetPinVal+0x6c>
    238a:	88 0f       	add	r24, r24
    238c:	99 1f       	adc	r25, r25
    238e:	0a 94       	dec	r0
    2390:	e2 f7       	brpl	.-8      	; 0x238a <DIO_GetPinVal+0x68>
    2392:	84 23       	and	r24, r20
    2394:	89 83       	std	Y+1, r24	; 0x01
    2396:	35 c0       	rjmp	.+106    	; 0x2402 <DIO_GetPinVal+0xe0>
		break;
	case PORTB:
		pin_value=(PINB_REG)&(1<<pin_indx);
    2398:	e6 e3       	ldi	r30, 0x36	; 54
    239a:	f0 e0       	ldi	r31, 0x00	; 0
    239c:	80 81       	ld	r24, Z
    239e:	48 2f       	mov	r20, r24
    23a0:	8b 81       	ldd	r24, Y+3	; 0x03
    23a2:	28 2f       	mov	r18, r24
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	81 e0       	ldi	r24, 0x01	; 1
    23a8:	90 e0       	ldi	r25, 0x00	; 0
    23aa:	02 2e       	mov	r0, r18
    23ac:	02 c0       	rjmp	.+4      	; 0x23b2 <DIO_GetPinVal+0x90>
    23ae:	88 0f       	add	r24, r24
    23b0:	99 1f       	adc	r25, r25
    23b2:	0a 94       	dec	r0
    23b4:	e2 f7       	brpl	.-8      	; 0x23ae <DIO_GetPinVal+0x8c>
    23b6:	84 23       	and	r24, r20
    23b8:	89 83       	std	Y+1, r24	; 0x01
    23ba:	23 c0       	rjmp	.+70     	; 0x2402 <DIO_GetPinVal+0xe0>
		break;
	case PORTC:
		pin_value=(PINC_REG)&(1<<pin_indx);
    23bc:	e3 e3       	ldi	r30, 0x33	; 51
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 81       	ld	r24, Z
    23c2:	48 2f       	mov	r20, r24
    23c4:	8b 81       	ldd	r24, Y+3	; 0x03
    23c6:	28 2f       	mov	r18, r24
    23c8:	30 e0       	ldi	r19, 0x00	; 0
    23ca:	81 e0       	ldi	r24, 0x01	; 1
    23cc:	90 e0       	ldi	r25, 0x00	; 0
    23ce:	02 2e       	mov	r0, r18
    23d0:	02 c0       	rjmp	.+4      	; 0x23d6 <DIO_GetPinVal+0xb4>
    23d2:	88 0f       	add	r24, r24
    23d4:	99 1f       	adc	r25, r25
    23d6:	0a 94       	dec	r0
    23d8:	e2 f7       	brpl	.-8      	; 0x23d2 <DIO_GetPinVal+0xb0>
    23da:	84 23       	and	r24, r20
    23dc:	89 83       	std	Y+1, r24	; 0x01
    23de:	11 c0       	rjmp	.+34     	; 0x2402 <DIO_GetPinVal+0xe0>
		break;
	case PORTD:
		pin_value=(PIND_REG)&(1<<pin_indx);
    23e0:	e0 e3       	ldi	r30, 0x30	; 48
    23e2:	f0 e0       	ldi	r31, 0x00	; 0
    23e4:	80 81       	ld	r24, Z
    23e6:	48 2f       	mov	r20, r24
    23e8:	8b 81       	ldd	r24, Y+3	; 0x03
    23ea:	28 2f       	mov	r18, r24
    23ec:	30 e0       	ldi	r19, 0x00	; 0
    23ee:	81 e0       	ldi	r24, 0x01	; 1
    23f0:	90 e0       	ldi	r25, 0x00	; 0
    23f2:	02 2e       	mov	r0, r18
    23f4:	02 c0       	rjmp	.+4      	; 0x23fa <DIO_GetPinVal+0xd8>
    23f6:	88 0f       	add	r24, r24
    23f8:	99 1f       	adc	r25, r25
    23fa:	0a 94       	dec	r0
    23fc:	e2 f7       	brpl	.-8      	; 0x23f6 <DIO_GetPinVal+0xd4>
    23fe:	84 23       	and	r24, r20
    2400:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return pin_value;
    2402:	89 81       	ldd	r24, Y+1	; 0x01
}
    2404:	0f 90       	pop	r0
    2406:	0f 90       	pop	r0
    2408:	0f 90       	pop	r0
    240a:	0f 90       	pop	r0
    240c:	0f 90       	pop	r0
    240e:	cf 91       	pop	r28
    2410:	df 91       	pop	r29
    2412:	08 95       	ret

00002414 <LCD_vidInit>:


#if BIT_MODE_4 == DISABLE

	void LCD_vidInit(void)
	{
    2414:	df 93       	push	r29
    2416:	cf 93       	push	r28
    2418:	cd b7       	in	r28, 0x3d	; 61
    241a:	de b7       	in	r29, 0x3e	; 62
    241c:	2e 97       	sbiw	r28, 0x0e	; 14
    241e:	0f b6       	in	r0, 0x3f	; 63
    2420:	f8 94       	cli
    2422:	de bf       	out	0x3e, r29	; 62
    2424:	0f be       	out	0x3f, r0	; 63
    2426:	cd bf       	out	0x3d, r28	; 61
		DIO_vidSetPortDir(PORT_DATA_NO , OUTPUT);
    2428:	84 e0       	ldi	r24, 0x04	; 4
    242a:	61 e0       	ldi	r22, 0x01	; 1
    242c:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_vidSetPortDir>
		DIO_vidSetPinDir(PORT_CTRL_NO , EN , OUTPUT);
    2430:	83 e0       	ldi	r24, 0x03	; 3
    2432:	65 e0       	ldi	r22, 0x05	; 5
    2434:	41 e0       	ldi	r20, 0x01	; 1
    2436:	0e 94 50 06 	call	0xca0	; 0xca0 <DIO_vidSetPinDir>
		DIO_vidSetPinDir(PORT_CTRL_NO , RW , OUTPUT);
    243a:	83 e0       	ldi	r24, 0x03	; 3
    243c:	66 e0       	ldi	r22, 0x06	; 6
    243e:	41 e0       	ldi	r20, 0x01	; 1
    2440:	0e 94 50 06 	call	0xca0	; 0xca0 <DIO_vidSetPinDir>
		DIO_vidSetPinDir(PORT_CTRL_NO , RS , OUTPUT);
    2444:	83 e0       	ldi	r24, 0x03	; 3
    2446:	67 e0       	ldi	r22, 0x07	; 7
    2448:	41 e0       	ldi	r20, 0x01	; 1
    244a:	0e 94 50 06 	call	0xca0	; 0xca0 <DIO_vidSetPinDir>
    244e:	80 e0       	ldi	r24, 0x00	; 0
    2450:	90 e0       	ldi	r25, 0x00	; 0
    2452:	a8 e4       	ldi	r26, 0x48	; 72
    2454:	b2 e4       	ldi	r27, 0x42	; 66
    2456:	8b 87       	std	Y+11, r24	; 0x0b
    2458:	9c 87       	std	Y+12, r25	; 0x0c
    245a:	ad 87       	std	Y+13, r26	; 0x0d
    245c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    245e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2460:	7c 85       	ldd	r23, Y+12	; 0x0c
    2462:	8d 85       	ldd	r24, Y+13	; 0x0d
    2464:	9e 85       	ldd	r25, Y+14	; 0x0e
    2466:	20 e0       	ldi	r18, 0x00	; 0
    2468:	30 e0       	ldi	r19, 0x00	; 0
    246a:	4a ef       	ldi	r20, 0xFA	; 250
    246c:	54 e4       	ldi	r21, 0x44	; 68
    246e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2472:	dc 01       	movw	r26, r24
    2474:	cb 01       	movw	r24, r22
    2476:	8f 83       	std	Y+7, r24	; 0x07
    2478:	98 87       	std	Y+8, r25	; 0x08
    247a:	a9 87       	std	Y+9, r26	; 0x09
    247c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    247e:	6f 81       	ldd	r22, Y+7	; 0x07
    2480:	78 85       	ldd	r23, Y+8	; 0x08
    2482:	89 85       	ldd	r24, Y+9	; 0x09
    2484:	9a 85       	ldd	r25, Y+10	; 0x0a
    2486:	20 e0       	ldi	r18, 0x00	; 0
    2488:	30 e0       	ldi	r19, 0x00	; 0
    248a:	40 e8       	ldi	r20, 0x80	; 128
    248c:	5f e3       	ldi	r21, 0x3F	; 63
    248e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2492:	88 23       	and	r24, r24
    2494:	2c f4       	brge	.+10     	; 0x24a0 <LCD_vidInit+0x8c>
		__ticks = 1;
    2496:	81 e0       	ldi	r24, 0x01	; 1
    2498:	90 e0       	ldi	r25, 0x00	; 0
    249a:	9e 83       	std	Y+6, r25	; 0x06
    249c:	8d 83       	std	Y+5, r24	; 0x05
    249e:	3f c0       	rjmp	.+126    	; 0x251e <LCD_vidInit+0x10a>
	else if (__tmp > 65535)
    24a0:	6f 81       	ldd	r22, Y+7	; 0x07
    24a2:	78 85       	ldd	r23, Y+8	; 0x08
    24a4:	89 85       	ldd	r24, Y+9	; 0x09
    24a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    24a8:	20 e0       	ldi	r18, 0x00	; 0
    24aa:	3f ef       	ldi	r19, 0xFF	; 255
    24ac:	4f e7       	ldi	r20, 0x7F	; 127
    24ae:	57 e4       	ldi	r21, 0x47	; 71
    24b0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24b4:	18 16       	cp	r1, r24
    24b6:	4c f5       	brge	.+82     	; 0x250a <LCD_vidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    24ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    24bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    24be:	9e 85       	ldd	r25, Y+14	; 0x0e
    24c0:	20 e0       	ldi	r18, 0x00	; 0
    24c2:	30 e0       	ldi	r19, 0x00	; 0
    24c4:	40 e2       	ldi	r20, 0x20	; 32
    24c6:	51 e4       	ldi	r21, 0x41	; 65
    24c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24cc:	dc 01       	movw	r26, r24
    24ce:	cb 01       	movw	r24, r22
    24d0:	bc 01       	movw	r22, r24
    24d2:	cd 01       	movw	r24, r26
    24d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24d8:	dc 01       	movw	r26, r24
    24da:	cb 01       	movw	r24, r22
    24dc:	9e 83       	std	Y+6, r25	; 0x06
    24de:	8d 83       	std	Y+5, r24	; 0x05
    24e0:	0f c0       	rjmp	.+30     	; 0x2500 <LCD_vidInit+0xec>
    24e2:	88 ec       	ldi	r24, 0xC8	; 200
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	9c 83       	std	Y+4, r25	; 0x04
    24e8:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    24ea:	8b 81       	ldd	r24, Y+3	; 0x03
    24ec:	9c 81       	ldd	r25, Y+4	; 0x04
    24ee:	01 97       	sbiw	r24, 0x01	; 1
    24f0:	f1 f7       	brne	.-4      	; 0x24ee <LCD_vidInit+0xda>
    24f2:	9c 83       	std	Y+4, r25	; 0x04
    24f4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24f6:	8d 81       	ldd	r24, Y+5	; 0x05
    24f8:	9e 81       	ldd	r25, Y+6	; 0x06
    24fa:	01 97       	sbiw	r24, 0x01	; 1
    24fc:	9e 83       	std	Y+6, r25	; 0x06
    24fe:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2500:	8d 81       	ldd	r24, Y+5	; 0x05
    2502:	9e 81       	ldd	r25, Y+6	; 0x06
    2504:	00 97       	sbiw	r24, 0x00	; 0
    2506:	69 f7       	brne	.-38     	; 0x24e2 <LCD_vidInit+0xce>
    2508:	14 c0       	rjmp	.+40     	; 0x2532 <LCD_vidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    250a:	6f 81       	ldd	r22, Y+7	; 0x07
    250c:	78 85       	ldd	r23, Y+8	; 0x08
    250e:	89 85       	ldd	r24, Y+9	; 0x09
    2510:	9a 85       	ldd	r25, Y+10	; 0x0a
    2512:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2516:	dc 01       	movw	r26, r24
    2518:	cb 01       	movw	r24, r22
    251a:	9e 83       	std	Y+6, r25	; 0x06
    251c:	8d 83       	std	Y+5, r24	; 0x05
    251e:	8d 81       	ldd	r24, Y+5	; 0x05
    2520:	9e 81       	ldd	r25, Y+6	; 0x06
    2522:	9a 83       	std	Y+2, r25	; 0x02
    2524:	89 83       	std	Y+1, r24	; 0x01
    2526:	89 81       	ldd	r24, Y+1	; 0x01
    2528:	9a 81       	ldd	r25, Y+2	; 0x02
    252a:	01 97       	sbiw	r24, 0x01	; 1
    252c:	f1 f7       	brne	.-4      	; 0x252a <LCD_vidInit+0x116>
    252e:	9a 83       	std	Y+2, r25	; 0x02
    2530:	89 83       	std	Y+1, r24	; 0x01

		_delay_ms(50);
		LCD_vidCmd(CMD_FUNCTION_8BIT);
    2532:	88 e3       	ldi	r24, 0x38	; 56
    2534:	0e 94 b1 12 	call	0x2562	; 0x2562 <LCD_vidCmd>
		LCD_vidCmd(CMD_DISPLAY_ON);
    2538:	8c e0       	ldi	r24, 0x0C	; 12
    253a:	0e 94 b1 12 	call	0x2562	; 0x2562 <LCD_vidCmd>
		LCD_vidCmd(CMD_ENTRY_MODE);
    253e:	86 e0       	ldi	r24, 0x06	; 6
    2540:	0e 94 b1 12 	call	0x2562	; 0x2562 <LCD_vidCmd>
		LCD_vidCmd(CMD_CLEAR);
    2544:	81 e0       	ldi	r24, 0x01	; 1
    2546:	0e 94 b1 12 	call	0x2562	; 0x2562 <LCD_vidCmd>
		LCD_vidCmd(CMD_HOME);
    254a:	80 e8       	ldi	r24, 0x80	; 128
    254c:	0e 94 b1 12 	call	0x2562	; 0x2562 <LCD_vidCmd>


	}
    2550:	2e 96       	adiw	r28, 0x0e	; 14
    2552:	0f b6       	in	r0, 0x3f	; 63
    2554:	f8 94       	cli
    2556:	de bf       	out	0x3e, r29	; 62
    2558:	0f be       	out	0x3f, r0	; 63
    255a:	cd bf       	out	0x3d, r28	; 61
    255c:	cf 91       	pop	r28
    255e:	df 91       	pop	r29
    2560:	08 95       	ret

00002562 <LCD_vidCmd>:


	void LCD_vidCmd(uint8 cmd)
	{
    2562:	df 93       	push	r29
    2564:	cf 93       	push	r28
    2566:	cd b7       	in	r28, 0x3d	; 61
    2568:	de b7       	in	r29, 0x3e	; 62
    256a:	ab 97       	sbiw	r28, 0x2b	; 43
    256c:	0f b6       	in	r0, 0x3f	; 63
    256e:	f8 94       	cli
    2570:	de bf       	out	0x3e, r29	; 62
    2572:	0f be       	out	0x3f, r0	; 63
    2574:	cd bf       	out	0x3d, r28	; 61
    2576:	8b a7       	std	Y+43, r24	; 0x2b
		DIO_vidWriteOnPin(PORT_CTRL_NO,EN,HIGH);
    2578:	83 e0       	ldi	r24, 0x03	; 3
    257a:	65 e0       	ldi	r22, 0x05	; 5
    257c:	41 e0       	ldi	r20, 0x01	; 1
    257e:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
		DIO_vidWriteOnPin(PORT_CTRL_NO,RS,LOW);
    2582:	83 e0       	ldi	r24, 0x03	; 3
    2584:	67 e0       	ldi	r22, 0x07	; 7
    2586:	40 e0       	ldi	r20, 0x00	; 0
    2588:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
		DIO_vidWriteOnPin(PORT_CTRL_NO,RW,LOW);
    258c:	83 e0       	ldi	r24, 0x03	; 3
    258e:	66 e0       	ldi	r22, 0x06	; 6
    2590:	40 e0       	ldi	r20, 0x00	; 0
    2592:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>

		DIO_vidWriteOnPort(PORT_DATA_NO,cmd);
    2596:	84 e0       	ldi	r24, 0x04	; 4
    2598:	6b a5       	ldd	r22, Y+43	; 0x2b
    259a:	0e 94 b8 09 	call	0x1370	; 0x1370 <DIO_vidWriteOnPort>
    259e:	80 e0       	ldi	r24, 0x00	; 0
    25a0:	90 e0       	ldi	r25, 0x00	; 0
    25a2:	a0 e8       	ldi	r26, 0x80	; 128
    25a4:	bf e3       	ldi	r27, 0x3F	; 63
    25a6:	8f a3       	std	Y+39, r24	; 0x27
    25a8:	98 a7       	std	Y+40, r25	; 0x28
    25aa:	a9 a7       	std	Y+41, r26	; 0x29
    25ac:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25ae:	6f a1       	ldd	r22, Y+39	; 0x27
    25b0:	78 a5       	ldd	r23, Y+40	; 0x28
    25b2:	89 a5       	ldd	r24, Y+41	; 0x29
    25b4:	9a a5       	ldd	r25, Y+42	; 0x2a
    25b6:	20 e0       	ldi	r18, 0x00	; 0
    25b8:	30 e0       	ldi	r19, 0x00	; 0
    25ba:	4a ef       	ldi	r20, 0xFA	; 250
    25bc:	54 e4       	ldi	r21, 0x44	; 68
    25be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25c2:	dc 01       	movw	r26, r24
    25c4:	cb 01       	movw	r24, r22
    25c6:	8b a3       	std	Y+35, r24	; 0x23
    25c8:	9c a3       	std	Y+36, r25	; 0x24
    25ca:	ad a3       	std	Y+37, r26	; 0x25
    25cc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    25ce:	6b a1       	ldd	r22, Y+35	; 0x23
    25d0:	7c a1       	ldd	r23, Y+36	; 0x24
    25d2:	8d a1       	ldd	r24, Y+37	; 0x25
    25d4:	9e a1       	ldd	r25, Y+38	; 0x26
    25d6:	20 e0       	ldi	r18, 0x00	; 0
    25d8:	30 e0       	ldi	r19, 0x00	; 0
    25da:	40 e8       	ldi	r20, 0x80	; 128
    25dc:	5f e3       	ldi	r21, 0x3F	; 63
    25de:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    25e2:	88 23       	and	r24, r24
    25e4:	2c f4       	brge	.+10     	; 0x25f0 <LCD_vidCmd+0x8e>
		__ticks = 1;
    25e6:	81 e0       	ldi	r24, 0x01	; 1
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	9a a3       	std	Y+34, r25	; 0x22
    25ec:	89 a3       	std	Y+33, r24	; 0x21
    25ee:	3f c0       	rjmp	.+126    	; 0x266e <LCD_vidCmd+0x10c>
	else if (__tmp > 65535)
    25f0:	6b a1       	ldd	r22, Y+35	; 0x23
    25f2:	7c a1       	ldd	r23, Y+36	; 0x24
    25f4:	8d a1       	ldd	r24, Y+37	; 0x25
    25f6:	9e a1       	ldd	r25, Y+38	; 0x26
    25f8:	20 e0       	ldi	r18, 0x00	; 0
    25fa:	3f ef       	ldi	r19, 0xFF	; 255
    25fc:	4f e7       	ldi	r20, 0x7F	; 127
    25fe:	57 e4       	ldi	r21, 0x47	; 71
    2600:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2604:	18 16       	cp	r1, r24
    2606:	4c f5       	brge	.+82     	; 0x265a <LCD_vidCmd+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2608:	6f a1       	ldd	r22, Y+39	; 0x27
    260a:	78 a5       	ldd	r23, Y+40	; 0x28
    260c:	89 a5       	ldd	r24, Y+41	; 0x29
    260e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2610:	20 e0       	ldi	r18, 0x00	; 0
    2612:	30 e0       	ldi	r19, 0x00	; 0
    2614:	40 e2       	ldi	r20, 0x20	; 32
    2616:	51 e4       	ldi	r21, 0x41	; 65
    2618:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    261c:	dc 01       	movw	r26, r24
    261e:	cb 01       	movw	r24, r22
    2620:	bc 01       	movw	r22, r24
    2622:	cd 01       	movw	r24, r26
    2624:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2628:	dc 01       	movw	r26, r24
    262a:	cb 01       	movw	r24, r22
    262c:	9a a3       	std	Y+34, r25	; 0x22
    262e:	89 a3       	std	Y+33, r24	; 0x21
    2630:	0f c0       	rjmp	.+30     	; 0x2650 <LCD_vidCmd+0xee>
    2632:	88 ec       	ldi	r24, 0xC8	; 200
    2634:	90 e0       	ldi	r25, 0x00	; 0
    2636:	98 a3       	std	Y+32, r25	; 0x20
    2638:	8f 8f       	std	Y+31, r24	; 0x1f
    263a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    263c:	98 a1       	ldd	r25, Y+32	; 0x20
    263e:	01 97       	sbiw	r24, 0x01	; 1
    2640:	f1 f7       	brne	.-4      	; 0x263e <LCD_vidCmd+0xdc>
    2642:	98 a3       	std	Y+32, r25	; 0x20
    2644:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2646:	89 a1       	ldd	r24, Y+33	; 0x21
    2648:	9a a1       	ldd	r25, Y+34	; 0x22
    264a:	01 97       	sbiw	r24, 0x01	; 1
    264c:	9a a3       	std	Y+34, r25	; 0x22
    264e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2650:	89 a1       	ldd	r24, Y+33	; 0x21
    2652:	9a a1       	ldd	r25, Y+34	; 0x22
    2654:	00 97       	sbiw	r24, 0x00	; 0
    2656:	69 f7       	brne	.-38     	; 0x2632 <LCD_vidCmd+0xd0>
    2658:	14 c0       	rjmp	.+40     	; 0x2682 <LCD_vidCmd+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    265a:	6b a1       	ldd	r22, Y+35	; 0x23
    265c:	7c a1       	ldd	r23, Y+36	; 0x24
    265e:	8d a1       	ldd	r24, Y+37	; 0x25
    2660:	9e a1       	ldd	r25, Y+38	; 0x26
    2662:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2666:	dc 01       	movw	r26, r24
    2668:	cb 01       	movw	r24, r22
    266a:	9a a3       	std	Y+34, r25	; 0x22
    266c:	89 a3       	std	Y+33, r24	; 0x21
    266e:	89 a1       	ldd	r24, Y+33	; 0x21
    2670:	9a a1       	ldd	r25, Y+34	; 0x22
    2672:	9e 8f       	std	Y+30, r25	; 0x1e
    2674:	8d 8f       	std	Y+29, r24	; 0x1d
    2676:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2678:	9e 8d       	ldd	r25, Y+30	; 0x1e
    267a:	01 97       	sbiw	r24, 0x01	; 1
    267c:	f1 f7       	brne	.-4      	; 0x267a <LCD_vidCmd+0x118>
    267e:	9e 8f       	std	Y+30, r25	; 0x1e
    2680:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1);
		DIO_vidWriteOnPin(PORT_CTRL_NO,EN,LOW);
    2682:	83 e0       	ldi	r24, 0x03	; 3
    2684:	65 e0       	ldi	r22, 0x05	; 5
    2686:	40 e0       	ldi	r20, 0x00	; 0
    2688:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
    268c:	80 e0       	ldi	r24, 0x00	; 0
    268e:	90 e0       	ldi	r25, 0x00	; 0
    2690:	a0 ea       	ldi	r26, 0xA0	; 160
    2692:	b0 e4       	ldi	r27, 0x40	; 64
    2694:	89 8f       	std	Y+25, r24	; 0x19
    2696:	9a 8f       	std	Y+26, r25	; 0x1a
    2698:	ab 8f       	std	Y+27, r26	; 0x1b
    269a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    269c:	69 8d       	ldd	r22, Y+25	; 0x19
    269e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    26a0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    26a2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    26a4:	20 e0       	ldi	r18, 0x00	; 0
    26a6:	30 e0       	ldi	r19, 0x00	; 0
    26a8:	4a ef       	ldi	r20, 0xFA	; 250
    26aa:	54 e4       	ldi	r21, 0x44	; 68
    26ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26b0:	dc 01       	movw	r26, r24
    26b2:	cb 01       	movw	r24, r22
    26b4:	8d 8b       	std	Y+21, r24	; 0x15
    26b6:	9e 8b       	std	Y+22, r25	; 0x16
    26b8:	af 8b       	std	Y+23, r26	; 0x17
    26ba:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    26bc:	6d 89       	ldd	r22, Y+21	; 0x15
    26be:	7e 89       	ldd	r23, Y+22	; 0x16
    26c0:	8f 89       	ldd	r24, Y+23	; 0x17
    26c2:	98 8d       	ldd	r25, Y+24	; 0x18
    26c4:	20 e0       	ldi	r18, 0x00	; 0
    26c6:	30 e0       	ldi	r19, 0x00	; 0
    26c8:	40 e8       	ldi	r20, 0x80	; 128
    26ca:	5f e3       	ldi	r21, 0x3F	; 63
    26cc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    26d0:	88 23       	and	r24, r24
    26d2:	2c f4       	brge	.+10     	; 0x26de <LCD_vidCmd+0x17c>
		__ticks = 1;
    26d4:	81 e0       	ldi	r24, 0x01	; 1
    26d6:	90 e0       	ldi	r25, 0x00	; 0
    26d8:	9c 8b       	std	Y+20, r25	; 0x14
    26da:	8b 8b       	std	Y+19, r24	; 0x13
    26dc:	3f c0       	rjmp	.+126    	; 0x275c <LCD_vidCmd+0x1fa>
	else if (__tmp > 65535)
    26de:	6d 89       	ldd	r22, Y+21	; 0x15
    26e0:	7e 89       	ldd	r23, Y+22	; 0x16
    26e2:	8f 89       	ldd	r24, Y+23	; 0x17
    26e4:	98 8d       	ldd	r25, Y+24	; 0x18
    26e6:	20 e0       	ldi	r18, 0x00	; 0
    26e8:	3f ef       	ldi	r19, 0xFF	; 255
    26ea:	4f e7       	ldi	r20, 0x7F	; 127
    26ec:	57 e4       	ldi	r21, 0x47	; 71
    26ee:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    26f2:	18 16       	cp	r1, r24
    26f4:	4c f5       	brge	.+82     	; 0x2748 <LCD_vidCmd+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26f6:	69 8d       	ldd	r22, Y+25	; 0x19
    26f8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    26fa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    26fc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    26fe:	20 e0       	ldi	r18, 0x00	; 0
    2700:	30 e0       	ldi	r19, 0x00	; 0
    2702:	40 e2       	ldi	r20, 0x20	; 32
    2704:	51 e4       	ldi	r21, 0x41	; 65
    2706:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    270a:	dc 01       	movw	r26, r24
    270c:	cb 01       	movw	r24, r22
    270e:	bc 01       	movw	r22, r24
    2710:	cd 01       	movw	r24, r26
    2712:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2716:	dc 01       	movw	r26, r24
    2718:	cb 01       	movw	r24, r22
    271a:	9c 8b       	std	Y+20, r25	; 0x14
    271c:	8b 8b       	std	Y+19, r24	; 0x13
    271e:	0f c0       	rjmp	.+30     	; 0x273e <LCD_vidCmd+0x1dc>
    2720:	88 ec       	ldi	r24, 0xC8	; 200
    2722:	90 e0       	ldi	r25, 0x00	; 0
    2724:	9a 8b       	std	Y+18, r25	; 0x12
    2726:	89 8b       	std	Y+17, r24	; 0x11
    2728:	89 89       	ldd	r24, Y+17	; 0x11
    272a:	9a 89       	ldd	r25, Y+18	; 0x12
    272c:	01 97       	sbiw	r24, 0x01	; 1
    272e:	f1 f7       	brne	.-4      	; 0x272c <LCD_vidCmd+0x1ca>
    2730:	9a 8b       	std	Y+18, r25	; 0x12
    2732:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2734:	8b 89       	ldd	r24, Y+19	; 0x13
    2736:	9c 89       	ldd	r25, Y+20	; 0x14
    2738:	01 97       	sbiw	r24, 0x01	; 1
    273a:	9c 8b       	std	Y+20, r25	; 0x14
    273c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    273e:	8b 89       	ldd	r24, Y+19	; 0x13
    2740:	9c 89       	ldd	r25, Y+20	; 0x14
    2742:	00 97       	sbiw	r24, 0x00	; 0
    2744:	69 f7       	brne	.-38     	; 0x2720 <LCD_vidCmd+0x1be>
    2746:	14 c0       	rjmp	.+40     	; 0x2770 <LCD_vidCmd+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2748:	6d 89       	ldd	r22, Y+21	; 0x15
    274a:	7e 89       	ldd	r23, Y+22	; 0x16
    274c:	8f 89       	ldd	r24, Y+23	; 0x17
    274e:	98 8d       	ldd	r25, Y+24	; 0x18
    2750:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2754:	dc 01       	movw	r26, r24
    2756:	cb 01       	movw	r24, r22
    2758:	9c 8b       	std	Y+20, r25	; 0x14
    275a:	8b 8b       	std	Y+19, r24	; 0x13
    275c:	8b 89       	ldd	r24, Y+19	; 0x13
    275e:	9c 89       	ldd	r25, Y+20	; 0x14
    2760:	98 8b       	std	Y+16, r25	; 0x10
    2762:	8f 87       	std	Y+15, r24	; 0x0f
    2764:	8f 85       	ldd	r24, Y+15	; 0x0f
    2766:	98 89       	ldd	r25, Y+16	; 0x10
    2768:	01 97       	sbiw	r24, 0x01	; 1
    276a:	f1 f7       	brne	.-4      	; 0x2768 <LCD_vidCmd+0x206>
    276c:	98 8b       	std	Y+16, r25	; 0x10
    276e:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(5);

		DIO_vidWriteOnPin(PORT_CTRL_NO,EN,HIGH);
    2770:	83 e0       	ldi	r24, 0x03	; 3
    2772:	65 e0       	ldi	r22, 0x05	; 5
    2774:	41 e0       	ldi	r20, 0x01	; 1
    2776:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
    277a:	80 e0       	ldi	r24, 0x00	; 0
    277c:	90 e0       	ldi	r25, 0x00	; 0
    277e:	a0 e0       	ldi	r26, 0x00	; 0
    2780:	b0 e4       	ldi	r27, 0x40	; 64
    2782:	8b 87       	std	Y+11, r24	; 0x0b
    2784:	9c 87       	std	Y+12, r25	; 0x0c
    2786:	ad 87       	std	Y+13, r26	; 0x0d
    2788:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    278a:	6b 85       	ldd	r22, Y+11	; 0x0b
    278c:	7c 85       	ldd	r23, Y+12	; 0x0c
    278e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2790:	9e 85       	ldd	r25, Y+14	; 0x0e
    2792:	20 e0       	ldi	r18, 0x00	; 0
    2794:	30 e0       	ldi	r19, 0x00	; 0
    2796:	4a ef       	ldi	r20, 0xFA	; 250
    2798:	54 e4       	ldi	r21, 0x44	; 68
    279a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    279e:	dc 01       	movw	r26, r24
    27a0:	cb 01       	movw	r24, r22
    27a2:	8f 83       	std	Y+7, r24	; 0x07
    27a4:	98 87       	std	Y+8, r25	; 0x08
    27a6:	a9 87       	std	Y+9, r26	; 0x09
    27a8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    27aa:	6f 81       	ldd	r22, Y+7	; 0x07
    27ac:	78 85       	ldd	r23, Y+8	; 0x08
    27ae:	89 85       	ldd	r24, Y+9	; 0x09
    27b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    27b2:	20 e0       	ldi	r18, 0x00	; 0
    27b4:	30 e0       	ldi	r19, 0x00	; 0
    27b6:	40 e8       	ldi	r20, 0x80	; 128
    27b8:	5f e3       	ldi	r21, 0x3F	; 63
    27ba:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    27be:	88 23       	and	r24, r24
    27c0:	2c f4       	brge	.+10     	; 0x27cc <LCD_vidCmd+0x26a>
		__ticks = 1;
    27c2:	81 e0       	ldi	r24, 0x01	; 1
    27c4:	90 e0       	ldi	r25, 0x00	; 0
    27c6:	9e 83       	std	Y+6, r25	; 0x06
    27c8:	8d 83       	std	Y+5, r24	; 0x05
    27ca:	3f c0       	rjmp	.+126    	; 0x284a <LCD_vidCmd+0x2e8>
	else if (__tmp > 65535)
    27cc:	6f 81       	ldd	r22, Y+7	; 0x07
    27ce:	78 85       	ldd	r23, Y+8	; 0x08
    27d0:	89 85       	ldd	r24, Y+9	; 0x09
    27d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    27d4:	20 e0       	ldi	r18, 0x00	; 0
    27d6:	3f ef       	ldi	r19, 0xFF	; 255
    27d8:	4f e7       	ldi	r20, 0x7F	; 127
    27da:	57 e4       	ldi	r21, 0x47	; 71
    27dc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    27e0:	18 16       	cp	r1, r24
    27e2:	4c f5       	brge	.+82     	; 0x2836 <LCD_vidCmd+0x2d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27e4:	6b 85       	ldd	r22, Y+11	; 0x0b
    27e6:	7c 85       	ldd	r23, Y+12	; 0x0c
    27e8:	8d 85       	ldd	r24, Y+13	; 0x0d
    27ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    27ec:	20 e0       	ldi	r18, 0x00	; 0
    27ee:	30 e0       	ldi	r19, 0x00	; 0
    27f0:	40 e2       	ldi	r20, 0x20	; 32
    27f2:	51 e4       	ldi	r21, 0x41	; 65
    27f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27f8:	dc 01       	movw	r26, r24
    27fa:	cb 01       	movw	r24, r22
    27fc:	bc 01       	movw	r22, r24
    27fe:	cd 01       	movw	r24, r26
    2800:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2804:	dc 01       	movw	r26, r24
    2806:	cb 01       	movw	r24, r22
    2808:	9e 83       	std	Y+6, r25	; 0x06
    280a:	8d 83       	std	Y+5, r24	; 0x05
    280c:	0f c0       	rjmp	.+30     	; 0x282c <LCD_vidCmd+0x2ca>
    280e:	88 ec       	ldi	r24, 0xC8	; 200
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	9c 83       	std	Y+4, r25	; 0x04
    2814:	8b 83       	std	Y+3, r24	; 0x03
    2816:	8b 81       	ldd	r24, Y+3	; 0x03
    2818:	9c 81       	ldd	r25, Y+4	; 0x04
    281a:	01 97       	sbiw	r24, 0x01	; 1
    281c:	f1 f7       	brne	.-4      	; 0x281a <LCD_vidCmd+0x2b8>
    281e:	9c 83       	std	Y+4, r25	; 0x04
    2820:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2822:	8d 81       	ldd	r24, Y+5	; 0x05
    2824:	9e 81       	ldd	r25, Y+6	; 0x06
    2826:	01 97       	sbiw	r24, 0x01	; 1
    2828:	9e 83       	std	Y+6, r25	; 0x06
    282a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    282c:	8d 81       	ldd	r24, Y+5	; 0x05
    282e:	9e 81       	ldd	r25, Y+6	; 0x06
    2830:	00 97       	sbiw	r24, 0x00	; 0
    2832:	69 f7       	brne	.-38     	; 0x280e <LCD_vidCmd+0x2ac>
    2834:	14 c0       	rjmp	.+40     	; 0x285e <LCD_vidCmd+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2836:	6f 81       	ldd	r22, Y+7	; 0x07
    2838:	78 85       	ldd	r23, Y+8	; 0x08
    283a:	89 85       	ldd	r24, Y+9	; 0x09
    283c:	9a 85       	ldd	r25, Y+10	; 0x0a
    283e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2842:	dc 01       	movw	r26, r24
    2844:	cb 01       	movw	r24, r22
    2846:	9e 83       	std	Y+6, r25	; 0x06
    2848:	8d 83       	std	Y+5, r24	; 0x05
    284a:	8d 81       	ldd	r24, Y+5	; 0x05
    284c:	9e 81       	ldd	r25, Y+6	; 0x06
    284e:	9a 83       	std	Y+2, r25	; 0x02
    2850:	89 83       	std	Y+1, r24	; 0x01
    2852:	89 81       	ldd	r24, Y+1	; 0x01
    2854:	9a 81       	ldd	r25, Y+2	; 0x02
    2856:	01 97       	sbiw	r24, 0x01	; 1
    2858:	f1 f7       	brne	.-4      	; 0x2856 <LCD_vidCmd+0x2f4>
    285a:	9a 83       	std	Y+2, r25	; 0x02
    285c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2);
	}
    285e:	ab 96       	adiw	r28, 0x2b	; 43
    2860:	0f b6       	in	r0, 0x3f	; 63
    2862:	f8 94       	cli
    2864:	de bf       	out	0x3e, r29	; 62
    2866:	0f be       	out	0x3f, r0	; 63
    2868:	cd bf       	out	0x3d, r28	; 61
    286a:	cf 91       	pop	r28
    286c:	df 91       	pop	r29
    286e:	08 95       	ret

00002870 <LCD_vidDispChar>:

	void LCD_vidDispChar(uint8 data)
	{
    2870:	df 93       	push	r29
    2872:	cf 93       	push	r28
    2874:	cd b7       	in	r28, 0x3d	; 61
    2876:	de b7       	in	r29, 0x3e	; 62
    2878:	6d 97       	sbiw	r28, 0x1d	; 29
    287a:	0f b6       	in	r0, 0x3f	; 63
    287c:	f8 94       	cli
    287e:	de bf       	out	0x3e, r29	; 62
    2880:	0f be       	out	0x3f, r0	; 63
    2882:	cd bf       	out	0x3d, r28	; 61
    2884:	8d 8f       	std	Y+29, r24	; 0x1d
		DIO_vidWriteOnPin(PORT_CTRL_NO,EN,HIGH);
    2886:	83 e0       	ldi	r24, 0x03	; 3
    2888:	65 e0       	ldi	r22, 0x05	; 5
    288a:	41 e0       	ldi	r20, 0x01	; 1
    288c:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
		DIO_vidWriteOnPin(PORT_CTRL_NO,RS,HIGH);
    2890:	83 e0       	ldi	r24, 0x03	; 3
    2892:	67 e0       	ldi	r22, 0x07	; 7
    2894:	41 e0       	ldi	r20, 0x01	; 1
    2896:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
		DIO_vidWriteOnPin(PORT_CTRL_NO,RW,LOW);
    289a:	83 e0       	ldi	r24, 0x03	; 3
    289c:	66 e0       	ldi	r22, 0x06	; 6
    289e:	40 e0       	ldi	r20, 0x00	; 0
    28a0:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>

		DIO_vidWriteOnPort(PORT_DATA_NO,data);
    28a4:	84 e0       	ldi	r24, 0x04	; 4
    28a6:	6d 8d       	ldd	r22, Y+29	; 0x1d
    28a8:	0e 94 b8 09 	call	0x1370	; 0x1370 <DIO_vidWriteOnPort>
		DIO_vidWriteOnPin(PORT_CTRL_NO,EN,LOW);
    28ac:	83 e0       	ldi	r24, 0x03	; 3
    28ae:	65 e0       	ldi	r22, 0x05	; 5
    28b0:	40 e0       	ldi	r20, 0x00	; 0
    28b2:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
    28b6:	80 e0       	ldi	r24, 0x00	; 0
    28b8:	90 e0       	ldi	r25, 0x00	; 0
    28ba:	a0 ea       	ldi	r26, 0xA0	; 160
    28bc:	b0 e4       	ldi	r27, 0x40	; 64
    28be:	89 8f       	std	Y+25, r24	; 0x19
    28c0:	9a 8f       	std	Y+26, r25	; 0x1a
    28c2:	ab 8f       	std	Y+27, r26	; 0x1b
    28c4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28c6:	69 8d       	ldd	r22, Y+25	; 0x19
    28c8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28ca:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28cc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28ce:	20 e0       	ldi	r18, 0x00	; 0
    28d0:	30 e0       	ldi	r19, 0x00	; 0
    28d2:	4a ef       	ldi	r20, 0xFA	; 250
    28d4:	54 e4       	ldi	r21, 0x44	; 68
    28d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28da:	dc 01       	movw	r26, r24
    28dc:	cb 01       	movw	r24, r22
    28de:	8d 8b       	std	Y+21, r24	; 0x15
    28e0:	9e 8b       	std	Y+22, r25	; 0x16
    28e2:	af 8b       	std	Y+23, r26	; 0x17
    28e4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    28e6:	6d 89       	ldd	r22, Y+21	; 0x15
    28e8:	7e 89       	ldd	r23, Y+22	; 0x16
    28ea:	8f 89       	ldd	r24, Y+23	; 0x17
    28ec:	98 8d       	ldd	r25, Y+24	; 0x18
    28ee:	20 e0       	ldi	r18, 0x00	; 0
    28f0:	30 e0       	ldi	r19, 0x00	; 0
    28f2:	40 e8       	ldi	r20, 0x80	; 128
    28f4:	5f e3       	ldi	r21, 0x3F	; 63
    28f6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    28fa:	88 23       	and	r24, r24
    28fc:	2c f4       	brge	.+10     	; 0x2908 <LCD_vidDispChar+0x98>
		__ticks = 1;
    28fe:	81 e0       	ldi	r24, 0x01	; 1
    2900:	90 e0       	ldi	r25, 0x00	; 0
    2902:	9c 8b       	std	Y+20, r25	; 0x14
    2904:	8b 8b       	std	Y+19, r24	; 0x13
    2906:	3f c0       	rjmp	.+126    	; 0x2986 <LCD_vidDispChar+0x116>
	else if (__tmp > 65535)
    2908:	6d 89       	ldd	r22, Y+21	; 0x15
    290a:	7e 89       	ldd	r23, Y+22	; 0x16
    290c:	8f 89       	ldd	r24, Y+23	; 0x17
    290e:	98 8d       	ldd	r25, Y+24	; 0x18
    2910:	20 e0       	ldi	r18, 0x00	; 0
    2912:	3f ef       	ldi	r19, 0xFF	; 255
    2914:	4f e7       	ldi	r20, 0x7F	; 127
    2916:	57 e4       	ldi	r21, 0x47	; 71
    2918:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    291c:	18 16       	cp	r1, r24
    291e:	4c f5       	brge	.+82     	; 0x2972 <LCD_vidDispChar+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2920:	69 8d       	ldd	r22, Y+25	; 0x19
    2922:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2924:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2926:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2928:	20 e0       	ldi	r18, 0x00	; 0
    292a:	30 e0       	ldi	r19, 0x00	; 0
    292c:	40 e2       	ldi	r20, 0x20	; 32
    292e:	51 e4       	ldi	r21, 0x41	; 65
    2930:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2934:	dc 01       	movw	r26, r24
    2936:	cb 01       	movw	r24, r22
    2938:	bc 01       	movw	r22, r24
    293a:	cd 01       	movw	r24, r26
    293c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2940:	dc 01       	movw	r26, r24
    2942:	cb 01       	movw	r24, r22
    2944:	9c 8b       	std	Y+20, r25	; 0x14
    2946:	8b 8b       	std	Y+19, r24	; 0x13
    2948:	0f c0       	rjmp	.+30     	; 0x2968 <LCD_vidDispChar+0xf8>
    294a:	88 ec       	ldi	r24, 0xC8	; 200
    294c:	90 e0       	ldi	r25, 0x00	; 0
    294e:	9a 8b       	std	Y+18, r25	; 0x12
    2950:	89 8b       	std	Y+17, r24	; 0x11
    2952:	89 89       	ldd	r24, Y+17	; 0x11
    2954:	9a 89       	ldd	r25, Y+18	; 0x12
    2956:	01 97       	sbiw	r24, 0x01	; 1
    2958:	f1 f7       	brne	.-4      	; 0x2956 <LCD_vidDispChar+0xe6>
    295a:	9a 8b       	std	Y+18, r25	; 0x12
    295c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    295e:	8b 89       	ldd	r24, Y+19	; 0x13
    2960:	9c 89       	ldd	r25, Y+20	; 0x14
    2962:	01 97       	sbiw	r24, 0x01	; 1
    2964:	9c 8b       	std	Y+20, r25	; 0x14
    2966:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2968:	8b 89       	ldd	r24, Y+19	; 0x13
    296a:	9c 89       	ldd	r25, Y+20	; 0x14
    296c:	00 97       	sbiw	r24, 0x00	; 0
    296e:	69 f7       	brne	.-38     	; 0x294a <LCD_vidDispChar+0xda>
    2970:	14 c0       	rjmp	.+40     	; 0x299a <LCD_vidDispChar+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2972:	6d 89       	ldd	r22, Y+21	; 0x15
    2974:	7e 89       	ldd	r23, Y+22	; 0x16
    2976:	8f 89       	ldd	r24, Y+23	; 0x17
    2978:	98 8d       	ldd	r25, Y+24	; 0x18
    297a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    297e:	dc 01       	movw	r26, r24
    2980:	cb 01       	movw	r24, r22
    2982:	9c 8b       	std	Y+20, r25	; 0x14
    2984:	8b 8b       	std	Y+19, r24	; 0x13
    2986:	8b 89       	ldd	r24, Y+19	; 0x13
    2988:	9c 89       	ldd	r25, Y+20	; 0x14
    298a:	98 8b       	std	Y+16, r25	; 0x10
    298c:	8f 87       	std	Y+15, r24	; 0x0f
    298e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2990:	98 89       	ldd	r25, Y+16	; 0x10
    2992:	01 97       	sbiw	r24, 0x01	; 1
    2994:	f1 f7       	brne	.-4      	; 0x2992 <LCD_vidDispChar+0x122>
    2996:	98 8b       	std	Y+16, r25	; 0x10
    2998:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(5);

		DIO_vidWriteOnPin(PORT_CTRL_NO,EN,HIGH);
    299a:	83 e0       	ldi	r24, 0x03	; 3
    299c:	65 e0       	ldi	r22, 0x05	; 5
    299e:	41 e0       	ldi	r20, 0x01	; 1
    29a0:	0e 94 c5 08 	call	0x118a	; 0x118a <DIO_vidWriteOnPin>
    29a4:	80 e0       	ldi	r24, 0x00	; 0
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	a0 ea       	ldi	r26, 0xA0	; 160
    29aa:	b0 e4       	ldi	r27, 0x40	; 64
    29ac:	8b 87       	std	Y+11, r24	; 0x0b
    29ae:	9c 87       	std	Y+12, r25	; 0x0c
    29b0:	ad 87       	std	Y+13, r26	; 0x0d
    29b2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    29b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    29b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    29b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    29ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    29bc:	20 e0       	ldi	r18, 0x00	; 0
    29be:	30 e0       	ldi	r19, 0x00	; 0
    29c0:	4a ef       	ldi	r20, 0xFA	; 250
    29c2:	54 e4       	ldi	r21, 0x44	; 68
    29c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29c8:	dc 01       	movw	r26, r24
    29ca:	cb 01       	movw	r24, r22
    29cc:	8f 83       	std	Y+7, r24	; 0x07
    29ce:	98 87       	std	Y+8, r25	; 0x08
    29d0:	a9 87       	std	Y+9, r26	; 0x09
    29d2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    29d4:	6f 81       	ldd	r22, Y+7	; 0x07
    29d6:	78 85       	ldd	r23, Y+8	; 0x08
    29d8:	89 85       	ldd	r24, Y+9	; 0x09
    29da:	9a 85       	ldd	r25, Y+10	; 0x0a
    29dc:	20 e0       	ldi	r18, 0x00	; 0
    29de:	30 e0       	ldi	r19, 0x00	; 0
    29e0:	40 e8       	ldi	r20, 0x80	; 128
    29e2:	5f e3       	ldi	r21, 0x3F	; 63
    29e4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    29e8:	88 23       	and	r24, r24
    29ea:	2c f4       	brge	.+10     	; 0x29f6 <LCD_vidDispChar+0x186>
		__ticks = 1;
    29ec:	81 e0       	ldi	r24, 0x01	; 1
    29ee:	90 e0       	ldi	r25, 0x00	; 0
    29f0:	9e 83       	std	Y+6, r25	; 0x06
    29f2:	8d 83       	std	Y+5, r24	; 0x05
    29f4:	3f c0       	rjmp	.+126    	; 0x2a74 <LCD_vidDispChar+0x204>
	else if (__tmp > 65535)
    29f6:	6f 81       	ldd	r22, Y+7	; 0x07
    29f8:	78 85       	ldd	r23, Y+8	; 0x08
    29fa:	89 85       	ldd	r24, Y+9	; 0x09
    29fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    29fe:	20 e0       	ldi	r18, 0x00	; 0
    2a00:	3f ef       	ldi	r19, 0xFF	; 255
    2a02:	4f e7       	ldi	r20, 0x7F	; 127
    2a04:	57 e4       	ldi	r21, 0x47	; 71
    2a06:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a0a:	18 16       	cp	r1, r24
    2a0c:	4c f5       	brge	.+82     	; 0x2a60 <LCD_vidDispChar+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a0e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a10:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a12:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a14:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a16:	20 e0       	ldi	r18, 0x00	; 0
    2a18:	30 e0       	ldi	r19, 0x00	; 0
    2a1a:	40 e2       	ldi	r20, 0x20	; 32
    2a1c:	51 e4       	ldi	r21, 0x41	; 65
    2a1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a22:	dc 01       	movw	r26, r24
    2a24:	cb 01       	movw	r24, r22
    2a26:	bc 01       	movw	r22, r24
    2a28:	cd 01       	movw	r24, r26
    2a2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a2e:	dc 01       	movw	r26, r24
    2a30:	cb 01       	movw	r24, r22
    2a32:	9e 83       	std	Y+6, r25	; 0x06
    2a34:	8d 83       	std	Y+5, r24	; 0x05
    2a36:	0f c0       	rjmp	.+30     	; 0x2a56 <LCD_vidDispChar+0x1e6>
    2a38:	88 ec       	ldi	r24, 0xC8	; 200
    2a3a:	90 e0       	ldi	r25, 0x00	; 0
    2a3c:	9c 83       	std	Y+4, r25	; 0x04
    2a3e:	8b 83       	std	Y+3, r24	; 0x03
    2a40:	8b 81       	ldd	r24, Y+3	; 0x03
    2a42:	9c 81       	ldd	r25, Y+4	; 0x04
    2a44:	01 97       	sbiw	r24, 0x01	; 1
    2a46:	f1 f7       	brne	.-4      	; 0x2a44 <LCD_vidDispChar+0x1d4>
    2a48:	9c 83       	std	Y+4, r25	; 0x04
    2a4a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a4c:	8d 81       	ldd	r24, Y+5	; 0x05
    2a4e:	9e 81       	ldd	r25, Y+6	; 0x06
    2a50:	01 97       	sbiw	r24, 0x01	; 1
    2a52:	9e 83       	std	Y+6, r25	; 0x06
    2a54:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a56:	8d 81       	ldd	r24, Y+5	; 0x05
    2a58:	9e 81       	ldd	r25, Y+6	; 0x06
    2a5a:	00 97       	sbiw	r24, 0x00	; 0
    2a5c:	69 f7       	brne	.-38     	; 0x2a38 <LCD_vidDispChar+0x1c8>
    2a5e:	14 c0       	rjmp	.+40     	; 0x2a88 <LCD_vidDispChar+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a60:	6f 81       	ldd	r22, Y+7	; 0x07
    2a62:	78 85       	ldd	r23, Y+8	; 0x08
    2a64:	89 85       	ldd	r24, Y+9	; 0x09
    2a66:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a6c:	dc 01       	movw	r26, r24
    2a6e:	cb 01       	movw	r24, r22
    2a70:	9e 83       	std	Y+6, r25	; 0x06
    2a72:	8d 83       	std	Y+5, r24	; 0x05
    2a74:	8d 81       	ldd	r24, Y+5	; 0x05
    2a76:	9e 81       	ldd	r25, Y+6	; 0x06
    2a78:	9a 83       	std	Y+2, r25	; 0x02
    2a7a:	89 83       	std	Y+1, r24	; 0x01
    2a7c:	89 81       	ldd	r24, Y+1	; 0x01
    2a7e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a80:	01 97       	sbiw	r24, 0x01	; 1
    2a82:	f1 f7       	brne	.-4      	; 0x2a80 <LCD_vidDispChar+0x210>
    2a84:	9a 83       	std	Y+2, r25	; 0x02
    2a86:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(5);
	}
    2a88:	6d 96       	adiw	r28, 0x1d	; 29
    2a8a:	0f b6       	in	r0, 0x3f	; 63
    2a8c:	f8 94       	cli
    2a8e:	de bf       	out	0x3e, r29	; 62
    2a90:	0f be       	out	0x3f, r0	; 63
    2a92:	cd bf       	out	0x3d, r28	; 61
    2a94:	cf 91       	pop	r28
    2a96:	df 91       	pop	r29
    2a98:	08 95       	ret

00002a9a <LCD_vidDispString>:
		_delay_ms(5);
	}

#endif
void LCD_vidDispString(uint8 *data)
{
    2a9a:	df 93       	push	r29
    2a9c:	cf 93       	push	r28
    2a9e:	cd b7       	in	r28, 0x3d	; 61
    2aa0:	de b7       	in	r29, 0x3e	; 62
    2aa2:	61 97       	sbiw	r28, 0x11	; 17
    2aa4:	0f b6       	in	r0, 0x3f	; 63
    2aa6:	f8 94       	cli
    2aa8:	de bf       	out	0x3e, r29	; 62
    2aaa:	0f be       	out	0x3f, r0	; 63
    2aac:	cd bf       	out	0x3d, r28	; 61
    2aae:	99 8b       	std	Y+17, r25	; 0x11
    2ab0:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i=0 ;
    2ab2:	1f 86       	std	Y+15, r1	; 0x0f
    2ab4:	80 c0       	rjmp	.+256    	; 0x2bb6 <LCD_vidDispString+0x11c>
	while (data[i]!=0) {
		LCD_vidDispChar(data[i]);
    2ab6:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ab8:	28 2f       	mov	r18, r24
    2aba:	30 e0       	ldi	r19, 0x00	; 0
    2abc:	88 89       	ldd	r24, Y+16	; 0x10
    2abe:	99 89       	ldd	r25, Y+17	; 0x11
    2ac0:	fc 01       	movw	r30, r24
    2ac2:	e2 0f       	add	r30, r18
    2ac4:	f3 1f       	adc	r31, r19
    2ac6:	80 81       	ld	r24, Z
    2ac8:	0e 94 38 14 	call	0x2870	; 0x2870 <LCD_vidDispChar>
		i++;
    2acc:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ace:	8f 5f       	subi	r24, 0xFF	; 255
    2ad0:	8f 87       	std	Y+15, r24	; 0x0f
    2ad2:	80 e0       	ldi	r24, 0x00	; 0
    2ad4:	90 e0       	ldi	r25, 0x00	; 0
    2ad6:	a0 e8       	ldi	r26, 0x80	; 128
    2ad8:	bf e3       	ldi	r27, 0x3F	; 63
    2ada:	8b 87       	std	Y+11, r24	; 0x0b
    2adc:	9c 87       	std	Y+12, r25	; 0x0c
    2ade:	ad 87       	std	Y+13, r26	; 0x0d
    2ae0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ae2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ae4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ae6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ae8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2aea:	20 e0       	ldi	r18, 0x00	; 0
    2aec:	30 e0       	ldi	r19, 0x00	; 0
    2aee:	4a ef       	ldi	r20, 0xFA	; 250
    2af0:	54 e4       	ldi	r21, 0x44	; 68
    2af2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2af6:	dc 01       	movw	r26, r24
    2af8:	cb 01       	movw	r24, r22
    2afa:	8f 83       	std	Y+7, r24	; 0x07
    2afc:	98 87       	std	Y+8, r25	; 0x08
    2afe:	a9 87       	std	Y+9, r26	; 0x09
    2b00:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b02:	6f 81       	ldd	r22, Y+7	; 0x07
    2b04:	78 85       	ldd	r23, Y+8	; 0x08
    2b06:	89 85       	ldd	r24, Y+9	; 0x09
    2b08:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b0a:	20 e0       	ldi	r18, 0x00	; 0
    2b0c:	30 e0       	ldi	r19, 0x00	; 0
    2b0e:	40 e8       	ldi	r20, 0x80	; 128
    2b10:	5f e3       	ldi	r21, 0x3F	; 63
    2b12:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b16:	88 23       	and	r24, r24
    2b18:	2c f4       	brge	.+10     	; 0x2b24 <LCD_vidDispString+0x8a>
		__ticks = 1;
    2b1a:	81 e0       	ldi	r24, 0x01	; 1
    2b1c:	90 e0       	ldi	r25, 0x00	; 0
    2b1e:	9e 83       	std	Y+6, r25	; 0x06
    2b20:	8d 83       	std	Y+5, r24	; 0x05
    2b22:	3f c0       	rjmp	.+126    	; 0x2ba2 <LCD_vidDispString+0x108>
	else if (__tmp > 65535)
    2b24:	6f 81       	ldd	r22, Y+7	; 0x07
    2b26:	78 85       	ldd	r23, Y+8	; 0x08
    2b28:	89 85       	ldd	r24, Y+9	; 0x09
    2b2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b2c:	20 e0       	ldi	r18, 0x00	; 0
    2b2e:	3f ef       	ldi	r19, 0xFF	; 255
    2b30:	4f e7       	ldi	r20, 0x7F	; 127
    2b32:	57 e4       	ldi	r21, 0x47	; 71
    2b34:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2b38:	18 16       	cp	r1, r24
    2b3a:	4c f5       	brge	.+82     	; 0x2b8e <LCD_vidDispString+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b40:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b42:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b44:	20 e0       	ldi	r18, 0x00	; 0
    2b46:	30 e0       	ldi	r19, 0x00	; 0
    2b48:	40 e2       	ldi	r20, 0x20	; 32
    2b4a:	51 e4       	ldi	r21, 0x41	; 65
    2b4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b50:	dc 01       	movw	r26, r24
    2b52:	cb 01       	movw	r24, r22
    2b54:	bc 01       	movw	r22, r24
    2b56:	cd 01       	movw	r24, r26
    2b58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b5c:	dc 01       	movw	r26, r24
    2b5e:	cb 01       	movw	r24, r22
    2b60:	9e 83       	std	Y+6, r25	; 0x06
    2b62:	8d 83       	std	Y+5, r24	; 0x05
    2b64:	0f c0       	rjmp	.+30     	; 0x2b84 <LCD_vidDispString+0xea>
    2b66:	88 ec       	ldi	r24, 0xC8	; 200
    2b68:	90 e0       	ldi	r25, 0x00	; 0
    2b6a:	9c 83       	std	Y+4, r25	; 0x04
    2b6c:	8b 83       	std	Y+3, r24	; 0x03
    2b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    2b70:	9c 81       	ldd	r25, Y+4	; 0x04
    2b72:	01 97       	sbiw	r24, 0x01	; 1
    2b74:	f1 f7       	brne	.-4      	; 0x2b72 <LCD_vidDispString+0xd8>
    2b76:	9c 83       	std	Y+4, r25	; 0x04
    2b78:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b7a:	8d 81       	ldd	r24, Y+5	; 0x05
    2b7c:	9e 81       	ldd	r25, Y+6	; 0x06
    2b7e:	01 97       	sbiw	r24, 0x01	; 1
    2b80:	9e 83       	std	Y+6, r25	; 0x06
    2b82:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b84:	8d 81       	ldd	r24, Y+5	; 0x05
    2b86:	9e 81       	ldd	r25, Y+6	; 0x06
    2b88:	00 97       	sbiw	r24, 0x00	; 0
    2b8a:	69 f7       	brne	.-38     	; 0x2b66 <LCD_vidDispString+0xcc>
    2b8c:	14 c0       	rjmp	.+40     	; 0x2bb6 <LCD_vidDispString+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b8e:	6f 81       	ldd	r22, Y+7	; 0x07
    2b90:	78 85       	ldd	r23, Y+8	; 0x08
    2b92:	89 85       	ldd	r24, Y+9	; 0x09
    2b94:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b9a:	dc 01       	movw	r26, r24
    2b9c:	cb 01       	movw	r24, r22
    2b9e:	9e 83       	std	Y+6, r25	; 0x06
    2ba0:	8d 83       	std	Y+5, r24	; 0x05
    2ba2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ba4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ba6:	9a 83       	std	Y+2, r25	; 0x02
    2ba8:	89 83       	std	Y+1, r24	; 0x01
    2baa:	89 81       	ldd	r24, Y+1	; 0x01
    2bac:	9a 81       	ldd	r25, Y+2	; 0x02
    2bae:	01 97       	sbiw	r24, 0x01	; 1
    2bb0:	f1 f7       	brne	.-4      	; 0x2bae <LCD_vidDispString+0x114>
    2bb2:	9a 83       	std	Y+2, r25	; 0x02
    2bb4:	89 83       	std	Y+1, r24	; 0x01

#endif
void LCD_vidDispString(uint8 *data)
{
	uint8 i=0 ;
	while (data[i]!=0) {
    2bb6:	8f 85       	ldd	r24, Y+15	; 0x0f
    2bb8:	28 2f       	mov	r18, r24
    2bba:	30 e0       	ldi	r19, 0x00	; 0
    2bbc:	88 89       	ldd	r24, Y+16	; 0x10
    2bbe:	99 89       	ldd	r25, Y+17	; 0x11
    2bc0:	fc 01       	movw	r30, r24
    2bc2:	e2 0f       	add	r30, r18
    2bc4:	f3 1f       	adc	r31, r19
    2bc6:	80 81       	ld	r24, Z
    2bc8:	88 23       	and	r24, r24
    2bca:	09 f0       	breq	.+2      	; 0x2bce <LCD_vidDispString+0x134>
    2bcc:	74 cf       	rjmp	.-280    	; 0x2ab6 <LCD_vidDispString+0x1c>
		LCD_vidDispChar(data[i]);
		i++;
		_delay_ms(1);
	}
}
    2bce:	61 96       	adiw	r28, 0x11	; 17
    2bd0:	0f b6       	in	r0, 0x3f	; 63
    2bd2:	f8 94       	cli
    2bd4:	de bf       	out	0x3e, r29	; 62
    2bd6:	0f be       	out	0x3f, r0	; 63
    2bd8:	cd bf       	out	0x3d, r28	; 61
    2bda:	cf 91       	pop	r28
    2bdc:	df 91       	pop	r29
    2bde:	08 95       	ret

00002be0 <main>:

void ADC_Temp_Init(void);
//int ADC_Read(char channel);


int main() {
    2be0:	df 93       	push	r29
    2be2:	cf 93       	push	r28
    2be4:	cd b7       	in	r28, 0x3d	; 61
    2be6:	de b7       	in	r29, 0x3e	; 62
	sei();
    2be8:	78 94       	sei
	ESP8266_VidInit();
    2bea:	0e 94 f6 17 	call	0x2fec	; 0x2fec <ESP8266_VidInit>
	ESP8266_VidConnectToWiFi("sayed","11112222");
    2bee:	80 e6       	ldi	r24, 0x60	; 96
    2bf0:	90 e0       	ldi	r25, 0x00	; 0
    2bf2:	26 e6       	ldi	r18, 0x66	; 102
    2bf4:	30 e0       	ldi	r19, 0x00	; 0
    2bf6:	b9 01       	movw	r22, r18
    2bf8:	0e 94 70 1a 	call	0x34e0	; 0x34e0 <ESP8266_VidConnectToWiFi>


	ADC_Init();    // adc intilize for heart beat
    2bfc:	0e 94 25 16 	call	0x2c4a	; 0x2c4a <ADC_Init>
	LCD_vidInit();
    2c00:	0e 94 0a 12 	call	0x2414	; 0x2414 <LCD_vidInit>
	TCCR0=0x03;
    2c04:	e3 e5       	ldi	r30, 0x53	; 83
    2c06:	f0 e0       	ldi	r31, 0x00	; 0
    2c08:	83 e0       	ldi	r24, 0x03	; 3
    2c0a:	80 83       	st	Z, r24
	TIMSK|=0x01;
    2c0c:	a9 e5       	ldi	r26, 0x59	; 89
    2c0e:	b0 e0       	ldi	r27, 0x00	; 0
    2c10:	e9 e5       	ldi	r30, 0x59	; 89
    2c12:	f0 e0       	ldi	r31, 0x00	; 0
    2c14:	80 81       	ld	r24, Z
    2c16:	81 60       	ori	r24, 0x01	; 1
    2c18:	8c 93       	st	X, r24


	while (1) {

		if (flag_finish==1)
    2c1a:	80 91 94 02 	lds	r24, 0x0294
    2c1e:	90 91 95 02 	lds	r25, 0x0295
    2c22:	81 30       	cpi	r24, 0x01	; 1
    2c24:	91 05       	cpc	r25, r1
    2c26:	c9 f7       	brne	.-14     	; 0x2c1a <main+0x3a>
		{
			//wifi part sends the data in the variable
						// we will send variable (bpm )for heart beat
			// we will send variable (temp)for temprature

			 ESP8266_VidSendHB(bpm);
    2c28:	80 91 8a 02 	lds	r24, 0x028A
    2c2c:	90 91 8b 02 	lds	r25, 0x028B
    2c30:	0e 94 2f 23 	call	0x465e	; 0x465e <ESP8266_VidSendHB>
			 ESP8266_VidSendPR(temp);
    2c34:	80 91 96 02 	lds	r24, 0x0296
    2c38:	90 91 97 02 	lds	r25, 0x0297
    2c3c:	0e 94 b9 24 	call	0x4972	; 0x4972 <ESP8266_VidSendPR>


			flag_finish=0;
    2c40:	10 92 95 02 	sts	0x0295, r1
    2c44:	10 92 94 02 	sts	0x0294, r1
    2c48:	e8 cf       	rjmp	.-48     	; 0x2c1a <main+0x3a>

00002c4a <ADC_Init>:

	}
}

void ADC_Init()  // intilizing adc for heart beat
{
    2c4a:	df 93       	push	r29
    2c4c:	cf 93       	push	r28
    2c4e:	cd b7       	in	r28, 0x3d	; 61
    2c50:	de b7       	in	r29, 0x3e	; 62

	ClrBit(DDRA, 1);  // make ADC channel pin input for heart
    2c52:	aa e3       	ldi	r26, 0x3A	; 58
    2c54:	b0 e0       	ldi	r27, 0x00	; 0
    2c56:	ea e3       	ldi	r30, 0x3A	; 58
    2c58:	f0 e0       	ldi	r31, 0x00	; 0
    2c5a:	80 81       	ld	r24, Z
    2c5c:	8d 7f       	andi	r24, 0xFD	; 253
    2c5e:	8c 93       	st	X, r24
	ADCSRA = 0x8F;  // enable ADC with frequency 8M/128  and interrupt enable
    2c60:	e6 e2       	ldi	r30, 0x26	; 38
    2c62:	f0 e0       	ldi	r31, 0x00	; 0
    2c64:	8f e8       	ldi	r24, 0x8F	; 143
    2c66:	80 83       	st	Z, r24
	ADMUX = 0x40; //set reference VCC
    2c68:	e7 e2       	ldi	r30, 0x27	; 39
    2c6a:	f0 e0       	ldi	r31, 0x00	; 0
    2c6c:	80 e4       	ldi	r24, 0x40	; 64
    2c6e:	80 83       	st	Z, r24
}
    2c70:	cf 91       	pop	r28
    2c72:	df 91       	pop	r29
    2c74:	08 95       	ret

00002c76 <ADC_Temp_Init>:



void ADC_Temp_Init(void)   // intilizing adc for temp
{
    2c76:	df 93       	push	r29
    2c78:	cf 93       	push	r28
    2c7a:	cd b7       	in	r28, 0x3d	; 61
    2c7c:	de b7       	in	r29, 0x3e	; 62
	ClrBit(DDRA,0);  // make ADC channel pin input
    2c7e:	aa e3       	ldi	r26, 0x3A	; 58
    2c80:	b0 e0       	ldi	r27, 0x00	; 0
    2c82:	ea e3       	ldi	r30, 0x3A	; 58
    2c84:	f0 e0       	ldi	r31, 0x00	; 0
    2c86:	80 81       	ld	r24, Z
    2c88:	8e 7f       	andi	r24, 0xFE	; 254
    2c8a:	8c 93       	st	X, r24
	ADCSRA=0x8F;  // enable ADC with frequency 8M/128
    2c8c:	e6 e2       	ldi	r30, 0x26	; 38
    2c8e:	f0 e0       	ldi	r31, 0x00	; 0
    2c90:	8f e8       	ldi	r24, 0x8F	; 143
    2c92:	80 83       	st	Z, r24
	ADMUX=0x40; //set reference VCC
    2c94:	e7 e2       	ldi	r30, 0x27	; 39
    2c96:	f0 e0       	ldi	r31, 0x00	; 0
    2c98:	80 e4       	ldi	r24, 0x40	; 64
    2c9a:	80 83       	st	Z, r24
}
    2c9c:	cf 91       	pop	r28
    2c9e:	df 91       	pop	r29
    2ca0:	08 95       	ret

00002ca2 <__vector_16>:
//	SetBit(ADCSRA,ADIF);
//	_delay_us(10);
//	return (Ain); /* Return digital value*/
//}
ISR(ADC_vect)
{  if (heart_flag==1)
    2ca2:	1f 92       	push	r1
    2ca4:	0f 92       	push	r0
    2ca6:	0f b6       	in	r0, 0x3f	; 63
    2ca8:	0f 92       	push	r0
    2caa:	11 24       	eor	r1, r1
    2cac:	2f 93       	push	r18
    2cae:	3f 93       	push	r19
    2cb0:	4f 93       	push	r20
    2cb2:	5f 93       	push	r21
    2cb4:	6f 93       	push	r22
    2cb6:	7f 93       	push	r23
    2cb8:	8f 93       	push	r24
    2cba:	9f 93       	push	r25
    2cbc:	af 93       	push	r26
    2cbe:	bf 93       	push	r27
    2cc0:	ef 93       	push	r30
    2cc2:	ff 93       	push	r31
    2cc4:	df 93       	push	r29
    2cc6:	cf 93       	push	r28
    2cc8:	cd b7       	in	r28, 0x3d	; 61
    2cca:	de b7       	in	r29, 0x3e	; 62
    2ccc:	2e 97       	sbiw	r28, 0x0e	; 14
    2cce:	de bf       	out	0x3e, r29	; 62
    2cd0:	cd bf       	out	0x3d, r28	; 61
    2cd2:	80 91 92 02 	lds	r24, 0x0292
    2cd6:	90 91 93 02 	lds	r25, 0x0293
    2cda:	81 30       	cpi	r24, 0x01	; 1
    2cdc:	91 05       	cpc	r25, r1
    2cde:	a9 f5       	brne	.+106    	; 0x2d4a <__vector_16+0xa8>
   {
	AinLow = (int) ADCL;
    2ce0:	e4 e2       	ldi	r30, 0x24	; 36
    2ce2:	f0 e0       	ldi	r31, 0x00	; 0
    2ce4:	80 81       	ld	r24, Z
    2ce6:	88 2f       	mov	r24, r24
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	90 93 9d 02 	sts	0x029D, r25
    2cee:	80 93 9c 02 	sts	0x029C, r24
	Ain = ADCH * 256;
    2cf2:	e5 e2       	ldi	r30, 0x25	; 37
    2cf4:	f0 e0       	ldi	r31, 0x00	; 0
    2cf6:	80 81       	ld	r24, Z
    2cf8:	88 2f       	mov	r24, r24
    2cfa:	90 e0       	ldi	r25, 0x00	; 0
    2cfc:	98 2f       	mov	r25, r24
    2cfe:	88 27       	eor	r24, r24
    2d00:	90 93 9f 02 	sts	0x029F, r25
    2d04:	80 93 9e 02 	sts	0x029E, r24
	Ain = Ain + AinLow;
    2d08:	20 91 9e 02 	lds	r18, 0x029E
    2d0c:	30 91 9f 02 	lds	r19, 0x029F
    2d10:	80 91 9c 02 	lds	r24, 0x029C
    2d14:	90 91 9d 02 	lds	r25, 0x029D
    2d18:	82 0f       	add	r24, r18
    2d1a:	93 1f       	adc	r25, r19
    2d1c:	90 93 9f 02 	sts	0x029F, r25
    2d20:	80 93 9e 02 	sts	0x029E, r24
	if (Ain>=650)
    2d24:	80 91 9e 02 	lds	r24, 0x029E
    2d28:	90 91 9f 02 	lds	r25, 0x029F
    2d2c:	22 e0       	ldi	r18, 0x02	; 2
    2d2e:	8a 38       	cpi	r24, 0x8A	; 138
    2d30:	92 07       	cpc	r25, r18
    2d32:	0c f4       	brge	.+2      	; 0x2d36 <__vector_16+0x94>
    2d34:	bb c0       	rjmp	.+374    	; 0x2eac <__vector_16+0x20a>
	{ bpm++;}
    2d36:	80 91 8a 02 	lds	r24, 0x028A
    2d3a:	90 91 8b 02 	lds	r25, 0x028B
    2d3e:	01 96       	adiw	r24, 0x01	; 1
    2d40:	90 93 8b 02 	sts	0x028B, r25
    2d44:	80 93 8a 02 	sts	0x028A, r24
    2d48:	b1 c0       	rjmp	.+354    	; 0x2eac <__vector_16+0x20a>

	//bpm is the variable i want send for tmepreature;
   }
  else if(temp_flag==1)
    2d4a:	80 91 90 02 	lds	r24, 0x0290
    2d4e:	90 91 91 02 	lds	r25, 0x0291
    2d52:	81 30       	cpi	r24, 0x01	; 1
    2d54:	91 05       	cpc	r25, r1
    2d56:	09 f0       	breq	.+2      	; 0x2d5a <__vector_16+0xb8>
    2d58:	a9 c0       	rjmp	.+338    	; 0x2eac <__vector_16+0x20a>
	{
	  temp=ADCL*2.5; // 2.5 is the step size 2.5mV
    2d5a:	e4 e2       	ldi	r30, 0x24	; 36
    2d5c:	f0 e0       	ldi	r31, 0x00	; 0
    2d5e:	80 81       	ld	r24, Z
    2d60:	88 2f       	mov	r24, r24
    2d62:	90 e0       	ldi	r25, 0x00	; 0
    2d64:	aa 27       	eor	r26, r26
    2d66:	97 fd       	sbrc	r25, 7
    2d68:	a0 95       	com	r26
    2d6a:	ba 2f       	mov	r27, r26
    2d6c:	bc 01       	movw	r22, r24
    2d6e:	cd 01       	movw	r24, r26
    2d70:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
    2d74:	dc 01       	movw	r26, r24
    2d76:	cb 01       	movw	r24, r22
    2d78:	bc 01       	movw	r22, r24
    2d7a:	cd 01       	movw	r24, r26
    2d7c:	20 e0       	ldi	r18, 0x00	; 0
    2d7e:	30 e0       	ldi	r19, 0x00	; 0
    2d80:	40 e2       	ldi	r20, 0x20	; 32
    2d82:	50 e4       	ldi	r21, 0x40	; 64
    2d84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d88:	dc 01       	movw	r26, r24
    2d8a:	cb 01       	movw	r24, r22
    2d8c:	bc 01       	movw	r22, r24
    2d8e:	cd 01       	movw	r24, r26
    2d90:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
    2d94:	dc 01       	movw	r26, r24
    2d96:	cb 01       	movw	r24, r22
    2d98:	90 93 97 02 	sts	0x0297, r25
    2d9c:	80 93 96 02 	sts	0x0296, r24
	  	temp/=10; // LM35 return 10mv / celsius
    2da0:	80 91 96 02 	lds	r24, 0x0296
    2da4:	90 91 97 02 	lds	r25, 0x0297
    2da8:	2a e0       	ldi	r18, 0x0A	; 10
    2daa:	30 e0       	ldi	r19, 0x00	; 0
    2dac:	b9 01       	movw	r22, r18
    2dae:	0e 94 09 28 	call	0x5012	; 0x5012 <__divmodhi4>
    2db2:	cb 01       	movw	r24, r22
    2db4:	90 93 97 02 	sts	0x0297, r25
    2db8:	80 93 96 02 	sts	0x0296, r24
    2dbc:	80 e0       	ldi	r24, 0x00	; 0
    2dbe:	90 e0       	ldi	r25, 0x00	; 0
    2dc0:	a8 e4       	ldi	r26, 0x48	; 72
    2dc2:	b2 e4       	ldi	r27, 0x42	; 66
    2dc4:	8b 87       	std	Y+11, r24	; 0x0b
    2dc6:	9c 87       	std	Y+12, r25	; 0x0c
    2dc8:	ad 87       	std	Y+13, r26	; 0x0d
    2dca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2dcc:	6b 85       	ldd	r22, Y+11	; 0x0b
    2dce:	7c 85       	ldd	r23, Y+12	; 0x0c
    2dd0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2dd2:	9e 85       	ldd	r25, Y+14	; 0x0e
    2dd4:	20 e0       	ldi	r18, 0x00	; 0
    2dd6:	30 e0       	ldi	r19, 0x00	; 0
    2dd8:	4a ef       	ldi	r20, 0xFA	; 250
    2dda:	54 e4       	ldi	r21, 0x44	; 68
    2ddc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2de0:	dc 01       	movw	r26, r24
    2de2:	cb 01       	movw	r24, r22
    2de4:	8f 83       	std	Y+7, r24	; 0x07
    2de6:	98 87       	std	Y+8, r25	; 0x08
    2de8:	a9 87       	std	Y+9, r26	; 0x09
    2dea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2dec:	6f 81       	ldd	r22, Y+7	; 0x07
    2dee:	78 85       	ldd	r23, Y+8	; 0x08
    2df0:	89 85       	ldd	r24, Y+9	; 0x09
    2df2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2df4:	20 e0       	ldi	r18, 0x00	; 0
    2df6:	30 e0       	ldi	r19, 0x00	; 0
    2df8:	40 e8       	ldi	r20, 0x80	; 128
    2dfa:	5f e3       	ldi	r21, 0x3F	; 63
    2dfc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e00:	88 23       	and	r24, r24
    2e02:	2c f4       	brge	.+10     	; 0x2e0e <__vector_16+0x16c>
		__ticks = 1;
    2e04:	81 e0       	ldi	r24, 0x01	; 1
    2e06:	90 e0       	ldi	r25, 0x00	; 0
    2e08:	9e 83       	std	Y+6, r25	; 0x06
    2e0a:	8d 83       	std	Y+5, r24	; 0x05
    2e0c:	3f c0       	rjmp	.+126    	; 0x2e8c <__vector_16+0x1ea>
	else if (__tmp > 65535)
    2e0e:	6f 81       	ldd	r22, Y+7	; 0x07
    2e10:	78 85       	ldd	r23, Y+8	; 0x08
    2e12:	89 85       	ldd	r24, Y+9	; 0x09
    2e14:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e16:	20 e0       	ldi	r18, 0x00	; 0
    2e18:	3f ef       	ldi	r19, 0xFF	; 255
    2e1a:	4f e7       	ldi	r20, 0x7F	; 127
    2e1c:	57 e4       	ldi	r21, 0x47	; 71
    2e1e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e22:	18 16       	cp	r1, r24
    2e24:	4c f5       	brge	.+82     	; 0x2e78 <__vector_16+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e26:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e28:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e2e:	20 e0       	ldi	r18, 0x00	; 0
    2e30:	30 e0       	ldi	r19, 0x00	; 0
    2e32:	40 e2       	ldi	r20, 0x20	; 32
    2e34:	51 e4       	ldi	r21, 0x41	; 65
    2e36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e3a:	dc 01       	movw	r26, r24
    2e3c:	cb 01       	movw	r24, r22
    2e3e:	bc 01       	movw	r22, r24
    2e40:	cd 01       	movw	r24, r26
    2e42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e46:	dc 01       	movw	r26, r24
    2e48:	cb 01       	movw	r24, r22
    2e4a:	9e 83       	std	Y+6, r25	; 0x06
    2e4c:	8d 83       	std	Y+5, r24	; 0x05
    2e4e:	0f c0       	rjmp	.+30     	; 0x2e6e <__vector_16+0x1cc>
    2e50:	88 ec       	ldi	r24, 0xC8	; 200
    2e52:	90 e0       	ldi	r25, 0x00	; 0
    2e54:	9c 83       	std	Y+4, r25	; 0x04
    2e56:	8b 83       	std	Y+3, r24	; 0x03
    2e58:	8b 81       	ldd	r24, Y+3	; 0x03
    2e5a:	9c 81       	ldd	r25, Y+4	; 0x04
    2e5c:	01 97       	sbiw	r24, 0x01	; 1
    2e5e:	f1 f7       	brne	.-4      	; 0x2e5c <__vector_16+0x1ba>
    2e60:	9c 83       	std	Y+4, r25	; 0x04
    2e62:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e64:	8d 81       	ldd	r24, Y+5	; 0x05
    2e66:	9e 81       	ldd	r25, Y+6	; 0x06
    2e68:	01 97       	sbiw	r24, 0x01	; 1
    2e6a:	9e 83       	std	Y+6, r25	; 0x06
    2e6c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e6e:	8d 81       	ldd	r24, Y+5	; 0x05
    2e70:	9e 81       	ldd	r25, Y+6	; 0x06
    2e72:	00 97       	sbiw	r24, 0x00	; 0
    2e74:	69 f7       	brne	.-38     	; 0x2e50 <__vector_16+0x1ae>
    2e76:	14 c0       	rjmp	.+40     	; 0x2ea0 <__vector_16+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e78:	6f 81       	ldd	r22, Y+7	; 0x07
    2e7a:	78 85       	ldd	r23, Y+8	; 0x08
    2e7c:	89 85       	ldd	r24, Y+9	; 0x09
    2e7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e84:	dc 01       	movw	r26, r24
    2e86:	cb 01       	movw	r24, r22
    2e88:	9e 83       	std	Y+6, r25	; 0x06
    2e8a:	8d 83       	std	Y+5, r24	; 0x05
    2e8c:	8d 81       	ldd	r24, Y+5	; 0x05
    2e8e:	9e 81       	ldd	r25, Y+6	; 0x06
    2e90:	9a 83       	std	Y+2, r25	; 0x02
    2e92:	89 83       	std	Y+1, r24	; 0x01
    2e94:	89 81       	ldd	r24, Y+1	; 0x01
    2e96:	9a 81       	ldd	r25, Y+2	; 0x02
    2e98:	01 97       	sbiw	r24, 0x01	; 1
    2e9a:	f1 f7       	brne	.-4      	; 0x2e98 <__vector_16+0x1f6>
    2e9c:	9a 83       	std	Y+2, r25	; 0x02
    2e9e:	89 83       	std	Y+1, r24	; 0x01
	  	_delay_ms(50);

	  	flag_finish=1;
    2ea0:	81 e0       	ldi	r24, 0x01	; 1
    2ea2:	90 e0       	ldi	r25, 0x00	; 0
    2ea4:	90 93 95 02 	sts	0x0295, r25
    2ea8:	80 93 94 02 	sts	0x0294, r24

	  	//temp is the variable i want send for tmepreature

	}
}
    2eac:	2e 96       	adiw	r28, 0x0e	; 14
    2eae:	de bf       	out	0x3e, r29	; 62
    2eb0:	cd bf       	out	0x3d, r28	; 61
    2eb2:	cf 91       	pop	r28
    2eb4:	df 91       	pop	r29
    2eb6:	ff 91       	pop	r31
    2eb8:	ef 91       	pop	r30
    2eba:	bf 91       	pop	r27
    2ebc:	af 91       	pop	r26
    2ebe:	9f 91       	pop	r25
    2ec0:	8f 91       	pop	r24
    2ec2:	7f 91       	pop	r23
    2ec4:	6f 91       	pop	r22
    2ec6:	5f 91       	pop	r21
    2ec8:	4f 91       	pop	r20
    2eca:	3f 91       	pop	r19
    2ecc:	2f 91       	pop	r18
    2ece:	0f 90       	pop	r0
    2ed0:	0f be       	out	0x3f, r0	; 63
    2ed2:	0f 90       	pop	r0
    2ed4:	1f 90       	pop	r1
    2ed6:	18 95       	reti

00002ed8 <__vector_11>:

ISR(TIMER0_OVF_vect)
{
    2ed8:	1f 92       	push	r1
    2eda:	0f 92       	push	r0
    2edc:	0f b6       	in	r0, 0x3f	; 63
    2ede:	0f 92       	push	r0
    2ee0:	11 24       	eor	r1, r1
    2ee2:	2f 93       	push	r18
    2ee4:	3f 93       	push	r19
    2ee6:	4f 93       	push	r20
    2ee8:	5f 93       	push	r21
    2eea:	6f 93       	push	r22
    2eec:	7f 93       	push	r23
    2eee:	8f 93       	push	r24
    2ef0:	9f 93       	push	r25
    2ef2:	af 93       	push	r26
    2ef4:	bf 93       	push	r27
    2ef6:	ef 93       	push	r30
    2ef8:	ff 93       	push	r31
    2efa:	df 93       	push	r29
    2efc:	cf 93       	push	r28
    2efe:	cd b7       	in	r28, 0x3d	; 61
    2f00:	de b7       	in	r29, 0x3e	; 62
	flag10++;
    2f02:	80 91 8e 02 	lds	r24, 0x028E
    2f06:	90 91 8f 02 	lds	r25, 0x028F
    2f0a:	01 96       	adiw	r24, 0x01	; 1
    2f0c:	90 93 8f 02 	sts	0x028F, r25
    2f10:	80 93 8e 02 	sts	0x028E, r24
	if (flag10<5000)
    2f14:	80 91 8e 02 	lds	r24, 0x028E
    2f18:	90 91 8f 02 	lds	r25, 0x028F
    2f1c:	23 e1       	ldi	r18, 0x13	; 19
    2f1e:	88 38       	cpi	r24, 0x88	; 136
    2f20:	92 07       	cpc	r25, r18
    2f22:	b4 f5       	brge	.+108    	; 0x2f90 <__vector_11+0xb8>
	{
		if (temp_flag==1 && heart_flag==0)
    2f24:	80 91 90 02 	lds	r24, 0x0290
    2f28:	90 91 91 02 	lds	r25, 0x0291
    2f2c:	81 30       	cpi	r24, 0x01	; 1
    2f2e:	91 05       	cpc	r25, r1
    2f30:	41 f4       	brne	.+16     	; 0x2f42 <__vector_11+0x6a>
    2f32:	80 91 92 02 	lds	r24, 0x0292
    2f36:	90 91 93 02 	lds	r25, 0x0293
    2f3a:	00 97       	sbiw	r24, 0x00	; 0
    2f3c:	11 f4       	brne	.+4      	; 0x2f42 <__vector_11+0x6a>
	     {
		     ADC_Init();      //changing temp initlization to heart intilization
    2f3e:	0e 94 25 16 	call	0x2c4a	; 0x2c4a <ADC_Init>

	     }
		if (counter==100)
    2f42:	80 91 8c 02 	lds	r24, 0x028C
    2f46:	90 91 8d 02 	lds	r25, 0x028D
    2f4a:	84 36       	cpi	r24, 0x64	; 100
    2f4c:	91 05       	cpc	r25, r1
    2f4e:	b1 f4       	brne	.+44     	; 0x2f7c <__vector_11+0xa4>
		{
			counter=0;
    2f50:	10 92 8d 02 	sts	0x028D, r1
    2f54:	10 92 8c 02 	sts	0x028C, r1
			temp_flag=0;
    2f58:	10 92 91 02 	sts	0x0291, r1
    2f5c:	10 92 90 02 	sts	0x0290, r1
			heart_flag=1;
    2f60:	81 e0       	ldi	r24, 0x01	; 1
    2f62:	90 e0       	ldi	r25, 0x00	; 0
    2f64:	90 93 93 02 	sts	0x0293, r25
    2f68:	80 93 92 02 	sts	0x0292, r24
			SetBit(ADCSRA,ADSC);
    2f6c:	a6 e2       	ldi	r26, 0x26	; 38
    2f6e:	b0 e0       	ldi	r27, 0x00	; 0
    2f70:	e6 e2       	ldi	r30, 0x26	; 38
    2f72:	f0 e0       	ldi	r31, 0x00	; 0
    2f74:	80 81       	ld	r24, Z
    2f76:	80 64       	ori	r24, 0x40	; 64
    2f78:	8c 93       	st	X, r24
    2f7a:	25 c0       	rjmp	.+74     	; 0x2fc6 <__vector_11+0xee>

		}
		else
		{
			counter++;
    2f7c:	80 91 8c 02 	lds	r24, 0x028C
    2f80:	90 91 8d 02 	lds	r25, 0x028D
    2f84:	01 96       	adiw	r24, 0x01	; 1
    2f86:	90 93 8d 02 	sts	0x028D, r25
    2f8a:	80 93 8c 02 	sts	0x028C, r24
    2f8e:	1b c0       	rjmp	.+54     	; 0x2fc6 <__vector_11+0xee>
		}
	}
	else
	{
		ADC_Temp_Init();
    2f90:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <ADC_Temp_Init>
		temp_flag=1;
    2f94:	81 e0       	ldi	r24, 0x01	; 1
    2f96:	90 e0       	ldi	r25, 0x00	; 0
    2f98:	90 93 91 02 	sts	0x0291, r25
    2f9c:	80 93 90 02 	sts	0x0290, r24
		heart_flag=0;
    2fa0:	10 92 93 02 	sts	0x0293, r1
    2fa4:	10 92 92 02 	sts	0x0292, r1
		SetBit(ADCSRA,ADSC);
    2fa8:	a6 e2       	ldi	r26, 0x26	; 38
    2faa:	b0 e0       	ldi	r27, 0x00	; 0
    2fac:	e6 e2       	ldi	r30, 0x26	; 38
    2fae:	f0 e0       	ldi	r31, 0x00	; 0
    2fb0:	80 81       	ld	r24, Z
    2fb2:	80 64       	ori	r24, 0x40	; 64
    2fb4:	8c 93       	st	X, r24
		LCD_vidCmd(CMD_CLEAR);
		LCD_vidCmd(CMD_HOME);
		itoa(bpm,test,10);
		LCD_vidDispString((uint8*) test);
		LCD_vidDispString((uint8*) " Finish");*/
		flag=0;
    2fb6:	10 92 83 02 	sts	0x0283, r1
    2fba:	10 92 82 02 	sts	0x0282, r1

		flag10=0;
    2fbe:	10 92 8f 02 	sts	0x028F, r1
    2fc2:	10 92 8e 02 	sts	0x028E, r1
	}
}
    2fc6:	cf 91       	pop	r28
    2fc8:	df 91       	pop	r29
    2fca:	ff 91       	pop	r31
    2fcc:	ef 91       	pop	r30
    2fce:	bf 91       	pop	r27
    2fd0:	af 91       	pop	r26
    2fd2:	9f 91       	pop	r25
    2fd4:	8f 91       	pop	r24
    2fd6:	7f 91       	pop	r23
    2fd8:	6f 91       	pop	r22
    2fda:	5f 91       	pop	r21
    2fdc:	4f 91       	pop	r20
    2fde:	3f 91       	pop	r19
    2fe0:	2f 91       	pop	r18
    2fe2:	0f 90       	pop	r0
    2fe4:	0f be       	out	0x3f, r0	; 63
    2fe6:	0f 90       	pop	r0
    2fe8:	1f 90       	pop	r1
    2fea:	18 95       	reti

00002fec <ESP8266_VidInit>:

//the function of wifi---------------------
void ESP8266_VidInit()
{
    2fec:	0f 93       	push	r16
    2fee:	1f 93       	push	r17
    2ff0:	df 93       	push	r29
    2ff2:	cf 93       	push	r28
    2ff4:	cd b7       	in	r28, 0x3d	; 61
    2ff6:	de b7       	in	r29, 0x3e	; 62
    2ff8:	c6 54       	subi	r28, 0x46	; 70
    2ffa:	d0 40       	sbci	r29, 0x00	; 0
    2ffc:	0f b6       	in	r0, 0x3f	; 63
    2ffe:	f8 94       	cli
    3000:	de bf       	out	0x3e, r29	; 62
    3002:	0f be       	out	0x3f, r0	; 63
    3004:	cd bf       	out	0x3d, r28	; 61
	//disable echo
	USART_SendStr( (u8 *)"ATE0\r\n" );
    3006:	8f e6       	ldi	r24, 0x6F	; 111
    3008:	90 e0       	ldi	r25, 0x00	; 0
    300a:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    300e:	fe 01       	movw	r30, r28
    3010:	ed 5b       	subi	r30, 0xBD	; 189
    3012:	ff 4f       	sbci	r31, 0xFF	; 255
    3014:	80 e0       	ldi	r24, 0x00	; 0
    3016:	90 e0       	ldi	r25, 0x00	; 0
    3018:	aa e7       	ldi	r26, 0x7A	; 122
    301a:	b4 e4       	ldi	r27, 0x44	; 68
    301c:	80 83       	st	Z, r24
    301e:	91 83       	std	Z+1, r25	; 0x01
    3020:	a2 83       	std	Z+2, r26	; 0x02
    3022:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3024:	8e 01       	movw	r16, r28
    3026:	01 5c       	subi	r16, 0xC1	; 193
    3028:	1f 4f       	sbci	r17, 0xFF	; 255
    302a:	fe 01       	movw	r30, r28
    302c:	ed 5b       	subi	r30, 0xBD	; 189
    302e:	ff 4f       	sbci	r31, 0xFF	; 255
    3030:	60 81       	ld	r22, Z
    3032:	71 81       	ldd	r23, Z+1	; 0x01
    3034:	82 81       	ldd	r24, Z+2	; 0x02
    3036:	93 81       	ldd	r25, Z+3	; 0x03
    3038:	20 e0       	ldi	r18, 0x00	; 0
    303a:	30 e0       	ldi	r19, 0x00	; 0
    303c:	4a ef       	ldi	r20, 0xFA	; 250
    303e:	54 e4       	ldi	r21, 0x44	; 68
    3040:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3044:	dc 01       	movw	r26, r24
    3046:	cb 01       	movw	r24, r22
    3048:	f8 01       	movw	r30, r16
    304a:	80 83       	st	Z, r24
    304c:	91 83       	std	Z+1, r25	; 0x01
    304e:	a2 83       	std	Z+2, r26	; 0x02
    3050:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3052:	fe 01       	movw	r30, r28
    3054:	ff 96       	adiw	r30, 0x3f	; 63
    3056:	60 81       	ld	r22, Z
    3058:	71 81       	ldd	r23, Z+1	; 0x01
    305a:	82 81       	ldd	r24, Z+2	; 0x02
    305c:	93 81       	ldd	r25, Z+3	; 0x03
    305e:	20 e0       	ldi	r18, 0x00	; 0
    3060:	30 e0       	ldi	r19, 0x00	; 0
    3062:	40 e8       	ldi	r20, 0x80	; 128
    3064:	5f e3       	ldi	r21, 0x3F	; 63
    3066:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    306a:	88 23       	and	r24, r24
    306c:	2c f4       	brge	.+10     	; 0x3078 <ESP8266_VidInit+0x8c>
		__ticks = 1;
    306e:	81 e0       	ldi	r24, 0x01	; 1
    3070:	90 e0       	ldi	r25, 0x00	; 0
    3072:	9e af       	std	Y+62, r25	; 0x3e
    3074:	8d af       	std	Y+61, r24	; 0x3d
    3076:	46 c0       	rjmp	.+140    	; 0x3104 <ESP8266_VidInit+0x118>
	else if (__tmp > 65535)
    3078:	fe 01       	movw	r30, r28
    307a:	ff 96       	adiw	r30, 0x3f	; 63
    307c:	60 81       	ld	r22, Z
    307e:	71 81       	ldd	r23, Z+1	; 0x01
    3080:	82 81       	ldd	r24, Z+2	; 0x02
    3082:	93 81       	ldd	r25, Z+3	; 0x03
    3084:	20 e0       	ldi	r18, 0x00	; 0
    3086:	3f ef       	ldi	r19, 0xFF	; 255
    3088:	4f e7       	ldi	r20, 0x7F	; 127
    308a:	57 e4       	ldi	r21, 0x47	; 71
    308c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3090:	18 16       	cp	r1, r24
    3092:	64 f5       	brge	.+88     	; 0x30ec <ESP8266_VidInit+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3094:	fe 01       	movw	r30, r28
    3096:	ed 5b       	subi	r30, 0xBD	; 189
    3098:	ff 4f       	sbci	r31, 0xFF	; 255
    309a:	60 81       	ld	r22, Z
    309c:	71 81       	ldd	r23, Z+1	; 0x01
    309e:	82 81       	ldd	r24, Z+2	; 0x02
    30a0:	93 81       	ldd	r25, Z+3	; 0x03
    30a2:	20 e0       	ldi	r18, 0x00	; 0
    30a4:	30 e0       	ldi	r19, 0x00	; 0
    30a6:	40 e2       	ldi	r20, 0x20	; 32
    30a8:	51 e4       	ldi	r21, 0x41	; 65
    30aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30ae:	dc 01       	movw	r26, r24
    30b0:	cb 01       	movw	r24, r22
    30b2:	bc 01       	movw	r22, r24
    30b4:	cd 01       	movw	r24, r26
    30b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30ba:	dc 01       	movw	r26, r24
    30bc:	cb 01       	movw	r24, r22
    30be:	9e af       	std	Y+62, r25	; 0x3e
    30c0:	8d af       	std	Y+61, r24	; 0x3d
    30c2:	0f c0       	rjmp	.+30     	; 0x30e2 <ESP8266_VidInit+0xf6>
    30c4:	88 ec       	ldi	r24, 0xC8	; 200
    30c6:	90 e0       	ldi	r25, 0x00	; 0
    30c8:	9c af       	std	Y+60, r25	; 0x3c
    30ca:	8b af       	std	Y+59, r24	; 0x3b
    30cc:	8b ad       	ldd	r24, Y+59	; 0x3b
    30ce:	9c ad       	ldd	r25, Y+60	; 0x3c
    30d0:	01 97       	sbiw	r24, 0x01	; 1
    30d2:	f1 f7       	brne	.-4      	; 0x30d0 <ESP8266_VidInit+0xe4>
    30d4:	9c af       	std	Y+60, r25	; 0x3c
    30d6:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    30d8:	8d ad       	ldd	r24, Y+61	; 0x3d
    30da:	9e ad       	ldd	r25, Y+62	; 0x3e
    30dc:	01 97       	sbiw	r24, 0x01	; 1
    30de:	9e af       	std	Y+62, r25	; 0x3e
    30e0:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30e2:	8d ad       	ldd	r24, Y+61	; 0x3d
    30e4:	9e ad       	ldd	r25, Y+62	; 0x3e
    30e6:	00 97       	sbiw	r24, 0x00	; 0
    30e8:	69 f7       	brne	.-38     	; 0x30c4 <ESP8266_VidInit+0xd8>
    30ea:	16 c0       	rjmp	.+44     	; 0x3118 <ESP8266_VidInit+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30ec:	fe 01       	movw	r30, r28
    30ee:	ff 96       	adiw	r30, 0x3f	; 63
    30f0:	60 81       	ld	r22, Z
    30f2:	71 81       	ldd	r23, Z+1	; 0x01
    30f4:	82 81       	ldd	r24, Z+2	; 0x02
    30f6:	93 81       	ldd	r25, Z+3	; 0x03
    30f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30fc:	dc 01       	movw	r26, r24
    30fe:	cb 01       	movw	r24, r22
    3100:	9e af       	std	Y+62, r25	; 0x3e
    3102:	8d af       	std	Y+61, r24	; 0x3d
    3104:	8d ad       	ldd	r24, Y+61	; 0x3d
    3106:	9e ad       	ldd	r25, Y+62	; 0x3e
    3108:	9a af       	std	Y+58, r25	; 0x3a
    310a:	89 af       	std	Y+57, r24	; 0x39
    310c:	89 ad       	ldd	r24, Y+57	; 0x39
    310e:	9a ad       	ldd	r25, Y+58	; 0x3a
    3110:	01 97       	sbiw	r24, 0x01	; 1
    3112:	f1 f7       	brne	.-4      	; 0x3110 <ESP8266_VidInit+0x124>
    3114:	9a af       	std	Y+58, r25	; 0x3a
    3116:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms( 1000 );

	/* Sending AT Command To Check ESP8266 Is Working Or Not  */
	USART_SendStr( (u8 *)"AT\r\n" );
    3118:	86 e7       	ldi	r24, 0x76	; 118
    311a:	90 e0       	ldi	r25, 0x00	; 0
    311c:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    3120:	80 e0       	ldi	r24, 0x00	; 0
    3122:	90 e0       	ldi	r25, 0x00	; 0
    3124:	aa e7       	ldi	r26, 0x7A	; 122
    3126:	b4 e4       	ldi	r27, 0x44	; 68
    3128:	8d ab       	std	Y+53, r24	; 0x35
    312a:	9e ab       	std	Y+54, r25	; 0x36
    312c:	af ab       	std	Y+55, r26	; 0x37
    312e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3130:	6d a9       	ldd	r22, Y+53	; 0x35
    3132:	7e a9       	ldd	r23, Y+54	; 0x36
    3134:	8f a9       	ldd	r24, Y+55	; 0x37
    3136:	98 ad       	ldd	r25, Y+56	; 0x38
    3138:	20 e0       	ldi	r18, 0x00	; 0
    313a:	30 e0       	ldi	r19, 0x00	; 0
    313c:	4a ef       	ldi	r20, 0xFA	; 250
    313e:	54 e4       	ldi	r21, 0x44	; 68
    3140:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3144:	dc 01       	movw	r26, r24
    3146:	cb 01       	movw	r24, r22
    3148:	89 ab       	std	Y+49, r24	; 0x31
    314a:	9a ab       	std	Y+50, r25	; 0x32
    314c:	ab ab       	std	Y+51, r26	; 0x33
    314e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3150:	69 a9       	ldd	r22, Y+49	; 0x31
    3152:	7a a9       	ldd	r23, Y+50	; 0x32
    3154:	8b a9       	ldd	r24, Y+51	; 0x33
    3156:	9c a9       	ldd	r25, Y+52	; 0x34
    3158:	20 e0       	ldi	r18, 0x00	; 0
    315a:	30 e0       	ldi	r19, 0x00	; 0
    315c:	40 e8       	ldi	r20, 0x80	; 128
    315e:	5f e3       	ldi	r21, 0x3F	; 63
    3160:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3164:	88 23       	and	r24, r24
    3166:	2c f4       	brge	.+10     	; 0x3172 <ESP8266_VidInit+0x186>
		__ticks = 1;
    3168:	81 e0       	ldi	r24, 0x01	; 1
    316a:	90 e0       	ldi	r25, 0x00	; 0
    316c:	98 ab       	std	Y+48, r25	; 0x30
    316e:	8f a7       	std	Y+47, r24	; 0x2f
    3170:	3f c0       	rjmp	.+126    	; 0x31f0 <ESP8266_VidInit+0x204>
	else if (__tmp > 65535)
    3172:	69 a9       	ldd	r22, Y+49	; 0x31
    3174:	7a a9       	ldd	r23, Y+50	; 0x32
    3176:	8b a9       	ldd	r24, Y+51	; 0x33
    3178:	9c a9       	ldd	r25, Y+52	; 0x34
    317a:	20 e0       	ldi	r18, 0x00	; 0
    317c:	3f ef       	ldi	r19, 0xFF	; 255
    317e:	4f e7       	ldi	r20, 0x7F	; 127
    3180:	57 e4       	ldi	r21, 0x47	; 71
    3182:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3186:	18 16       	cp	r1, r24
    3188:	4c f5       	brge	.+82     	; 0x31dc <ESP8266_VidInit+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    318a:	6d a9       	ldd	r22, Y+53	; 0x35
    318c:	7e a9       	ldd	r23, Y+54	; 0x36
    318e:	8f a9       	ldd	r24, Y+55	; 0x37
    3190:	98 ad       	ldd	r25, Y+56	; 0x38
    3192:	20 e0       	ldi	r18, 0x00	; 0
    3194:	30 e0       	ldi	r19, 0x00	; 0
    3196:	40 e2       	ldi	r20, 0x20	; 32
    3198:	51 e4       	ldi	r21, 0x41	; 65
    319a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    319e:	dc 01       	movw	r26, r24
    31a0:	cb 01       	movw	r24, r22
    31a2:	bc 01       	movw	r22, r24
    31a4:	cd 01       	movw	r24, r26
    31a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31aa:	dc 01       	movw	r26, r24
    31ac:	cb 01       	movw	r24, r22
    31ae:	98 ab       	std	Y+48, r25	; 0x30
    31b0:	8f a7       	std	Y+47, r24	; 0x2f
    31b2:	0f c0       	rjmp	.+30     	; 0x31d2 <ESP8266_VidInit+0x1e6>
    31b4:	88 ec       	ldi	r24, 0xC8	; 200
    31b6:	90 e0       	ldi	r25, 0x00	; 0
    31b8:	9e a7       	std	Y+46, r25	; 0x2e
    31ba:	8d a7       	std	Y+45, r24	; 0x2d
    31bc:	8d a5       	ldd	r24, Y+45	; 0x2d
    31be:	9e a5       	ldd	r25, Y+46	; 0x2e
    31c0:	01 97       	sbiw	r24, 0x01	; 1
    31c2:	f1 f7       	brne	.-4      	; 0x31c0 <ESP8266_VidInit+0x1d4>
    31c4:	9e a7       	std	Y+46, r25	; 0x2e
    31c6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    31c8:	8f a5       	ldd	r24, Y+47	; 0x2f
    31ca:	98 a9       	ldd	r25, Y+48	; 0x30
    31cc:	01 97       	sbiw	r24, 0x01	; 1
    31ce:	98 ab       	std	Y+48, r25	; 0x30
    31d0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31d2:	8f a5       	ldd	r24, Y+47	; 0x2f
    31d4:	98 a9       	ldd	r25, Y+48	; 0x30
    31d6:	00 97       	sbiw	r24, 0x00	; 0
    31d8:	69 f7       	brne	.-38     	; 0x31b4 <ESP8266_VidInit+0x1c8>
    31da:	14 c0       	rjmp	.+40     	; 0x3204 <ESP8266_VidInit+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31dc:	69 a9       	ldd	r22, Y+49	; 0x31
    31de:	7a a9       	ldd	r23, Y+50	; 0x32
    31e0:	8b a9       	ldd	r24, Y+51	; 0x33
    31e2:	9c a9       	ldd	r25, Y+52	; 0x34
    31e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31e8:	dc 01       	movw	r26, r24
    31ea:	cb 01       	movw	r24, r22
    31ec:	98 ab       	std	Y+48, r25	; 0x30
    31ee:	8f a7       	std	Y+47, r24	; 0x2f
    31f0:	8f a5       	ldd	r24, Y+47	; 0x2f
    31f2:	98 a9       	ldd	r25, Y+48	; 0x30
    31f4:	9c a7       	std	Y+44, r25	; 0x2c
    31f6:	8b a7       	std	Y+43, r24	; 0x2b
    31f8:	8b a5       	ldd	r24, Y+43	; 0x2b
    31fa:	9c a5       	ldd	r25, Y+44	; 0x2c
    31fc:	01 97       	sbiw	r24, 0x01	; 1
    31fe:	f1 f7       	brne	.-4      	; 0x31fc <ESP8266_VidInit+0x210>
    3200:	9c a7       	std	Y+44, r25	; 0x2c
    3202:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms( 1000 );

	USART_SendStr( (u8 *)"AT+CWMODE=1\r\n" );
    3204:	8b e7       	ldi	r24, 0x7B	; 123
    3206:	90 e0       	ldi	r25, 0x00	; 0
    3208:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    320c:	80 e0       	ldi	r24, 0x00	; 0
    320e:	90 e0       	ldi	r25, 0x00	; 0
    3210:	aa e7       	ldi	r26, 0x7A	; 122
    3212:	b4 e4       	ldi	r27, 0x44	; 68
    3214:	8f a3       	std	Y+39, r24	; 0x27
    3216:	98 a7       	std	Y+40, r25	; 0x28
    3218:	a9 a7       	std	Y+41, r26	; 0x29
    321a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    321c:	6f a1       	ldd	r22, Y+39	; 0x27
    321e:	78 a5       	ldd	r23, Y+40	; 0x28
    3220:	89 a5       	ldd	r24, Y+41	; 0x29
    3222:	9a a5       	ldd	r25, Y+42	; 0x2a
    3224:	20 e0       	ldi	r18, 0x00	; 0
    3226:	30 e0       	ldi	r19, 0x00	; 0
    3228:	4a ef       	ldi	r20, 0xFA	; 250
    322a:	54 e4       	ldi	r21, 0x44	; 68
    322c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3230:	dc 01       	movw	r26, r24
    3232:	cb 01       	movw	r24, r22
    3234:	8b a3       	std	Y+35, r24	; 0x23
    3236:	9c a3       	std	Y+36, r25	; 0x24
    3238:	ad a3       	std	Y+37, r26	; 0x25
    323a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    323c:	6b a1       	ldd	r22, Y+35	; 0x23
    323e:	7c a1       	ldd	r23, Y+36	; 0x24
    3240:	8d a1       	ldd	r24, Y+37	; 0x25
    3242:	9e a1       	ldd	r25, Y+38	; 0x26
    3244:	20 e0       	ldi	r18, 0x00	; 0
    3246:	30 e0       	ldi	r19, 0x00	; 0
    3248:	40 e8       	ldi	r20, 0x80	; 128
    324a:	5f e3       	ldi	r21, 0x3F	; 63
    324c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3250:	88 23       	and	r24, r24
    3252:	2c f4       	brge	.+10     	; 0x325e <ESP8266_VidInit+0x272>
		__ticks = 1;
    3254:	81 e0       	ldi	r24, 0x01	; 1
    3256:	90 e0       	ldi	r25, 0x00	; 0
    3258:	9a a3       	std	Y+34, r25	; 0x22
    325a:	89 a3       	std	Y+33, r24	; 0x21
    325c:	3f c0       	rjmp	.+126    	; 0x32dc <ESP8266_VidInit+0x2f0>
	else if (__tmp > 65535)
    325e:	6b a1       	ldd	r22, Y+35	; 0x23
    3260:	7c a1       	ldd	r23, Y+36	; 0x24
    3262:	8d a1       	ldd	r24, Y+37	; 0x25
    3264:	9e a1       	ldd	r25, Y+38	; 0x26
    3266:	20 e0       	ldi	r18, 0x00	; 0
    3268:	3f ef       	ldi	r19, 0xFF	; 255
    326a:	4f e7       	ldi	r20, 0x7F	; 127
    326c:	57 e4       	ldi	r21, 0x47	; 71
    326e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3272:	18 16       	cp	r1, r24
    3274:	4c f5       	brge	.+82     	; 0x32c8 <ESP8266_VidInit+0x2dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3276:	6f a1       	ldd	r22, Y+39	; 0x27
    3278:	78 a5       	ldd	r23, Y+40	; 0x28
    327a:	89 a5       	ldd	r24, Y+41	; 0x29
    327c:	9a a5       	ldd	r25, Y+42	; 0x2a
    327e:	20 e0       	ldi	r18, 0x00	; 0
    3280:	30 e0       	ldi	r19, 0x00	; 0
    3282:	40 e2       	ldi	r20, 0x20	; 32
    3284:	51 e4       	ldi	r21, 0x41	; 65
    3286:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    328a:	dc 01       	movw	r26, r24
    328c:	cb 01       	movw	r24, r22
    328e:	bc 01       	movw	r22, r24
    3290:	cd 01       	movw	r24, r26
    3292:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3296:	dc 01       	movw	r26, r24
    3298:	cb 01       	movw	r24, r22
    329a:	9a a3       	std	Y+34, r25	; 0x22
    329c:	89 a3       	std	Y+33, r24	; 0x21
    329e:	0f c0       	rjmp	.+30     	; 0x32be <ESP8266_VidInit+0x2d2>
    32a0:	88 ec       	ldi	r24, 0xC8	; 200
    32a2:	90 e0       	ldi	r25, 0x00	; 0
    32a4:	98 a3       	std	Y+32, r25	; 0x20
    32a6:	8f 8f       	std	Y+31, r24	; 0x1f
    32a8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    32aa:	98 a1       	ldd	r25, Y+32	; 0x20
    32ac:	01 97       	sbiw	r24, 0x01	; 1
    32ae:	f1 f7       	brne	.-4      	; 0x32ac <ESP8266_VidInit+0x2c0>
    32b0:	98 a3       	std	Y+32, r25	; 0x20
    32b2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32b4:	89 a1       	ldd	r24, Y+33	; 0x21
    32b6:	9a a1       	ldd	r25, Y+34	; 0x22
    32b8:	01 97       	sbiw	r24, 0x01	; 1
    32ba:	9a a3       	std	Y+34, r25	; 0x22
    32bc:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32be:	89 a1       	ldd	r24, Y+33	; 0x21
    32c0:	9a a1       	ldd	r25, Y+34	; 0x22
    32c2:	00 97       	sbiw	r24, 0x00	; 0
    32c4:	69 f7       	brne	.-38     	; 0x32a0 <ESP8266_VidInit+0x2b4>
    32c6:	14 c0       	rjmp	.+40     	; 0x32f0 <ESP8266_VidInit+0x304>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32c8:	6b a1       	ldd	r22, Y+35	; 0x23
    32ca:	7c a1       	ldd	r23, Y+36	; 0x24
    32cc:	8d a1       	ldd	r24, Y+37	; 0x25
    32ce:	9e a1       	ldd	r25, Y+38	; 0x26
    32d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32d4:	dc 01       	movw	r26, r24
    32d6:	cb 01       	movw	r24, r22
    32d8:	9a a3       	std	Y+34, r25	; 0x22
    32da:	89 a3       	std	Y+33, r24	; 0x21
    32dc:	89 a1       	ldd	r24, Y+33	; 0x21
    32de:	9a a1       	ldd	r25, Y+34	; 0x22
    32e0:	9e 8f       	std	Y+30, r25	; 0x1e
    32e2:	8d 8f       	std	Y+29, r24	; 0x1d
    32e4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    32e6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    32e8:	01 97       	sbiw	r24, 0x01	; 1
    32ea:	f1 f7       	brne	.-4      	; 0x32e8 <ESP8266_VidInit+0x2fc>
    32ec:	9e 8f       	std	Y+30, r25	; 0x1e
    32ee:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms( 1000 );

	USART_SendStr( (u8 *) "AT+CIPMODE=0\r\n" );
    32f0:	89 e8       	ldi	r24, 0x89	; 137
    32f2:	90 e0       	ldi	r25, 0x00	; 0
    32f4:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    32f8:	80 e0       	ldi	r24, 0x00	; 0
    32fa:	90 e0       	ldi	r25, 0x00	; 0
    32fc:	aa e7       	ldi	r26, 0x7A	; 122
    32fe:	b4 e4       	ldi	r27, 0x44	; 68
    3300:	89 8f       	std	Y+25, r24	; 0x19
    3302:	9a 8f       	std	Y+26, r25	; 0x1a
    3304:	ab 8f       	std	Y+27, r26	; 0x1b
    3306:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3308:	69 8d       	ldd	r22, Y+25	; 0x19
    330a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    330c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    330e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3310:	20 e0       	ldi	r18, 0x00	; 0
    3312:	30 e0       	ldi	r19, 0x00	; 0
    3314:	4a ef       	ldi	r20, 0xFA	; 250
    3316:	54 e4       	ldi	r21, 0x44	; 68
    3318:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    331c:	dc 01       	movw	r26, r24
    331e:	cb 01       	movw	r24, r22
    3320:	8d 8b       	std	Y+21, r24	; 0x15
    3322:	9e 8b       	std	Y+22, r25	; 0x16
    3324:	af 8b       	std	Y+23, r26	; 0x17
    3326:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3328:	6d 89       	ldd	r22, Y+21	; 0x15
    332a:	7e 89       	ldd	r23, Y+22	; 0x16
    332c:	8f 89       	ldd	r24, Y+23	; 0x17
    332e:	98 8d       	ldd	r25, Y+24	; 0x18
    3330:	20 e0       	ldi	r18, 0x00	; 0
    3332:	30 e0       	ldi	r19, 0x00	; 0
    3334:	40 e8       	ldi	r20, 0x80	; 128
    3336:	5f e3       	ldi	r21, 0x3F	; 63
    3338:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    333c:	88 23       	and	r24, r24
    333e:	2c f4       	brge	.+10     	; 0x334a <ESP8266_VidInit+0x35e>
		__ticks = 1;
    3340:	81 e0       	ldi	r24, 0x01	; 1
    3342:	90 e0       	ldi	r25, 0x00	; 0
    3344:	9c 8b       	std	Y+20, r25	; 0x14
    3346:	8b 8b       	std	Y+19, r24	; 0x13
    3348:	3f c0       	rjmp	.+126    	; 0x33c8 <ESP8266_VidInit+0x3dc>
	else if (__tmp > 65535)
    334a:	6d 89       	ldd	r22, Y+21	; 0x15
    334c:	7e 89       	ldd	r23, Y+22	; 0x16
    334e:	8f 89       	ldd	r24, Y+23	; 0x17
    3350:	98 8d       	ldd	r25, Y+24	; 0x18
    3352:	20 e0       	ldi	r18, 0x00	; 0
    3354:	3f ef       	ldi	r19, 0xFF	; 255
    3356:	4f e7       	ldi	r20, 0x7F	; 127
    3358:	57 e4       	ldi	r21, 0x47	; 71
    335a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    335e:	18 16       	cp	r1, r24
    3360:	4c f5       	brge	.+82     	; 0x33b4 <ESP8266_VidInit+0x3c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3362:	69 8d       	ldd	r22, Y+25	; 0x19
    3364:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3366:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3368:	9c 8d       	ldd	r25, Y+28	; 0x1c
    336a:	20 e0       	ldi	r18, 0x00	; 0
    336c:	30 e0       	ldi	r19, 0x00	; 0
    336e:	40 e2       	ldi	r20, 0x20	; 32
    3370:	51 e4       	ldi	r21, 0x41	; 65
    3372:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3376:	dc 01       	movw	r26, r24
    3378:	cb 01       	movw	r24, r22
    337a:	bc 01       	movw	r22, r24
    337c:	cd 01       	movw	r24, r26
    337e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3382:	dc 01       	movw	r26, r24
    3384:	cb 01       	movw	r24, r22
    3386:	9c 8b       	std	Y+20, r25	; 0x14
    3388:	8b 8b       	std	Y+19, r24	; 0x13
    338a:	0f c0       	rjmp	.+30     	; 0x33aa <ESP8266_VidInit+0x3be>
    338c:	88 ec       	ldi	r24, 0xC8	; 200
    338e:	90 e0       	ldi	r25, 0x00	; 0
    3390:	9a 8b       	std	Y+18, r25	; 0x12
    3392:	89 8b       	std	Y+17, r24	; 0x11
    3394:	89 89       	ldd	r24, Y+17	; 0x11
    3396:	9a 89       	ldd	r25, Y+18	; 0x12
    3398:	01 97       	sbiw	r24, 0x01	; 1
    339a:	f1 f7       	brne	.-4      	; 0x3398 <ESP8266_VidInit+0x3ac>
    339c:	9a 8b       	std	Y+18, r25	; 0x12
    339e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33a0:	8b 89       	ldd	r24, Y+19	; 0x13
    33a2:	9c 89       	ldd	r25, Y+20	; 0x14
    33a4:	01 97       	sbiw	r24, 0x01	; 1
    33a6:	9c 8b       	std	Y+20, r25	; 0x14
    33a8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33aa:	8b 89       	ldd	r24, Y+19	; 0x13
    33ac:	9c 89       	ldd	r25, Y+20	; 0x14
    33ae:	00 97       	sbiw	r24, 0x00	; 0
    33b0:	69 f7       	brne	.-38     	; 0x338c <ESP8266_VidInit+0x3a0>
    33b2:	14 c0       	rjmp	.+40     	; 0x33dc <ESP8266_VidInit+0x3f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33b4:	6d 89       	ldd	r22, Y+21	; 0x15
    33b6:	7e 89       	ldd	r23, Y+22	; 0x16
    33b8:	8f 89       	ldd	r24, Y+23	; 0x17
    33ba:	98 8d       	ldd	r25, Y+24	; 0x18
    33bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33c0:	dc 01       	movw	r26, r24
    33c2:	cb 01       	movw	r24, r22
    33c4:	9c 8b       	std	Y+20, r25	; 0x14
    33c6:	8b 8b       	std	Y+19, r24	; 0x13
    33c8:	8b 89       	ldd	r24, Y+19	; 0x13
    33ca:	9c 89       	ldd	r25, Y+20	; 0x14
    33cc:	98 8b       	std	Y+16, r25	; 0x10
    33ce:	8f 87       	std	Y+15, r24	; 0x0f
    33d0:	8f 85       	ldd	r24, Y+15	; 0x0f
    33d2:	98 89       	ldd	r25, Y+16	; 0x10
    33d4:	01 97       	sbiw	r24, 0x01	; 1
    33d6:	f1 f7       	brne	.-4      	; 0x33d4 <ESP8266_VidInit+0x3e8>
    33d8:	98 8b       	std	Y+16, r25	; 0x10
    33da:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms( 1000 );

	USART_SendStr( (u8 *) "AT+CIPMUX=0\r\n" );
    33dc:	88 e9       	ldi	r24, 0x98	; 152
    33de:	90 e0       	ldi	r25, 0x00	; 0
    33e0:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    33e4:	80 e0       	ldi	r24, 0x00	; 0
    33e6:	90 e0       	ldi	r25, 0x00	; 0
    33e8:	aa e7       	ldi	r26, 0x7A	; 122
    33ea:	b4 e4       	ldi	r27, 0x44	; 68
    33ec:	8b 87       	std	Y+11, r24	; 0x0b
    33ee:	9c 87       	std	Y+12, r25	; 0x0c
    33f0:	ad 87       	std	Y+13, r26	; 0x0d
    33f2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    33f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    33f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    33f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    33fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    33fc:	20 e0       	ldi	r18, 0x00	; 0
    33fe:	30 e0       	ldi	r19, 0x00	; 0
    3400:	4a ef       	ldi	r20, 0xFA	; 250
    3402:	54 e4       	ldi	r21, 0x44	; 68
    3404:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3408:	dc 01       	movw	r26, r24
    340a:	cb 01       	movw	r24, r22
    340c:	8f 83       	std	Y+7, r24	; 0x07
    340e:	98 87       	std	Y+8, r25	; 0x08
    3410:	a9 87       	std	Y+9, r26	; 0x09
    3412:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3414:	6f 81       	ldd	r22, Y+7	; 0x07
    3416:	78 85       	ldd	r23, Y+8	; 0x08
    3418:	89 85       	ldd	r24, Y+9	; 0x09
    341a:	9a 85       	ldd	r25, Y+10	; 0x0a
    341c:	20 e0       	ldi	r18, 0x00	; 0
    341e:	30 e0       	ldi	r19, 0x00	; 0
    3420:	40 e8       	ldi	r20, 0x80	; 128
    3422:	5f e3       	ldi	r21, 0x3F	; 63
    3424:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3428:	88 23       	and	r24, r24
    342a:	2c f4       	brge	.+10     	; 0x3436 <ESP8266_VidInit+0x44a>
		__ticks = 1;
    342c:	81 e0       	ldi	r24, 0x01	; 1
    342e:	90 e0       	ldi	r25, 0x00	; 0
    3430:	9e 83       	std	Y+6, r25	; 0x06
    3432:	8d 83       	std	Y+5, r24	; 0x05
    3434:	3f c0       	rjmp	.+126    	; 0x34b4 <ESP8266_VidInit+0x4c8>
	else if (__tmp > 65535)
    3436:	6f 81       	ldd	r22, Y+7	; 0x07
    3438:	78 85       	ldd	r23, Y+8	; 0x08
    343a:	89 85       	ldd	r24, Y+9	; 0x09
    343c:	9a 85       	ldd	r25, Y+10	; 0x0a
    343e:	20 e0       	ldi	r18, 0x00	; 0
    3440:	3f ef       	ldi	r19, 0xFF	; 255
    3442:	4f e7       	ldi	r20, 0x7F	; 127
    3444:	57 e4       	ldi	r21, 0x47	; 71
    3446:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    344a:	18 16       	cp	r1, r24
    344c:	4c f5       	brge	.+82     	; 0x34a0 <ESP8266_VidInit+0x4b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    344e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3450:	7c 85       	ldd	r23, Y+12	; 0x0c
    3452:	8d 85       	ldd	r24, Y+13	; 0x0d
    3454:	9e 85       	ldd	r25, Y+14	; 0x0e
    3456:	20 e0       	ldi	r18, 0x00	; 0
    3458:	30 e0       	ldi	r19, 0x00	; 0
    345a:	40 e2       	ldi	r20, 0x20	; 32
    345c:	51 e4       	ldi	r21, 0x41	; 65
    345e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3462:	dc 01       	movw	r26, r24
    3464:	cb 01       	movw	r24, r22
    3466:	bc 01       	movw	r22, r24
    3468:	cd 01       	movw	r24, r26
    346a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    346e:	dc 01       	movw	r26, r24
    3470:	cb 01       	movw	r24, r22
    3472:	9e 83       	std	Y+6, r25	; 0x06
    3474:	8d 83       	std	Y+5, r24	; 0x05
    3476:	0f c0       	rjmp	.+30     	; 0x3496 <ESP8266_VidInit+0x4aa>
    3478:	88 ec       	ldi	r24, 0xC8	; 200
    347a:	90 e0       	ldi	r25, 0x00	; 0
    347c:	9c 83       	std	Y+4, r25	; 0x04
    347e:	8b 83       	std	Y+3, r24	; 0x03
    3480:	8b 81       	ldd	r24, Y+3	; 0x03
    3482:	9c 81       	ldd	r25, Y+4	; 0x04
    3484:	01 97       	sbiw	r24, 0x01	; 1
    3486:	f1 f7       	brne	.-4      	; 0x3484 <ESP8266_VidInit+0x498>
    3488:	9c 83       	std	Y+4, r25	; 0x04
    348a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    348c:	8d 81       	ldd	r24, Y+5	; 0x05
    348e:	9e 81       	ldd	r25, Y+6	; 0x06
    3490:	01 97       	sbiw	r24, 0x01	; 1
    3492:	9e 83       	std	Y+6, r25	; 0x06
    3494:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3496:	8d 81       	ldd	r24, Y+5	; 0x05
    3498:	9e 81       	ldd	r25, Y+6	; 0x06
    349a:	00 97       	sbiw	r24, 0x00	; 0
    349c:	69 f7       	brne	.-38     	; 0x3478 <ESP8266_VidInit+0x48c>
    349e:	14 c0       	rjmp	.+40     	; 0x34c8 <ESP8266_VidInit+0x4dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34a0:	6f 81       	ldd	r22, Y+7	; 0x07
    34a2:	78 85       	ldd	r23, Y+8	; 0x08
    34a4:	89 85       	ldd	r24, Y+9	; 0x09
    34a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    34a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34ac:	dc 01       	movw	r26, r24
    34ae:	cb 01       	movw	r24, r22
    34b0:	9e 83       	std	Y+6, r25	; 0x06
    34b2:	8d 83       	std	Y+5, r24	; 0x05
    34b4:	8d 81       	ldd	r24, Y+5	; 0x05
    34b6:	9e 81       	ldd	r25, Y+6	; 0x06
    34b8:	9a 83       	std	Y+2, r25	; 0x02
    34ba:	89 83       	std	Y+1, r24	; 0x01
    34bc:	89 81       	ldd	r24, Y+1	; 0x01
    34be:	9a 81       	ldd	r25, Y+2	; 0x02
    34c0:	01 97       	sbiw	r24, 0x01	; 1
    34c2:	f1 f7       	brne	.-4      	; 0x34c0 <ESP8266_VidInit+0x4d4>
    34c4:	9a 83       	std	Y+2, r25	; 0x02
    34c6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms( 1000 );

}
    34c8:	ca 5b       	subi	r28, 0xBA	; 186
    34ca:	df 4f       	sbci	r29, 0xFF	; 255
    34cc:	0f b6       	in	r0, 0x3f	; 63
    34ce:	f8 94       	cli
    34d0:	de bf       	out	0x3e, r29	; 62
    34d2:	0f be       	out	0x3f, r0	; 63
    34d4:	cd bf       	out	0x3d, r28	; 61
    34d6:	cf 91       	pop	r28
    34d8:	df 91       	pop	r29
    34da:	1f 91       	pop	r17
    34dc:	0f 91       	pop	r16
    34de:	08 95       	ret

000034e0 <ESP8266_VidConnectToWiFi>:

void ESP8266_VidConnectToWiFi(u8* SSID, u8* Password)
{
    34e0:	0f 93       	push	r16
    34e2:	1f 93       	push	r17
    34e4:	df 93       	push	r29
    34e6:	cf 93       	push	r28
    34e8:	cd b7       	in	r28, 0x3d	; 61
    34ea:	de b7       	in	r29, 0x3e	; 62
    34ec:	ca 5b       	subi	r28, 0xBA	; 186
    34ee:	d0 40       	sbci	r29, 0x00	; 0
    34f0:	0f b6       	in	r0, 0x3f	; 63
    34f2:	f8 94       	cli
    34f4:	de bf       	out	0x3e, r29	; 62
    34f6:	0f be       	out	0x3f, r0	; 63
    34f8:	cd bf       	out	0x3d, r28	; 61
    34fa:	fe 01       	movw	r30, r28
    34fc:	e9 54       	subi	r30, 0x49	; 73
    34fe:	ff 4f       	sbci	r31, 0xFF	; 255
    3500:	91 83       	std	Z+1, r25	; 0x01
    3502:	80 83       	st	Z, r24
    3504:	fe 01       	movw	r30, r28
    3506:	e7 54       	subi	r30, 0x47	; 71
    3508:	ff 4f       	sbci	r31, 0xFF	; 255
    350a:	71 83       	std	Z+1, r23	; 0x01
    350c:	60 83       	st	Z, r22
	USART_SendStr( (u8 *) "AT+CWJAP_CUR=\"" );
    350e:	86 ea       	ldi	r24, 0xA6	; 166
    3510:	90 e0       	ldi	r25, 0x00	; 0
    3512:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) SSID );
    3516:	fe 01       	movw	r30, r28
    3518:	e9 54       	subi	r30, 0x49	; 73
    351a:	ff 4f       	sbci	r31, 0xFF	; 255
    351c:	80 81       	ld	r24, Z
    351e:	91 81       	ldd	r25, Z+1	; 0x01
    3520:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) "\",\"" );
    3524:	85 eb       	ldi	r24, 0xB5	; 181
    3526:	90 e0       	ldi	r25, 0x00	; 0
    3528:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) Password);
    352c:	fe 01       	movw	r30, r28
    352e:	e7 54       	subi	r30, 0x47	; 71
    3530:	ff 4f       	sbci	r31, 0xFF	; 255
    3532:	80 81       	ld	r24, Z
    3534:	91 81       	ldd	r25, Z+1	; 0x01
    3536:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) "\"\r\n");
    353a:	89 eb       	ldi	r24, 0xB9	; 185
    353c:	90 e0       	ldi	r25, 0x00	; 0
    353e:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    3542:	fe 01       	movw	r30, r28
    3544:	ed 54       	subi	r30, 0x4D	; 77
    3546:	ff 4f       	sbci	r31, 0xFF	; 255
    3548:	80 e0       	ldi	r24, 0x00	; 0
    354a:	90 e0       	ldi	r25, 0x00	; 0
    354c:	aa e7       	ldi	r26, 0x7A	; 122
    354e:	b4 e4       	ldi	r27, 0x44	; 68
    3550:	80 83       	st	Z, r24
    3552:	91 83       	std	Z+1, r25	; 0x01
    3554:	a2 83       	std	Z+2, r26	; 0x02
    3556:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3558:	8e 01       	movw	r16, r28
    355a:	01 55       	subi	r16, 0x51	; 81
    355c:	1f 4f       	sbci	r17, 0xFF	; 255
    355e:	fe 01       	movw	r30, r28
    3560:	ed 54       	subi	r30, 0x4D	; 77
    3562:	ff 4f       	sbci	r31, 0xFF	; 255
    3564:	60 81       	ld	r22, Z
    3566:	71 81       	ldd	r23, Z+1	; 0x01
    3568:	82 81       	ldd	r24, Z+2	; 0x02
    356a:	93 81       	ldd	r25, Z+3	; 0x03
    356c:	20 e0       	ldi	r18, 0x00	; 0
    356e:	30 e0       	ldi	r19, 0x00	; 0
    3570:	4a ef       	ldi	r20, 0xFA	; 250
    3572:	54 e4       	ldi	r21, 0x44	; 68
    3574:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3578:	dc 01       	movw	r26, r24
    357a:	cb 01       	movw	r24, r22
    357c:	f8 01       	movw	r30, r16
    357e:	80 83       	st	Z, r24
    3580:	91 83       	std	Z+1, r25	; 0x01
    3582:	a2 83       	std	Z+2, r26	; 0x02
    3584:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3586:	fe 01       	movw	r30, r28
    3588:	e1 55       	subi	r30, 0x51	; 81
    358a:	ff 4f       	sbci	r31, 0xFF	; 255
    358c:	60 81       	ld	r22, Z
    358e:	71 81       	ldd	r23, Z+1	; 0x01
    3590:	82 81       	ldd	r24, Z+2	; 0x02
    3592:	93 81       	ldd	r25, Z+3	; 0x03
    3594:	20 e0       	ldi	r18, 0x00	; 0
    3596:	30 e0       	ldi	r19, 0x00	; 0
    3598:	40 e8       	ldi	r20, 0x80	; 128
    359a:	5f e3       	ldi	r21, 0x3F	; 63
    359c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    35a0:	88 23       	and	r24, r24
    35a2:	44 f4       	brge	.+16     	; 0x35b4 <ESP8266_VidConnectToWiFi+0xd4>
		__ticks = 1;
    35a4:	fe 01       	movw	r30, r28
    35a6:	e3 55       	subi	r30, 0x53	; 83
    35a8:	ff 4f       	sbci	r31, 0xFF	; 255
    35aa:	81 e0       	ldi	r24, 0x01	; 1
    35ac:	90 e0       	ldi	r25, 0x00	; 0
    35ae:	91 83       	std	Z+1, r25	; 0x01
    35b0:	80 83       	st	Z, r24
    35b2:	64 c0       	rjmp	.+200    	; 0x367c <ESP8266_VidConnectToWiFi+0x19c>
	else if (__tmp > 65535)
    35b4:	fe 01       	movw	r30, r28
    35b6:	e1 55       	subi	r30, 0x51	; 81
    35b8:	ff 4f       	sbci	r31, 0xFF	; 255
    35ba:	60 81       	ld	r22, Z
    35bc:	71 81       	ldd	r23, Z+1	; 0x01
    35be:	82 81       	ldd	r24, Z+2	; 0x02
    35c0:	93 81       	ldd	r25, Z+3	; 0x03
    35c2:	20 e0       	ldi	r18, 0x00	; 0
    35c4:	3f ef       	ldi	r19, 0xFF	; 255
    35c6:	4f e7       	ldi	r20, 0x7F	; 127
    35c8:	57 e4       	ldi	r21, 0x47	; 71
    35ca:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    35ce:	18 16       	cp	r1, r24
    35d0:	0c f0       	brlt	.+2      	; 0x35d4 <ESP8266_VidConnectToWiFi+0xf4>
    35d2:	43 c0       	rjmp	.+134    	; 0x365a <ESP8266_VidConnectToWiFi+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35d4:	fe 01       	movw	r30, r28
    35d6:	ed 54       	subi	r30, 0x4D	; 77
    35d8:	ff 4f       	sbci	r31, 0xFF	; 255
    35da:	60 81       	ld	r22, Z
    35dc:	71 81       	ldd	r23, Z+1	; 0x01
    35de:	82 81       	ldd	r24, Z+2	; 0x02
    35e0:	93 81       	ldd	r25, Z+3	; 0x03
    35e2:	20 e0       	ldi	r18, 0x00	; 0
    35e4:	30 e0       	ldi	r19, 0x00	; 0
    35e6:	40 e2       	ldi	r20, 0x20	; 32
    35e8:	51 e4       	ldi	r21, 0x41	; 65
    35ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35ee:	dc 01       	movw	r26, r24
    35f0:	cb 01       	movw	r24, r22
    35f2:	8e 01       	movw	r16, r28
    35f4:	03 55       	subi	r16, 0x53	; 83
    35f6:	1f 4f       	sbci	r17, 0xFF	; 255
    35f8:	bc 01       	movw	r22, r24
    35fa:	cd 01       	movw	r24, r26
    35fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3600:	dc 01       	movw	r26, r24
    3602:	cb 01       	movw	r24, r22
    3604:	f8 01       	movw	r30, r16
    3606:	91 83       	std	Z+1, r25	; 0x01
    3608:	80 83       	st	Z, r24
    360a:	1f c0       	rjmp	.+62     	; 0x364a <ESP8266_VidConnectToWiFi+0x16a>
    360c:	fe 01       	movw	r30, r28
    360e:	e5 55       	subi	r30, 0x55	; 85
    3610:	ff 4f       	sbci	r31, 0xFF	; 255
    3612:	88 ec       	ldi	r24, 0xC8	; 200
    3614:	90 e0       	ldi	r25, 0x00	; 0
    3616:	91 83       	std	Z+1, r25	; 0x01
    3618:	80 83       	st	Z, r24
    361a:	fe 01       	movw	r30, r28
    361c:	e5 55       	subi	r30, 0x55	; 85
    361e:	ff 4f       	sbci	r31, 0xFF	; 255
    3620:	80 81       	ld	r24, Z
    3622:	91 81       	ldd	r25, Z+1	; 0x01
    3624:	01 97       	sbiw	r24, 0x01	; 1
    3626:	f1 f7       	brne	.-4      	; 0x3624 <ESP8266_VidConnectToWiFi+0x144>
    3628:	fe 01       	movw	r30, r28
    362a:	e5 55       	subi	r30, 0x55	; 85
    362c:	ff 4f       	sbci	r31, 0xFF	; 255
    362e:	91 83       	std	Z+1, r25	; 0x01
    3630:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3632:	de 01       	movw	r26, r28
    3634:	a3 55       	subi	r26, 0x53	; 83
    3636:	bf 4f       	sbci	r27, 0xFF	; 255
    3638:	fe 01       	movw	r30, r28
    363a:	e3 55       	subi	r30, 0x53	; 83
    363c:	ff 4f       	sbci	r31, 0xFF	; 255
    363e:	80 81       	ld	r24, Z
    3640:	91 81       	ldd	r25, Z+1	; 0x01
    3642:	01 97       	sbiw	r24, 0x01	; 1
    3644:	11 96       	adiw	r26, 0x01	; 1
    3646:	9c 93       	st	X, r25
    3648:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    364a:	fe 01       	movw	r30, r28
    364c:	e3 55       	subi	r30, 0x53	; 83
    364e:	ff 4f       	sbci	r31, 0xFF	; 255
    3650:	80 81       	ld	r24, Z
    3652:	91 81       	ldd	r25, Z+1	; 0x01
    3654:	00 97       	sbiw	r24, 0x00	; 0
    3656:	d1 f6       	brne	.-76     	; 0x360c <ESP8266_VidConnectToWiFi+0x12c>
    3658:	27 c0       	rjmp	.+78     	; 0x36a8 <ESP8266_VidConnectToWiFi+0x1c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    365a:	8e 01       	movw	r16, r28
    365c:	03 55       	subi	r16, 0x53	; 83
    365e:	1f 4f       	sbci	r17, 0xFF	; 255
    3660:	fe 01       	movw	r30, r28
    3662:	e1 55       	subi	r30, 0x51	; 81
    3664:	ff 4f       	sbci	r31, 0xFF	; 255
    3666:	60 81       	ld	r22, Z
    3668:	71 81       	ldd	r23, Z+1	; 0x01
    366a:	82 81       	ldd	r24, Z+2	; 0x02
    366c:	93 81       	ldd	r25, Z+3	; 0x03
    366e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3672:	dc 01       	movw	r26, r24
    3674:	cb 01       	movw	r24, r22
    3676:	f8 01       	movw	r30, r16
    3678:	91 83       	std	Z+1, r25	; 0x01
    367a:	80 83       	st	Z, r24
    367c:	de 01       	movw	r26, r28
    367e:	a7 55       	subi	r26, 0x57	; 87
    3680:	bf 4f       	sbci	r27, 0xFF	; 255
    3682:	fe 01       	movw	r30, r28
    3684:	e3 55       	subi	r30, 0x53	; 83
    3686:	ff 4f       	sbci	r31, 0xFF	; 255
    3688:	80 81       	ld	r24, Z
    368a:	91 81       	ldd	r25, Z+1	; 0x01
    368c:	8d 93       	st	X+, r24
    368e:	9c 93       	st	X, r25
    3690:	fe 01       	movw	r30, r28
    3692:	e7 55       	subi	r30, 0x57	; 87
    3694:	ff 4f       	sbci	r31, 0xFF	; 255
    3696:	80 81       	ld	r24, Z
    3698:	91 81       	ldd	r25, Z+1	; 0x01
    369a:	01 97       	sbiw	r24, 0x01	; 1
    369c:	f1 f7       	brne	.-4      	; 0x369a <ESP8266_VidConnectToWiFi+0x1ba>
    369e:	fe 01       	movw	r30, r28
    36a0:	e7 55       	subi	r30, 0x57	; 87
    36a2:	ff 4f       	sbci	r31, 0xFF	; 255
    36a4:	91 83       	std	Z+1, r25	; 0x01
    36a6:	80 83       	st	Z, r24
    36a8:	fe 01       	movw	r30, r28
    36aa:	eb 55       	subi	r30, 0x5B	; 91
    36ac:	ff 4f       	sbci	r31, 0xFF	; 255
    36ae:	80 e0       	ldi	r24, 0x00	; 0
    36b0:	90 e0       	ldi	r25, 0x00	; 0
    36b2:	aa e7       	ldi	r26, 0x7A	; 122
    36b4:	b4 e4       	ldi	r27, 0x44	; 68
    36b6:	80 83       	st	Z, r24
    36b8:	91 83       	std	Z+1, r25	; 0x01
    36ba:	a2 83       	std	Z+2, r26	; 0x02
    36bc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36be:	8e 01       	movw	r16, r28
    36c0:	0f 55       	subi	r16, 0x5F	; 95
    36c2:	1f 4f       	sbci	r17, 0xFF	; 255
    36c4:	fe 01       	movw	r30, r28
    36c6:	eb 55       	subi	r30, 0x5B	; 91
    36c8:	ff 4f       	sbci	r31, 0xFF	; 255
    36ca:	60 81       	ld	r22, Z
    36cc:	71 81       	ldd	r23, Z+1	; 0x01
    36ce:	82 81       	ldd	r24, Z+2	; 0x02
    36d0:	93 81       	ldd	r25, Z+3	; 0x03
    36d2:	20 e0       	ldi	r18, 0x00	; 0
    36d4:	30 e0       	ldi	r19, 0x00	; 0
    36d6:	4a ef       	ldi	r20, 0xFA	; 250
    36d8:	54 e4       	ldi	r21, 0x44	; 68
    36da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36de:	dc 01       	movw	r26, r24
    36e0:	cb 01       	movw	r24, r22
    36e2:	f8 01       	movw	r30, r16
    36e4:	80 83       	st	Z, r24
    36e6:	91 83       	std	Z+1, r25	; 0x01
    36e8:	a2 83       	std	Z+2, r26	; 0x02
    36ea:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    36ec:	fe 01       	movw	r30, r28
    36ee:	ef 55       	subi	r30, 0x5F	; 95
    36f0:	ff 4f       	sbci	r31, 0xFF	; 255
    36f2:	60 81       	ld	r22, Z
    36f4:	71 81       	ldd	r23, Z+1	; 0x01
    36f6:	82 81       	ldd	r24, Z+2	; 0x02
    36f8:	93 81       	ldd	r25, Z+3	; 0x03
    36fa:	20 e0       	ldi	r18, 0x00	; 0
    36fc:	30 e0       	ldi	r19, 0x00	; 0
    36fe:	40 e8       	ldi	r20, 0x80	; 128
    3700:	5f e3       	ldi	r21, 0x3F	; 63
    3702:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3706:	88 23       	and	r24, r24
    3708:	44 f4       	brge	.+16     	; 0x371a <ESP8266_VidConnectToWiFi+0x23a>
		__ticks = 1;
    370a:	fe 01       	movw	r30, r28
    370c:	e1 56       	subi	r30, 0x61	; 97
    370e:	ff 4f       	sbci	r31, 0xFF	; 255
    3710:	81 e0       	ldi	r24, 0x01	; 1
    3712:	90 e0       	ldi	r25, 0x00	; 0
    3714:	91 83       	std	Z+1, r25	; 0x01
    3716:	80 83       	st	Z, r24
    3718:	64 c0       	rjmp	.+200    	; 0x37e2 <ESP8266_VidConnectToWiFi+0x302>
	else if (__tmp > 65535)
    371a:	fe 01       	movw	r30, r28
    371c:	ef 55       	subi	r30, 0x5F	; 95
    371e:	ff 4f       	sbci	r31, 0xFF	; 255
    3720:	60 81       	ld	r22, Z
    3722:	71 81       	ldd	r23, Z+1	; 0x01
    3724:	82 81       	ldd	r24, Z+2	; 0x02
    3726:	93 81       	ldd	r25, Z+3	; 0x03
    3728:	20 e0       	ldi	r18, 0x00	; 0
    372a:	3f ef       	ldi	r19, 0xFF	; 255
    372c:	4f e7       	ldi	r20, 0x7F	; 127
    372e:	57 e4       	ldi	r21, 0x47	; 71
    3730:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3734:	18 16       	cp	r1, r24
    3736:	0c f0       	brlt	.+2      	; 0x373a <ESP8266_VidConnectToWiFi+0x25a>
    3738:	43 c0       	rjmp	.+134    	; 0x37c0 <ESP8266_VidConnectToWiFi+0x2e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    373a:	fe 01       	movw	r30, r28
    373c:	eb 55       	subi	r30, 0x5B	; 91
    373e:	ff 4f       	sbci	r31, 0xFF	; 255
    3740:	60 81       	ld	r22, Z
    3742:	71 81       	ldd	r23, Z+1	; 0x01
    3744:	82 81       	ldd	r24, Z+2	; 0x02
    3746:	93 81       	ldd	r25, Z+3	; 0x03
    3748:	20 e0       	ldi	r18, 0x00	; 0
    374a:	30 e0       	ldi	r19, 0x00	; 0
    374c:	40 e2       	ldi	r20, 0x20	; 32
    374e:	51 e4       	ldi	r21, 0x41	; 65
    3750:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3754:	dc 01       	movw	r26, r24
    3756:	cb 01       	movw	r24, r22
    3758:	8e 01       	movw	r16, r28
    375a:	01 56       	subi	r16, 0x61	; 97
    375c:	1f 4f       	sbci	r17, 0xFF	; 255
    375e:	bc 01       	movw	r22, r24
    3760:	cd 01       	movw	r24, r26
    3762:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3766:	dc 01       	movw	r26, r24
    3768:	cb 01       	movw	r24, r22
    376a:	f8 01       	movw	r30, r16
    376c:	91 83       	std	Z+1, r25	; 0x01
    376e:	80 83       	st	Z, r24
    3770:	1f c0       	rjmp	.+62     	; 0x37b0 <ESP8266_VidConnectToWiFi+0x2d0>
    3772:	fe 01       	movw	r30, r28
    3774:	e3 56       	subi	r30, 0x63	; 99
    3776:	ff 4f       	sbci	r31, 0xFF	; 255
    3778:	88 ec       	ldi	r24, 0xC8	; 200
    377a:	90 e0       	ldi	r25, 0x00	; 0
    377c:	91 83       	std	Z+1, r25	; 0x01
    377e:	80 83       	st	Z, r24
    3780:	fe 01       	movw	r30, r28
    3782:	e3 56       	subi	r30, 0x63	; 99
    3784:	ff 4f       	sbci	r31, 0xFF	; 255
    3786:	80 81       	ld	r24, Z
    3788:	91 81       	ldd	r25, Z+1	; 0x01
    378a:	01 97       	sbiw	r24, 0x01	; 1
    378c:	f1 f7       	brne	.-4      	; 0x378a <ESP8266_VidConnectToWiFi+0x2aa>
    378e:	fe 01       	movw	r30, r28
    3790:	e3 56       	subi	r30, 0x63	; 99
    3792:	ff 4f       	sbci	r31, 0xFF	; 255
    3794:	91 83       	std	Z+1, r25	; 0x01
    3796:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3798:	de 01       	movw	r26, r28
    379a:	a1 56       	subi	r26, 0x61	; 97
    379c:	bf 4f       	sbci	r27, 0xFF	; 255
    379e:	fe 01       	movw	r30, r28
    37a0:	e1 56       	subi	r30, 0x61	; 97
    37a2:	ff 4f       	sbci	r31, 0xFF	; 255
    37a4:	80 81       	ld	r24, Z
    37a6:	91 81       	ldd	r25, Z+1	; 0x01
    37a8:	01 97       	sbiw	r24, 0x01	; 1
    37aa:	11 96       	adiw	r26, 0x01	; 1
    37ac:	9c 93       	st	X, r25
    37ae:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37b0:	fe 01       	movw	r30, r28
    37b2:	e1 56       	subi	r30, 0x61	; 97
    37b4:	ff 4f       	sbci	r31, 0xFF	; 255
    37b6:	80 81       	ld	r24, Z
    37b8:	91 81       	ldd	r25, Z+1	; 0x01
    37ba:	00 97       	sbiw	r24, 0x00	; 0
    37bc:	d1 f6       	brne	.-76     	; 0x3772 <ESP8266_VidConnectToWiFi+0x292>
    37be:	27 c0       	rjmp	.+78     	; 0x380e <ESP8266_VidConnectToWiFi+0x32e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    37c0:	8e 01       	movw	r16, r28
    37c2:	01 56       	subi	r16, 0x61	; 97
    37c4:	1f 4f       	sbci	r17, 0xFF	; 255
    37c6:	fe 01       	movw	r30, r28
    37c8:	ef 55       	subi	r30, 0x5F	; 95
    37ca:	ff 4f       	sbci	r31, 0xFF	; 255
    37cc:	60 81       	ld	r22, Z
    37ce:	71 81       	ldd	r23, Z+1	; 0x01
    37d0:	82 81       	ldd	r24, Z+2	; 0x02
    37d2:	93 81       	ldd	r25, Z+3	; 0x03
    37d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37d8:	dc 01       	movw	r26, r24
    37da:	cb 01       	movw	r24, r22
    37dc:	f8 01       	movw	r30, r16
    37de:	91 83       	std	Z+1, r25	; 0x01
    37e0:	80 83       	st	Z, r24
    37e2:	de 01       	movw	r26, r28
    37e4:	a5 56       	subi	r26, 0x65	; 101
    37e6:	bf 4f       	sbci	r27, 0xFF	; 255
    37e8:	fe 01       	movw	r30, r28
    37ea:	e1 56       	subi	r30, 0x61	; 97
    37ec:	ff 4f       	sbci	r31, 0xFF	; 255
    37ee:	80 81       	ld	r24, Z
    37f0:	91 81       	ldd	r25, Z+1	; 0x01
    37f2:	8d 93       	st	X+, r24
    37f4:	9c 93       	st	X, r25
    37f6:	fe 01       	movw	r30, r28
    37f8:	e5 56       	subi	r30, 0x65	; 101
    37fa:	ff 4f       	sbci	r31, 0xFF	; 255
    37fc:	80 81       	ld	r24, Z
    37fe:	91 81       	ldd	r25, Z+1	; 0x01
    3800:	01 97       	sbiw	r24, 0x01	; 1
    3802:	f1 f7       	brne	.-4      	; 0x3800 <ESP8266_VidConnectToWiFi+0x320>
    3804:	fe 01       	movw	r30, r28
    3806:	e5 56       	subi	r30, 0x65	; 101
    3808:	ff 4f       	sbci	r31, 0xFF	; 255
    380a:	91 83       	std	Z+1, r25	; 0x01
    380c:	80 83       	st	Z, r24
    380e:	fe 01       	movw	r30, r28
    3810:	e9 56       	subi	r30, 0x69	; 105
    3812:	ff 4f       	sbci	r31, 0xFF	; 255
    3814:	80 e0       	ldi	r24, 0x00	; 0
    3816:	90 e0       	ldi	r25, 0x00	; 0
    3818:	aa e7       	ldi	r26, 0x7A	; 122
    381a:	b4 e4       	ldi	r27, 0x44	; 68
    381c:	80 83       	st	Z, r24
    381e:	91 83       	std	Z+1, r25	; 0x01
    3820:	a2 83       	std	Z+2, r26	; 0x02
    3822:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3824:	8e 01       	movw	r16, r28
    3826:	0d 56       	subi	r16, 0x6D	; 109
    3828:	1f 4f       	sbci	r17, 0xFF	; 255
    382a:	fe 01       	movw	r30, r28
    382c:	e9 56       	subi	r30, 0x69	; 105
    382e:	ff 4f       	sbci	r31, 0xFF	; 255
    3830:	60 81       	ld	r22, Z
    3832:	71 81       	ldd	r23, Z+1	; 0x01
    3834:	82 81       	ldd	r24, Z+2	; 0x02
    3836:	93 81       	ldd	r25, Z+3	; 0x03
    3838:	20 e0       	ldi	r18, 0x00	; 0
    383a:	30 e0       	ldi	r19, 0x00	; 0
    383c:	4a ef       	ldi	r20, 0xFA	; 250
    383e:	54 e4       	ldi	r21, 0x44	; 68
    3840:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3844:	dc 01       	movw	r26, r24
    3846:	cb 01       	movw	r24, r22
    3848:	f8 01       	movw	r30, r16
    384a:	80 83       	st	Z, r24
    384c:	91 83       	std	Z+1, r25	; 0x01
    384e:	a2 83       	std	Z+2, r26	; 0x02
    3850:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3852:	fe 01       	movw	r30, r28
    3854:	ed 56       	subi	r30, 0x6D	; 109
    3856:	ff 4f       	sbci	r31, 0xFF	; 255
    3858:	60 81       	ld	r22, Z
    385a:	71 81       	ldd	r23, Z+1	; 0x01
    385c:	82 81       	ldd	r24, Z+2	; 0x02
    385e:	93 81       	ldd	r25, Z+3	; 0x03
    3860:	20 e0       	ldi	r18, 0x00	; 0
    3862:	30 e0       	ldi	r19, 0x00	; 0
    3864:	40 e8       	ldi	r20, 0x80	; 128
    3866:	5f e3       	ldi	r21, 0x3F	; 63
    3868:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    386c:	88 23       	and	r24, r24
    386e:	44 f4       	brge	.+16     	; 0x3880 <ESP8266_VidConnectToWiFi+0x3a0>
		__ticks = 1;
    3870:	fe 01       	movw	r30, r28
    3872:	ef 56       	subi	r30, 0x6F	; 111
    3874:	ff 4f       	sbci	r31, 0xFF	; 255
    3876:	81 e0       	ldi	r24, 0x01	; 1
    3878:	90 e0       	ldi	r25, 0x00	; 0
    387a:	91 83       	std	Z+1, r25	; 0x01
    387c:	80 83       	st	Z, r24
    387e:	64 c0       	rjmp	.+200    	; 0x3948 <ESP8266_VidConnectToWiFi+0x468>
	else if (__tmp > 65535)
    3880:	fe 01       	movw	r30, r28
    3882:	ed 56       	subi	r30, 0x6D	; 109
    3884:	ff 4f       	sbci	r31, 0xFF	; 255
    3886:	60 81       	ld	r22, Z
    3888:	71 81       	ldd	r23, Z+1	; 0x01
    388a:	82 81       	ldd	r24, Z+2	; 0x02
    388c:	93 81       	ldd	r25, Z+3	; 0x03
    388e:	20 e0       	ldi	r18, 0x00	; 0
    3890:	3f ef       	ldi	r19, 0xFF	; 255
    3892:	4f e7       	ldi	r20, 0x7F	; 127
    3894:	57 e4       	ldi	r21, 0x47	; 71
    3896:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    389a:	18 16       	cp	r1, r24
    389c:	0c f0       	brlt	.+2      	; 0x38a0 <ESP8266_VidConnectToWiFi+0x3c0>
    389e:	43 c0       	rjmp	.+134    	; 0x3926 <ESP8266_VidConnectToWiFi+0x446>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38a0:	fe 01       	movw	r30, r28
    38a2:	e9 56       	subi	r30, 0x69	; 105
    38a4:	ff 4f       	sbci	r31, 0xFF	; 255
    38a6:	60 81       	ld	r22, Z
    38a8:	71 81       	ldd	r23, Z+1	; 0x01
    38aa:	82 81       	ldd	r24, Z+2	; 0x02
    38ac:	93 81       	ldd	r25, Z+3	; 0x03
    38ae:	20 e0       	ldi	r18, 0x00	; 0
    38b0:	30 e0       	ldi	r19, 0x00	; 0
    38b2:	40 e2       	ldi	r20, 0x20	; 32
    38b4:	51 e4       	ldi	r21, 0x41	; 65
    38b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38ba:	dc 01       	movw	r26, r24
    38bc:	cb 01       	movw	r24, r22
    38be:	8e 01       	movw	r16, r28
    38c0:	0f 56       	subi	r16, 0x6F	; 111
    38c2:	1f 4f       	sbci	r17, 0xFF	; 255
    38c4:	bc 01       	movw	r22, r24
    38c6:	cd 01       	movw	r24, r26
    38c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38cc:	dc 01       	movw	r26, r24
    38ce:	cb 01       	movw	r24, r22
    38d0:	f8 01       	movw	r30, r16
    38d2:	91 83       	std	Z+1, r25	; 0x01
    38d4:	80 83       	st	Z, r24
    38d6:	1f c0       	rjmp	.+62     	; 0x3916 <ESP8266_VidConnectToWiFi+0x436>
    38d8:	fe 01       	movw	r30, r28
    38da:	e1 57       	subi	r30, 0x71	; 113
    38dc:	ff 4f       	sbci	r31, 0xFF	; 255
    38de:	88 ec       	ldi	r24, 0xC8	; 200
    38e0:	90 e0       	ldi	r25, 0x00	; 0
    38e2:	91 83       	std	Z+1, r25	; 0x01
    38e4:	80 83       	st	Z, r24
    38e6:	fe 01       	movw	r30, r28
    38e8:	e1 57       	subi	r30, 0x71	; 113
    38ea:	ff 4f       	sbci	r31, 0xFF	; 255
    38ec:	80 81       	ld	r24, Z
    38ee:	91 81       	ldd	r25, Z+1	; 0x01
    38f0:	01 97       	sbiw	r24, 0x01	; 1
    38f2:	f1 f7       	brne	.-4      	; 0x38f0 <ESP8266_VidConnectToWiFi+0x410>
    38f4:	fe 01       	movw	r30, r28
    38f6:	e1 57       	subi	r30, 0x71	; 113
    38f8:	ff 4f       	sbci	r31, 0xFF	; 255
    38fa:	91 83       	std	Z+1, r25	; 0x01
    38fc:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38fe:	de 01       	movw	r26, r28
    3900:	af 56       	subi	r26, 0x6F	; 111
    3902:	bf 4f       	sbci	r27, 0xFF	; 255
    3904:	fe 01       	movw	r30, r28
    3906:	ef 56       	subi	r30, 0x6F	; 111
    3908:	ff 4f       	sbci	r31, 0xFF	; 255
    390a:	80 81       	ld	r24, Z
    390c:	91 81       	ldd	r25, Z+1	; 0x01
    390e:	01 97       	sbiw	r24, 0x01	; 1
    3910:	11 96       	adiw	r26, 0x01	; 1
    3912:	9c 93       	st	X, r25
    3914:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3916:	fe 01       	movw	r30, r28
    3918:	ef 56       	subi	r30, 0x6F	; 111
    391a:	ff 4f       	sbci	r31, 0xFF	; 255
    391c:	80 81       	ld	r24, Z
    391e:	91 81       	ldd	r25, Z+1	; 0x01
    3920:	00 97       	sbiw	r24, 0x00	; 0
    3922:	d1 f6       	brne	.-76     	; 0x38d8 <ESP8266_VidConnectToWiFi+0x3f8>
    3924:	27 c0       	rjmp	.+78     	; 0x3974 <ESP8266_VidConnectToWiFi+0x494>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3926:	8e 01       	movw	r16, r28
    3928:	0f 56       	subi	r16, 0x6F	; 111
    392a:	1f 4f       	sbci	r17, 0xFF	; 255
    392c:	fe 01       	movw	r30, r28
    392e:	ed 56       	subi	r30, 0x6D	; 109
    3930:	ff 4f       	sbci	r31, 0xFF	; 255
    3932:	60 81       	ld	r22, Z
    3934:	71 81       	ldd	r23, Z+1	; 0x01
    3936:	82 81       	ldd	r24, Z+2	; 0x02
    3938:	93 81       	ldd	r25, Z+3	; 0x03
    393a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    393e:	dc 01       	movw	r26, r24
    3940:	cb 01       	movw	r24, r22
    3942:	f8 01       	movw	r30, r16
    3944:	91 83       	std	Z+1, r25	; 0x01
    3946:	80 83       	st	Z, r24
    3948:	de 01       	movw	r26, r28
    394a:	a3 57       	subi	r26, 0x73	; 115
    394c:	bf 4f       	sbci	r27, 0xFF	; 255
    394e:	fe 01       	movw	r30, r28
    3950:	ef 56       	subi	r30, 0x6F	; 111
    3952:	ff 4f       	sbci	r31, 0xFF	; 255
    3954:	80 81       	ld	r24, Z
    3956:	91 81       	ldd	r25, Z+1	; 0x01
    3958:	8d 93       	st	X+, r24
    395a:	9c 93       	st	X, r25
    395c:	fe 01       	movw	r30, r28
    395e:	e3 57       	subi	r30, 0x73	; 115
    3960:	ff 4f       	sbci	r31, 0xFF	; 255
    3962:	80 81       	ld	r24, Z
    3964:	91 81       	ldd	r25, Z+1	; 0x01
    3966:	01 97       	sbiw	r24, 0x01	; 1
    3968:	f1 f7       	brne	.-4      	; 0x3966 <ESP8266_VidConnectToWiFi+0x486>
    396a:	fe 01       	movw	r30, r28
    396c:	e3 57       	subi	r30, 0x73	; 115
    396e:	ff 4f       	sbci	r31, 0xFF	; 255
    3970:	91 83       	std	Z+1, r25	; 0x01
    3972:	80 83       	st	Z, r24
    3974:	fe 01       	movw	r30, r28
    3976:	e7 57       	subi	r30, 0x77	; 119
    3978:	ff 4f       	sbci	r31, 0xFF	; 255
    397a:	80 e0       	ldi	r24, 0x00	; 0
    397c:	90 e0       	ldi	r25, 0x00	; 0
    397e:	aa e7       	ldi	r26, 0x7A	; 122
    3980:	b4 e4       	ldi	r27, 0x44	; 68
    3982:	80 83       	st	Z, r24
    3984:	91 83       	std	Z+1, r25	; 0x01
    3986:	a2 83       	std	Z+2, r26	; 0x02
    3988:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    398a:	8e 01       	movw	r16, r28
    398c:	0b 57       	subi	r16, 0x7B	; 123
    398e:	1f 4f       	sbci	r17, 0xFF	; 255
    3990:	fe 01       	movw	r30, r28
    3992:	e7 57       	subi	r30, 0x77	; 119
    3994:	ff 4f       	sbci	r31, 0xFF	; 255
    3996:	60 81       	ld	r22, Z
    3998:	71 81       	ldd	r23, Z+1	; 0x01
    399a:	82 81       	ldd	r24, Z+2	; 0x02
    399c:	93 81       	ldd	r25, Z+3	; 0x03
    399e:	20 e0       	ldi	r18, 0x00	; 0
    39a0:	30 e0       	ldi	r19, 0x00	; 0
    39a2:	4a ef       	ldi	r20, 0xFA	; 250
    39a4:	54 e4       	ldi	r21, 0x44	; 68
    39a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39aa:	dc 01       	movw	r26, r24
    39ac:	cb 01       	movw	r24, r22
    39ae:	f8 01       	movw	r30, r16
    39b0:	80 83       	st	Z, r24
    39b2:	91 83       	std	Z+1, r25	; 0x01
    39b4:	a2 83       	std	Z+2, r26	; 0x02
    39b6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    39b8:	fe 01       	movw	r30, r28
    39ba:	eb 57       	subi	r30, 0x7B	; 123
    39bc:	ff 4f       	sbci	r31, 0xFF	; 255
    39be:	60 81       	ld	r22, Z
    39c0:	71 81       	ldd	r23, Z+1	; 0x01
    39c2:	82 81       	ldd	r24, Z+2	; 0x02
    39c4:	93 81       	ldd	r25, Z+3	; 0x03
    39c6:	20 e0       	ldi	r18, 0x00	; 0
    39c8:	30 e0       	ldi	r19, 0x00	; 0
    39ca:	40 e8       	ldi	r20, 0x80	; 128
    39cc:	5f e3       	ldi	r21, 0x3F	; 63
    39ce:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    39d2:	88 23       	and	r24, r24
    39d4:	44 f4       	brge	.+16     	; 0x39e6 <ESP8266_VidConnectToWiFi+0x506>
		__ticks = 1;
    39d6:	fe 01       	movw	r30, r28
    39d8:	ed 57       	subi	r30, 0x7D	; 125
    39da:	ff 4f       	sbci	r31, 0xFF	; 255
    39dc:	81 e0       	ldi	r24, 0x01	; 1
    39de:	90 e0       	ldi	r25, 0x00	; 0
    39e0:	91 83       	std	Z+1, r25	; 0x01
    39e2:	80 83       	st	Z, r24
    39e4:	64 c0       	rjmp	.+200    	; 0x3aae <ESP8266_VidConnectToWiFi+0x5ce>
	else if (__tmp > 65535)
    39e6:	fe 01       	movw	r30, r28
    39e8:	eb 57       	subi	r30, 0x7B	; 123
    39ea:	ff 4f       	sbci	r31, 0xFF	; 255
    39ec:	60 81       	ld	r22, Z
    39ee:	71 81       	ldd	r23, Z+1	; 0x01
    39f0:	82 81       	ldd	r24, Z+2	; 0x02
    39f2:	93 81       	ldd	r25, Z+3	; 0x03
    39f4:	20 e0       	ldi	r18, 0x00	; 0
    39f6:	3f ef       	ldi	r19, 0xFF	; 255
    39f8:	4f e7       	ldi	r20, 0x7F	; 127
    39fa:	57 e4       	ldi	r21, 0x47	; 71
    39fc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3a00:	18 16       	cp	r1, r24
    3a02:	0c f0       	brlt	.+2      	; 0x3a06 <ESP8266_VidConnectToWiFi+0x526>
    3a04:	43 c0       	rjmp	.+134    	; 0x3a8c <ESP8266_VidConnectToWiFi+0x5ac>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a06:	fe 01       	movw	r30, r28
    3a08:	e7 57       	subi	r30, 0x77	; 119
    3a0a:	ff 4f       	sbci	r31, 0xFF	; 255
    3a0c:	60 81       	ld	r22, Z
    3a0e:	71 81       	ldd	r23, Z+1	; 0x01
    3a10:	82 81       	ldd	r24, Z+2	; 0x02
    3a12:	93 81       	ldd	r25, Z+3	; 0x03
    3a14:	20 e0       	ldi	r18, 0x00	; 0
    3a16:	30 e0       	ldi	r19, 0x00	; 0
    3a18:	40 e2       	ldi	r20, 0x20	; 32
    3a1a:	51 e4       	ldi	r21, 0x41	; 65
    3a1c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a20:	dc 01       	movw	r26, r24
    3a22:	cb 01       	movw	r24, r22
    3a24:	8e 01       	movw	r16, r28
    3a26:	0d 57       	subi	r16, 0x7D	; 125
    3a28:	1f 4f       	sbci	r17, 0xFF	; 255
    3a2a:	bc 01       	movw	r22, r24
    3a2c:	cd 01       	movw	r24, r26
    3a2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a32:	dc 01       	movw	r26, r24
    3a34:	cb 01       	movw	r24, r22
    3a36:	f8 01       	movw	r30, r16
    3a38:	91 83       	std	Z+1, r25	; 0x01
    3a3a:	80 83       	st	Z, r24
    3a3c:	1f c0       	rjmp	.+62     	; 0x3a7c <ESP8266_VidConnectToWiFi+0x59c>
    3a3e:	fe 01       	movw	r30, r28
    3a40:	ef 57       	subi	r30, 0x7F	; 127
    3a42:	ff 4f       	sbci	r31, 0xFF	; 255
    3a44:	88 ec       	ldi	r24, 0xC8	; 200
    3a46:	90 e0       	ldi	r25, 0x00	; 0
    3a48:	91 83       	std	Z+1, r25	; 0x01
    3a4a:	80 83       	st	Z, r24
    3a4c:	fe 01       	movw	r30, r28
    3a4e:	ef 57       	subi	r30, 0x7F	; 127
    3a50:	ff 4f       	sbci	r31, 0xFF	; 255
    3a52:	80 81       	ld	r24, Z
    3a54:	91 81       	ldd	r25, Z+1	; 0x01
    3a56:	01 97       	sbiw	r24, 0x01	; 1
    3a58:	f1 f7       	brne	.-4      	; 0x3a56 <ESP8266_VidConnectToWiFi+0x576>
    3a5a:	fe 01       	movw	r30, r28
    3a5c:	ef 57       	subi	r30, 0x7F	; 127
    3a5e:	ff 4f       	sbci	r31, 0xFF	; 255
    3a60:	91 83       	std	Z+1, r25	; 0x01
    3a62:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a64:	de 01       	movw	r26, r28
    3a66:	ad 57       	subi	r26, 0x7D	; 125
    3a68:	bf 4f       	sbci	r27, 0xFF	; 255
    3a6a:	fe 01       	movw	r30, r28
    3a6c:	ed 57       	subi	r30, 0x7D	; 125
    3a6e:	ff 4f       	sbci	r31, 0xFF	; 255
    3a70:	80 81       	ld	r24, Z
    3a72:	91 81       	ldd	r25, Z+1	; 0x01
    3a74:	01 97       	sbiw	r24, 0x01	; 1
    3a76:	11 96       	adiw	r26, 0x01	; 1
    3a78:	9c 93       	st	X, r25
    3a7a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a7c:	fe 01       	movw	r30, r28
    3a7e:	ed 57       	subi	r30, 0x7D	; 125
    3a80:	ff 4f       	sbci	r31, 0xFF	; 255
    3a82:	80 81       	ld	r24, Z
    3a84:	91 81       	ldd	r25, Z+1	; 0x01
    3a86:	00 97       	sbiw	r24, 0x00	; 0
    3a88:	d1 f6       	brne	.-76     	; 0x3a3e <ESP8266_VidConnectToWiFi+0x55e>
    3a8a:	27 c0       	rjmp	.+78     	; 0x3ada <ESP8266_VidConnectToWiFi+0x5fa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a8c:	8e 01       	movw	r16, r28
    3a8e:	0d 57       	subi	r16, 0x7D	; 125
    3a90:	1f 4f       	sbci	r17, 0xFF	; 255
    3a92:	fe 01       	movw	r30, r28
    3a94:	eb 57       	subi	r30, 0x7B	; 123
    3a96:	ff 4f       	sbci	r31, 0xFF	; 255
    3a98:	60 81       	ld	r22, Z
    3a9a:	71 81       	ldd	r23, Z+1	; 0x01
    3a9c:	82 81       	ldd	r24, Z+2	; 0x02
    3a9e:	93 81       	ldd	r25, Z+3	; 0x03
    3aa0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3aa4:	dc 01       	movw	r26, r24
    3aa6:	cb 01       	movw	r24, r22
    3aa8:	f8 01       	movw	r30, r16
    3aaa:	91 83       	std	Z+1, r25	; 0x01
    3aac:	80 83       	st	Z, r24
    3aae:	de 01       	movw	r26, r28
    3ab0:	a1 58       	subi	r26, 0x81	; 129
    3ab2:	bf 4f       	sbci	r27, 0xFF	; 255
    3ab4:	fe 01       	movw	r30, r28
    3ab6:	ed 57       	subi	r30, 0x7D	; 125
    3ab8:	ff 4f       	sbci	r31, 0xFF	; 255
    3aba:	80 81       	ld	r24, Z
    3abc:	91 81       	ldd	r25, Z+1	; 0x01
    3abe:	8d 93       	st	X+, r24
    3ac0:	9c 93       	st	X, r25
    3ac2:	fe 01       	movw	r30, r28
    3ac4:	e1 58       	subi	r30, 0x81	; 129
    3ac6:	ff 4f       	sbci	r31, 0xFF	; 255
    3ac8:	80 81       	ld	r24, Z
    3aca:	91 81       	ldd	r25, Z+1	; 0x01
    3acc:	01 97       	sbiw	r24, 0x01	; 1
    3ace:	f1 f7       	brne	.-4      	; 0x3acc <ESP8266_VidConnectToWiFi+0x5ec>
    3ad0:	fe 01       	movw	r30, r28
    3ad2:	e1 58       	subi	r30, 0x81	; 129
    3ad4:	ff 4f       	sbci	r31, 0xFF	; 255
    3ad6:	91 83       	std	Z+1, r25	; 0x01
    3ad8:	80 83       	st	Z, r24
    3ada:	fe 01       	movw	r30, r28
    3adc:	e5 58       	subi	r30, 0x85	; 133
    3ade:	ff 4f       	sbci	r31, 0xFF	; 255
    3ae0:	80 e0       	ldi	r24, 0x00	; 0
    3ae2:	90 e0       	ldi	r25, 0x00	; 0
    3ae4:	aa e7       	ldi	r26, 0x7A	; 122
    3ae6:	b4 e4       	ldi	r27, 0x44	; 68
    3ae8:	80 83       	st	Z, r24
    3aea:	91 83       	std	Z+1, r25	; 0x01
    3aec:	a2 83       	std	Z+2, r26	; 0x02
    3aee:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3af0:	8e 01       	movw	r16, r28
    3af2:	09 58       	subi	r16, 0x89	; 137
    3af4:	1f 4f       	sbci	r17, 0xFF	; 255
    3af6:	fe 01       	movw	r30, r28
    3af8:	e5 58       	subi	r30, 0x85	; 133
    3afa:	ff 4f       	sbci	r31, 0xFF	; 255
    3afc:	60 81       	ld	r22, Z
    3afe:	71 81       	ldd	r23, Z+1	; 0x01
    3b00:	82 81       	ldd	r24, Z+2	; 0x02
    3b02:	93 81       	ldd	r25, Z+3	; 0x03
    3b04:	20 e0       	ldi	r18, 0x00	; 0
    3b06:	30 e0       	ldi	r19, 0x00	; 0
    3b08:	4a ef       	ldi	r20, 0xFA	; 250
    3b0a:	54 e4       	ldi	r21, 0x44	; 68
    3b0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b10:	dc 01       	movw	r26, r24
    3b12:	cb 01       	movw	r24, r22
    3b14:	f8 01       	movw	r30, r16
    3b16:	80 83       	st	Z, r24
    3b18:	91 83       	std	Z+1, r25	; 0x01
    3b1a:	a2 83       	std	Z+2, r26	; 0x02
    3b1c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3b1e:	fe 01       	movw	r30, r28
    3b20:	e9 58       	subi	r30, 0x89	; 137
    3b22:	ff 4f       	sbci	r31, 0xFF	; 255
    3b24:	60 81       	ld	r22, Z
    3b26:	71 81       	ldd	r23, Z+1	; 0x01
    3b28:	82 81       	ldd	r24, Z+2	; 0x02
    3b2a:	93 81       	ldd	r25, Z+3	; 0x03
    3b2c:	20 e0       	ldi	r18, 0x00	; 0
    3b2e:	30 e0       	ldi	r19, 0x00	; 0
    3b30:	40 e8       	ldi	r20, 0x80	; 128
    3b32:	5f e3       	ldi	r21, 0x3F	; 63
    3b34:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3b38:	88 23       	and	r24, r24
    3b3a:	44 f4       	brge	.+16     	; 0x3b4c <ESP8266_VidConnectToWiFi+0x66c>
		__ticks = 1;
    3b3c:	fe 01       	movw	r30, r28
    3b3e:	eb 58       	subi	r30, 0x8B	; 139
    3b40:	ff 4f       	sbci	r31, 0xFF	; 255
    3b42:	81 e0       	ldi	r24, 0x01	; 1
    3b44:	90 e0       	ldi	r25, 0x00	; 0
    3b46:	91 83       	std	Z+1, r25	; 0x01
    3b48:	80 83       	st	Z, r24
    3b4a:	64 c0       	rjmp	.+200    	; 0x3c14 <ESP8266_VidConnectToWiFi+0x734>
	else if (__tmp > 65535)
    3b4c:	fe 01       	movw	r30, r28
    3b4e:	e9 58       	subi	r30, 0x89	; 137
    3b50:	ff 4f       	sbci	r31, 0xFF	; 255
    3b52:	60 81       	ld	r22, Z
    3b54:	71 81       	ldd	r23, Z+1	; 0x01
    3b56:	82 81       	ldd	r24, Z+2	; 0x02
    3b58:	93 81       	ldd	r25, Z+3	; 0x03
    3b5a:	20 e0       	ldi	r18, 0x00	; 0
    3b5c:	3f ef       	ldi	r19, 0xFF	; 255
    3b5e:	4f e7       	ldi	r20, 0x7F	; 127
    3b60:	57 e4       	ldi	r21, 0x47	; 71
    3b62:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3b66:	18 16       	cp	r1, r24
    3b68:	0c f0       	brlt	.+2      	; 0x3b6c <ESP8266_VidConnectToWiFi+0x68c>
    3b6a:	43 c0       	rjmp	.+134    	; 0x3bf2 <ESP8266_VidConnectToWiFi+0x712>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b6c:	fe 01       	movw	r30, r28
    3b6e:	e5 58       	subi	r30, 0x85	; 133
    3b70:	ff 4f       	sbci	r31, 0xFF	; 255
    3b72:	60 81       	ld	r22, Z
    3b74:	71 81       	ldd	r23, Z+1	; 0x01
    3b76:	82 81       	ldd	r24, Z+2	; 0x02
    3b78:	93 81       	ldd	r25, Z+3	; 0x03
    3b7a:	20 e0       	ldi	r18, 0x00	; 0
    3b7c:	30 e0       	ldi	r19, 0x00	; 0
    3b7e:	40 e2       	ldi	r20, 0x20	; 32
    3b80:	51 e4       	ldi	r21, 0x41	; 65
    3b82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b86:	dc 01       	movw	r26, r24
    3b88:	cb 01       	movw	r24, r22
    3b8a:	8e 01       	movw	r16, r28
    3b8c:	0b 58       	subi	r16, 0x8B	; 139
    3b8e:	1f 4f       	sbci	r17, 0xFF	; 255
    3b90:	bc 01       	movw	r22, r24
    3b92:	cd 01       	movw	r24, r26
    3b94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b98:	dc 01       	movw	r26, r24
    3b9a:	cb 01       	movw	r24, r22
    3b9c:	f8 01       	movw	r30, r16
    3b9e:	91 83       	std	Z+1, r25	; 0x01
    3ba0:	80 83       	st	Z, r24
    3ba2:	1f c0       	rjmp	.+62     	; 0x3be2 <ESP8266_VidConnectToWiFi+0x702>
    3ba4:	fe 01       	movw	r30, r28
    3ba6:	ed 58       	subi	r30, 0x8D	; 141
    3ba8:	ff 4f       	sbci	r31, 0xFF	; 255
    3baa:	88 ec       	ldi	r24, 0xC8	; 200
    3bac:	90 e0       	ldi	r25, 0x00	; 0
    3bae:	91 83       	std	Z+1, r25	; 0x01
    3bb0:	80 83       	st	Z, r24
    3bb2:	fe 01       	movw	r30, r28
    3bb4:	ed 58       	subi	r30, 0x8D	; 141
    3bb6:	ff 4f       	sbci	r31, 0xFF	; 255
    3bb8:	80 81       	ld	r24, Z
    3bba:	91 81       	ldd	r25, Z+1	; 0x01
    3bbc:	01 97       	sbiw	r24, 0x01	; 1
    3bbe:	f1 f7       	brne	.-4      	; 0x3bbc <ESP8266_VidConnectToWiFi+0x6dc>
    3bc0:	fe 01       	movw	r30, r28
    3bc2:	ed 58       	subi	r30, 0x8D	; 141
    3bc4:	ff 4f       	sbci	r31, 0xFF	; 255
    3bc6:	91 83       	std	Z+1, r25	; 0x01
    3bc8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3bca:	de 01       	movw	r26, r28
    3bcc:	ab 58       	subi	r26, 0x8B	; 139
    3bce:	bf 4f       	sbci	r27, 0xFF	; 255
    3bd0:	fe 01       	movw	r30, r28
    3bd2:	eb 58       	subi	r30, 0x8B	; 139
    3bd4:	ff 4f       	sbci	r31, 0xFF	; 255
    3bd6:	80 81       	ld	r24, Z
    3bd8:	91 81       	ldd	r25, Z+1	; 0x01
    3bda:	01 97       	sbiw	r24, 0x01	; 1
    3bdc:	11 96       	adiw	r26, 0x01	; 1
    3bde:	9c 93       	st	X, r25
    3be0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3be2:	fe 01       	movw	r30, r28
    3be4:	eb 58       	subi	r30, 0x8B	; 139
    3be6:	ff 4f       	sbci	r31, 0xFF	; 255
    3be8:	80 81       	ld	r24, Z
    3bea:	91 81       	ldd	r25, Z+1	; 0x01
    3bec:	00 97       	sbiw	r24, 0x00	; 0
    3bee:	d1 f6       	brne	.-76     	; 0x3ba4 <ESP8266_VidConnectToWiFi+0x6c4>
    3bf0:	27 c0       	rjmp	.+78     	; 0x3c40 <ESP8266_VidConnectToWiFi+0x760>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3bf2:	8e 01       	movw	r16, r28
    3bf4:	0b 58       	subi	r16, 0x8B	; 139
    3bf6:	1f 4f       	sbci	r17, 0xFF	; 255
    3bf8:	fe 01       	movw	r30, r28
    3bfa:	e9 58       	subi	r30, 0x89	; 137
    3bfc:	ff 4f       	sbci	r31, 0xFF	; 255
    3bfe:	60 81       	ld	r22, Z
    3c00:	71 81       	ldd	r23, Z+1	; 0x01
    3c02:	82 81       	ldd	r24, Z+2	; 0x02
    3c04:	93 81       	ldd	r25, Z+3	; 0x03
    3c06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c0a:	dc 01       	movw	r26, r24
    3c0c:	cb 01       	movw	r24, r22
    3c0e:	f8 01       	movw	r30, r16
    3c10:	91 83       	std	Z+1, r25	; 0x01
    3c12:	80 83       	st	Z, r24
    3c14:	de 01       	movw	r26, r28
    3c16:	af 58       	subi	r26, 0x8F	; 143
    3c18:	bf 4f       	sbci	r27, 0xFF	; 255
    3c1a:	fe 01       	movw	r30, r28
    3c1c:	eb 58       	subi	r30, 0x8B	; 139
    3c1e:	ff 4f       	sbci	r31, 0xFF	; 255
    3c20:	80 81       	ld	r24, Z
    3c22:	91 81       	ldd	r25, Z+1	; 0x01
    3c24:	8d 93       	st	X+, r24
    3c26:	9c 93       	st	X, r25
    3c28:	fe 01       	movw	r30, r28
    3c2a:	ef 58       	subi	r30, 0x8F	; 143
    3c2c:	ff 4f       	sbci	r31, 0xFF	; 255
    3c2e:	80 81       	ld	r24, Z
    3c30:	91 81       	ldd	r25, Z+1	; 0x01
    3c32:	01 97       	sbiw	r24, 0x01	; 1
    3c34:	f1 f7       	brne	.-4      	; 0x3c32 <ESP8266_VidConnectToWiFi+0x752>
    3c36:	fe 01       	movw	r30, r28
    3c38:	ef 58       	subi	r30, 0x8F	; 143
    3c3a:	ff 4f       	sbci	r31, 0xFF	; 255
    3c3c:	91 83       	std	Z+1, r25	; 0x01
    3c3e:	80 83       	st	Z, r24
    3c40:	fe 01       	movw	r30, r28
    3c42:	e3 59       	subi	r30, 0x93	; 147
    3c44:	ff 4f       	sbci	r31, 0xFF	; 255
    3c46:	80 e0       	ldi	r24, 0x00	; 0
    3c48:	90 e0       	ldi	r25, 0x00	; 0
    3c4a:	aa e7       	ldi	r26, 0x7A	; 122
    3c4c:	b4 e4       	ldi	r27, 0x44	; 68
    3c4e:	80 83       	st	Z, r24
    3c50:	91 83       	std	Z+1, r25	; 0x01
    3c52:	a2 83       	std	Z+2, r26	; 0x02
    3c54:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c56:	8e 01       	movw	r16, r28
    3c58:	07 59       	subi	r16, 0x97	; 151
    3c5a:	1f 4f       	sbci	r17, 0xFF	; 255
    3c5c:	fe 01       	movw	r30, r28
    3c5e:	e3 59       	subi	r30, 0x93	; 147
    3c60:	ff 4f       	sbci	r31, 0xFF	; 255
    3c62:	60 81       	ld	r22, Z
    3c64:	71 81       	ldd	r23, Z+1	; 0x01
    3c66:	82 81       	ldd	r24, Z+2	; 0x02
    3c68:	93 81       	ldd	r25, Z+3	; 0x03
    3c6a:	20 e0       	ldi	r18, 0x00	; 0
    3c6c:	30 e0       	ldi	r19, 0x00	; 0
    3c6e:	4a ef       	ldi	r20, 0xFA	; 250
    3c70:	54 e4       	ldi	r21, 0x44	; 68
    3c72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c76:	dc 01       	movw	r26, r24
    3c78:	cb 01       	movw	r24, r22
    3c7a:	f8 01       	movw	r30, r16
    3c7c:	80 83       	st	Z, r24
    3c7e:	91 83       	std	Z+1, r25	; 0x01
    3c80:	a2 83       	std	Z+2, r26	; 0x02
    3c82:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3c84:	fe 01       	movw	r30, r28
    3c86:	e7 59       	subi	r30, 0x97	; 151
    3c88:	ff 4f       	sbci	r31, 0xFF	; 255
    3c8a:	60 81       	ld	r22, Z
    3c8c:	71 81       	ldd	r23, Z+1	; 0x01
    3c8e:	82 81       	ldd	r24, Z+2	; 0x02
    3c90:	93 81       	ldd	r25, Z+3	; 0x03
    3c92:	20 e0       	ldi	r18, 0x00	; 0
    3c94:	30 e0       	ldi	r19, 0x00	; 0
    3c96:	40 e8       	ldi	r20, 0x80	; 128
    3c98:	5f e3       	ldi	r21, 0x3F	; 63
    3c9a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3c9e:	88 23       	and	r24, r24
    3ca0:	44 f4       	brge	.+16     	; 0x3cb2 <ESP8266_VidConnectToWiFi+0x7d2>
		__ticks = 1;
    3ca2:	fe 01       	movw	r30, r28
    3ca4:	e9 59       	subi	r30, 0x99	; 153
    3ca6:	ff 4f       	sbci	r31, 0xFF	; 255
    3ca8:	81 e0       	ldi	r24, 0x01	; 1
    3caa:	90 e0       	ldi	r25, 0x00	; 0
    3cac:	91 83       	std	Z+1, r25	; 0x01
    3cae:	80 83       	st	Z, r24
    3cb0:	64 c0       	rjmp	.+200    	; 0x3d7a <ESP8266_VidConnectToWiFi+0x89a>
	else if (__tmp > 65535)
    3cb2:	fe 01       	movw	r30, r28
    3cb4:	e7 59       	subi	r30, 0x97	; 151
    3cb6:	ff 4f       	sbci	r31, 0xFF	; 255
    3cb8:	60 81       	ld	r22, Z
    3cba:	71 81       	ldd	r23, Z+1	; 0x01
    3cbc:	82 81       	ldd	r24, Z+2	; 0x02
    3cbe:	93 81       	ldd	r25, Z+3	; 0x03
    3cc0:	20 e0       	ldi	r18, 0x00	; 0
    3cc2:	3f ef       	ldi	r19, 0xFF	; 255
    3cc4:	4f e7       	ldi	r20, 0x7F	; 127
    3cc6:	57 e4       	ldi	r21, 0x47	; 71
    3cc8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3ccc:	18 16       	cp	r1, r24
    3cce:	0c f0       	brlt	.+2      	; 0x3cd2 <ESP8266_VidConnectToWiFi+0x7f2>
    3cd0:	43 c0       	rjmp	.+134    	; 0x3d58 <ESP8266_VidConnectToWiFi+0x878>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3cd2:	fe 01       	movw	r30, r28
    3cd4:	e3 59       	subi	r30, 0x93	; 147
    3cd6:	ff 4f       	sbci	r31, 0xFF	; 255
    3cd8:	60 81       	ld	r22, Z
    3cda:	71 81       	ldd	r23, Z+1	; 0x01
    3cdc:	82 81       	ldd	r24, Z+2	; 0x02
    3cde:	93 81       	ldd	r25, Z+3	; 0x03
    3ce0:	20 e0       	ldi	r18, 0x00	; 0
    3ce2:	30 e0       	ldi	r19, 0x00	; 0
    3ce4:	40 e2       	ldi	r20, 0x20	; 32
    3ce6:	51 e4       	ldi	r21, 0x41	; 65
    3ce8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cec:	dc 01       	movw	r26, r24
    3cee:	cb 01       	movw	r24, r22
    3cf0:	8e 01       	movw	r16, r28
    3cf2:	09 59       	subi	r16, 0x99	; 153
    3cf4:	1f 4f       	sbci	r17, 0xFF	; 255
    3cf6:	bc 01       	movw	r22, r24
    3cf8:	cd 01       	movw	r24, r26
    3cfa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cfe:	dc 01       	movw	r26, r24
    3d00:	cb 01       	movw	r24, r22
    3d02:	f8 01       	movw	r30, r16
    3d04:	91 83       	std	Z+1, r25	; 0x01
    3d06:	80 83       	st	Z, r24
    3d08:	1f c0       	rjmp	.+62     	; 0x3d48 <ESP8266_VidConnectToWiFi+0x868>
    3d0a:	fe 01       	movw	r30, r28
    3d0c:	eb 59       	subi	r30, 0x9B	; 155
    3d0e:	ff 4f       	sbci	r31, 0xFF	; 255
    3d10:	88 ec       	ldi	r24, 0xC8	; 200
    3d12:	90 e0       	ldi	r25, 0x00	; 0
    3d14:	91 83       	std	Z+1, r25	; 0x01
    3d16:	80 83       	st	Z, r24
    3d18:	fe 01       	movw	r30, r28
    3d1a:	eb 59       	subi	r30, 0x9B	; 155
    3d1c:	ff 4f       	sbci	r31, 0xFF	; 255
    3d1e:	80 81       	ld	r24, Z
    3d20:	91 81       	ldd	r25, Z+1	; 0x01
    3d22:	01 97       	sbiw	r24, 0x01	; 1
    3d24:	f1 f7       	brne	.-4      	; 0x3d22 <ESP8266_VidConnectToWiFi+0x842>
    3d26:	fe 01       	movw	r30, r28
    3d28:	eb 59       	subi	r30, 0x9B	; 155
    3d2a:	ff 4f       	sbci	r31, 0xFF	; 255
    3d2c:	91 83       	std	Z+1, r25	; 0x01
    3d2e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d30:	de 01       	movw	r26, r28
    3d32:	a9 59       	subi	r26, 0x99	; 153
    3d34:	bf 4f       	sbci	r27, 0xFF	; 255
    3d36:	fe 01       	movw	r30, r28
    3d38:	e9 59       	subi	r30, 0x99	; 153
    3d3a:	ff 4f       	sbci	r31, 0xFF	; 255
    3d3c:	80 81       	ld	r24, Z
    3d3e:	91 81       	ldd	r25, Z+1	; 0x01
    3d40:	01 97       	sbiw	r24, 0x01	; 1
    3d42:	11 96       	adiw	r26, 0x01	; 1
    3d44:	9c 93       	st	X, r25
    3d46:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d48:	fe 01       	movw	r30, r28
    3d4a:	e9 59       	subi	r30, 0x99	; 153
    3d4c:	ff 4f       	sbci	r31, 0xFF	; 255
    3d4e:	80 81       	ld	r24, Z
    3d50:	91 81       	ldd	r25, Z+1	; 0x01
    3d52:	00 97       	sbiw	r24, 0x00	; 0
    3d54:	d1 f6       	brne	.-76     	; 0x3d0a <ESP8266_VidConnectToWiFi+0x82a>
    3d56:	27 c0       	rjmp	.+78     	; 0x3da6 <ESP8266_VidConnectToWiFi+0x8c6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d58:	8e 01       	movw	r16, r28
    3d5a:	09 59       	subi	r16, 0x99	; 153
    3d5c:	1f 4f       	sbci	r17, 0xFF	; 255
    3d5e:	fe 01       	movw	r30, r28
    3d60:	e7 59       	subi	r30, 0x97	; 151
    3d62:	ff 4f       	sbci	r31, 0xFF	; 255
    3d64:	60 81       	ld	r22, Z
    3d66:	71 81       	ldd	r23, Z+1	; 0x01
    3d68:	82 81       	ldd	r24, Z+2	; 0x02
    3d6a:	93 81       	ldd	r25, Z+3	; 0x03
    3d6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d70:	dc 01       	movw	r26, r24
    3d72:	cb 01       	movw	r24, r22
    3d74:	f8 01       	movw	r30, r16
    3d76:	91 83       	std	Z+1, r25	; 0x01
    3d78:	80 83       	st	Z, r24
    3d7a:	de 01       	movw	r26, r28
    3d7c:	ad 59       	subi	r26, 0x9D	; 157
    3d7e:	bf 4f       	sbci	r27, 0xFF	; 255
    3d80:	fe 01       	movw	r30, r28
    3d82:	e9 59       	subi	r30, 0x99	; 153
    3d84:	ff 4f       	sbci	r31, 0xFF	; 255
    3d86:	80 81       	ld	r24, Z
    3d88:	91 81       	ldd	r25, Z+1	; 0x01
    3d8a:	8d 93       	st	X+, r24
    3d8c:	9c 93       	st	X, r25
    3d8e:	fe 01       	movw	r30, r28
    3d90:	ed 59       	subi	r30, 0x9D	; 157
    3d92:	ff 4f       	sbci	r31, 0xFF	; 255
    3d94:	80 81       	ld	r24, Z
    3d96:	91 81       	ldd	r25, Z+1	; 0x01
    3d98:	01 97       	sbiw	r24, 0x01	; 1
    3d9a:	f1 f7       	brne	.-4      	; 0x3d98 <ESP8266_VidConnectToWiFi+0x8b8>
    3d9c:	fe 01       	movw	r30, r28
    3d9e:	ed 59       	subi	r30, 0x9D	; 157
    3da0:	ff 4f       	sbci	r31, 0xFF	; 255
    3da2:	91 83       	std	Z+1, r25	; 0x01
    3da4:	80 83       	st	Z, r24
    3da6:	fe 01       	movw	r30, r28
    3da8:	e1 5a       	subi	r30, 0xA1	; 161
    3daa:	ff 4f       	sbci	r31, 0xFF	; 255
    3dac:	80 e0       	ldi	r24, 0x00	; 0
    3dae:	90 e0       	ldi	r25, 0x00	; 0
    3db0:	aa e7       	ldi	r26, 0x7A	; 122
    3db2:	b4 e4       	ldi	r27, 0x44	; 68
    3db4:	80 83       	st	Z, r24
    3db6:	91 83       	std	Z+1, r25	; 0x01
    3db8:	a2 83       	std	Z+2, r26	; 0x02
    3dba:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3dbc:	8e 01       	movw	r16, r28
    3dbe:	05 5a       	subi	r16, 0xA5	; 165
    3dc0:	1f 4f       	sbci	r17, 0xFF	; 255
    3dc2:	fe 01       	movw	r30, r28
    3dc4:	e1 5a       	subi	r30, 0xA1	; 161
    3dc6:	ff 4f       	sbci	r31, 0xFF	; 255
    3dc8:	60 81       	ld	r22, Z
    3dca:	71 81       	ldd	r23, Z+1	; 0x01
    3dcc:	82 81       	ldd	r24, Z+2	; 0x02
    3dce:	93 81       	ldd	r25, Z+3	; 0x03
    3dd0:	20 e0       	ldi	r18, 0x00	; 0
    3dd2:	30 e0       	ldi	r19, 0x00	; 0
    3dd4:	4a ef       	ldi	r20, 0xFA	; 250
    3dd6:	54 e4       	ldi	r21, 0x44	; 68
    3dd8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ddc:	dc 01       	movw	r26, r24
    3dde:	cb 01       	movw	r24, r22
    3de0:	f8 01       	movw	r30, r16
    3de2:	80 83       	st	Z, r24
    3de4:	91 83       	std	Z+1, r25	; 0x01
    3de6:	a2 83       	std	Z+2, r26	; 0x02
    3de8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3dea:	fe 01       	movw	r30, r28
    3dec:	e5 5a       	subi	r30, 0xA5	; 165
    3dee:	ff 4f       	sbci	r31, 0xFF	; 255
    3df0:	60 81       	ld	r22, Z
    3df2:	71 81       	ldd	r23, Z+1	; 0x01
    3df4:	82 81       	ldd	r24, Z+2	; 0x02
    3df6:	93 81       	ldd	r25, Z+3	; 0x03
    3df8:	20 e0       	ldi	r18, 0x00	; 0
    3dfa:	30 e0       	ldi	r19, 0x00	; 0
    3dfc:	40 e8       	ldi	r20, 0x80	; 128
    3dfe:	5f e3       	ldi	r21, 0x3F	; 63
    3e00:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3e04:	88 23       	and	r24, r24
    3e06:	44 f4       	brge	.+16     	; 0x3e18 <ESP8266_VidConnectToWiFi+0x938>
		__ticks = 1;
    3e08:	fe 01       	movw	r30, r28
    3e0a:	e7 5a       	subi	r30, 0xA7	; 167
    3e0c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e0e:	81 e0       	ldi	r24, 0x01	; 1
    3e10:	90 e0       	ldi	r25, 0x00	; 0
    3e12:	91 83       	std	Z+1, r25	; 0x01
    3e14:	80 83       	st	Z, r24
    3e16:	64 c0       	rjmp	.+200    	; 0x3ee0 <ESP8266_VidConnectToWiFi+0xa00>
	else if (__tmp > 65535)
    3e18:	fe 01       	movw	r30, r28
    3e1a:	e5 5a       	subi	r30, 0xA5	; 165
    3e1c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e1e:	60 81       	ld	r22, Z
    3e20:	71 81       	ldd	r23, Z+1	; 0x01
    3e22:	82 81       	ldd	r24, Z+2	; 0x02
    3e24:	93 81       	ldd	r25, Z+3	; 0x03
    3e26:	20 e0       	ldi	r18, 0x00	; 0
    3e28:	3f ef       	ldi	r19, 0xFF	; 255
    3e2a:	4f e7       	ldi	r20, 0x7F	; 127
    3e2c:	57 e4       	ldi	r21, 0x47	; 71
    3e2e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3e32:	18 16       	cp	r1, r24
    3e34:	0c f0       	brlt	.+2      	; 0x3e38 <ESP8266_VidConnectToWiFi+0x958>
    3e36:	43 c0       	rjmp	.+134    	; 0x3ebe <ESP8266_VidConnectToWiFi+0x9de>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e38:	fe 01       	movw	r30, r28
    3e3a:	e1 5a       	subi	r30, 0xA1	; 161
    3e3c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e3e:	60 81       	ld	r22, Z
    3e40:	71 81       	ldd	r23, Z+1	; 0x01
    3e42:	82 81       	ldd	r24, Z+2	; 0x02
    3e44:	93 81       	ldd	r25, Z+3	; 0x03
    3e46:	20 e0       	ldi	r18, 0x00	; 0
    3e48:	30 e0       	ldi	r19, 0x00	; 0
    3e4a:	40 e2       	ldi	r20, 0x20	; 32
    3e4c:	51 e4       	ldi	r21, 0x41	; 65
    3e4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e52:	dc 01       	movw	r26, r24
    3e54:	cb 01       	movw	r24, r22
    3e56:	8e 01       	movw	r16, r28
    3e58:	07 5a       	subi	r16, 0xA7	; 167
    3e5a:	1f 4f       	sbci	r17, 0xFF	; 255
    3e5c:	bc 01       	movw	r22, r24
    3e5e:	cd 01       	movw	r24, r26
    3e60:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e64:	dc 01       	movw	r26, r24
    3e66:	cb 01       	movw	r24, r22
    3e68:	f8 01       	movw	r30, r16
    3e6a:	91 83       	std	Z+1, r25	; 0x01
    3e6c:	80 83       	st	Z, r24
    3e6e:	1f c0       	rjmp	.+62     	; 0x3eae <ESP8266_VidConnectToWiFi+0x9ce>
    3e70:	fe 01       	movw	r30, r28
    3e72:	e9 5a       	subi	r30, 0xA9	; 169
    3e74:	ff 4f       	sbci	r31, 0xFF	; 255
    3e76:	88 ec       	ldi	r24, 0xC8	; 200
    3e78:	90 e0       	ldi	r25, 0x00	; 0
    3e7a:	91 83       	std	Z+1, r25	; 0x01
    3e7c:	80 83       	st	Z, r24
    3e7e:	fe 01       	movw	r30, r28
    3e80:	e9 5a       	subi	r30, 0xA9	; 169
    3e82:	ff 4f       	sbci	r31, 0xFF	; 255
    3e84:	80 81       	ld	r24, Z
    3e86:	91 81       	ldd	r25, Z+1	; 0x01
    3e88:	01 97       	sbiw	r24, 0x01	; 1
    3e8a:	f1 f7       	brne	.-4      	; 0x3e88 <ESP8266_VidConnectToWiFi+0x9a8>
    3e8c:	fe 01       	movw	r30, r28
    3e8e:	e9 5a       	subi	r30, 0xA9	; 169
    3e90:	ff 4f       	sbci	r31, 0xFF	; 255
    3e92:	91 83       	std	Z+1, r25	; 0x01
    3e94:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e96:	de 01       	movw	r26, r28
    3e98:	a7 5a       	subi	r26, 0xA7	; 167
    3e9a:	bf 4f       	sbci	r27, 0xFF	; 255
    3e9c:	fe 01       	movw	r30, r28
    3e9e:	e7 5a       	subi	r30, 0xA7	; 167
    3ea0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ea2:	80 81       	ld	r24, Z
    3ea4:	91 81       	ldd	r25, Z+1	; 0x01
    3ea6:	01 97       	sbiw	r24, 0x01	; 1
    3ea8:	11 96       	adiw	r26, 0x01	; 1
    3eaa:	9c 93       	st	X, r25
    3eac:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3eae:	fe 01       	movw	r30, r28
    3eb0:	e7 5a       	subi	r30, 0xA7	; 167
    3eb2:	ff 4f       	sbci	r31, 0xFF	; 255
    3eb4:	80 81       	ld	r24, Z
    3eb6:	91 81       	ldd	r25, Z+1	; 0x01
    3eb8:	00 97       	sbiw	r24, 0x00	; 0
    3eba:	d1 f6       	brne	.-76     	; 0x3e70 <ESP8266_VidConnectToWiFi+0x990>
    3ebc:	27 c0       	rjmp	.+78     	; 0x3f0c <ESP8266_VidConnectToWiFi+0xa2c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ebe:	8e 01       	movw	r16, r28
    3ec0:	07 5a       	subi	r16, 0xA7	; 167
    3ec2:	1f 4f       	sbci	r17, 0xFF	; 255
    3ec4:	fe 01       	movw	r30, r28
    3ec6:	e5 5a       	subi	r30, 0xA5	; 165
    3ec8:	ff 4f       	sbci	r31, 0xFF	; 255
    3eca:	60 81       	ld	r22, Z
    3ecc:	71 81       	ldd	r23, Z+1	; 0x01
    3ece:	82 81       	ldd	r24, Z+2	; 0x02
    3ed0:	93 81       	ldd	r25, Z+3	; 0x03
    3ed2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ed6:	dc 01       	movw	r26, r24
    3ed8:	cb 01       	movw	r24, r22
    3eda:	f8 01       	movw	r30, r16
    3edc:	91 83       	std	Z+1, r25	; 0x01
    3ede:	80 83       	st	Z, r24
    3ee0:	de 01       	movw	r26, r28
    3ee2:	ab 5a       	subi	r26, 0xAB	; 171
    3ee4:	bf 4f       	sbci	r27, 0xFF	; 255
    3ee6:	fe 01       	movw	r30, r28
    3ee8:	e7 5a       	subi	r30, 0xA7	; 167
    3eea:	ff 4f       	sbci	r31, 0xFF	; 255
    3eec:	80 81       	ld	r24, Z
    3eee:	91 81       	ldd	r25, Z+1	; 0x01
    3ef0:	8d 93       	st	X+, r24
    3ef2:	9c 93       	st	X, r25
    3ef4:	fe 01       	movw	r30, r28
    3ef6:	eb 5a       	subi	r30, 0xAB	; 171
    3ef8:	ff 4f       	sbci	r31, 0xFF	; 255
    3efa:	80 81       	ld	r24, Z
    3efc:	91 81       	ldd	r25, Z+1	; 0x01
    3efe:	01 97       	sbiw	r24, 0x01	; 1
    3f00:	f1 f7       	brne	.-4      	; 0x3efe <ESP8266_VidConnectToWiFi+0xa1e>
    3f02:	fe 01       	movw	r30, r28
    3f04:	eb 5a       	subi	r30, 0xAB	; 171
    3f06:	ff 4f       	sbci	r31, 0xFF	; 255
    3f08:	91 83       	std	Z+1, r25	; 0x01
    3f0a:	80 83       	st	Z, r24
    3f0c:	fe 01       	movw	r30, r28
    3f0e:	ef 5a       	subi	r30, 0xAF	; 175
    3f10:	ff 4f       	sbci	r31, 0xFF	; 255
    3f12:	80 e0       	ldi	r24, 0x00	; 0
    3f14:	90 e0       	ldi	r25, 0x00	; 0
    3f16:	aa e7       	ldi	r26, 0x7A	; 122
    3f18:	b4 e4       	ldi	r27, 0x44	; 68
    3f1a:	80 83       	st	Z, r24
    3f1c:	91 83       	std	Z+1, r25	; 0x01
    3f1e:	a2 83       	std	Z+2, r26	; 0x02
    3f20:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f22:	8e 01       	movw	r16, r28
    3f24:	03 5b       	subi	r16, 0xB3	; 179
    3f26:	1f 4f       	sbci	r17, 0xFF	; 255
    3f28:	fe 01       	movw	r30, r28
    3f2a:	ef 5a       	subi	r30, 0xAF	; 175
    3f2c:	ff 4f       	sbci	r31, 0xFF	; 255
    3f2e:	60 81       	ld	r22, Z
    3f30:	71 81       	ldd	r23, Z+1	; 0x01
    3f32:	82 81       	ldd	r24, Z+2	; 0x02
    3f34:	93 81       	ldd	r25, Z+3	; 0x03
    3f36:	20 e0       	ldi	r18, 0x00	; 0
    3f38:	30 e0       	ldi	r19, 0x00	; 0
    3f3a:	4a ef       	ldi	r20, 0xFA	; 250
    3f3c:	54 e4       	ldi	r21, 0x44	; 68
    3f3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f42:	dc 01       	movw	r26, r24
    3f44:	cb 01       	movw	r24, r22
    3f46:	f8 01       	movw	r30, r16
    3f48:	80 83       	st	Z, r24
    3f4a:	91 83       	std	Z+1, r25	; 0x01
    3f4c:	a2 83       	std	Z+2, r26	; 0x02
    3f4e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3f50:	fe 01       	movw	r30, r28
    3f52:	e3 5b       	subi	r30, 0xB3	; 179
    3f54:	ff 4f       	sbci	r31, 0xFF	; 255
    3f56:	60 81       	ld	r22, Z
    3f58:	71 81       	ldd	r23, Z+1	; 0x01
    3f5a:	82 81       	ldd	r24, Z+2	; 0x02
    3f5c:	93 81       	ldd	r25, Z+3	; 0x03
    3f5e:	20 e0       	ldi	r18, 0x00	; 0
    3f60:	30 e0       	ldi	r19, 0x00	; 0
    3f62:	40 e8       	ldi	r20, 0x80	; 128
    3f64:	5f e3       	ldi	r21, 0x3F	; 63
    3f66:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3f6a:	88 23       	and	r24, r24
    3f6c:	44 f4       	brge	.+16     	; 0x3f7e <ESP8266_VidConnectToWiFi+0xa9e>
		__ticks = 1;
    3f6e:	fe 01       	movw	r30, r28
    3f70:	e5 5b       	subi	r30, 0xB5	; 181
    3f72:	ff 4f       	sbci	r31, 0xFF	; 255
    3f74:	81 e0       	ldi	r24, 0x01	; 1
    3f76:	90 e0       	ldi	r25, 0x00	; 0
    3f78:	91 83       	std	Z+1, r25	; 0x01
    3f7a:	80 83       	st	Z, r24
    3f7c:	64 c0       	rjmp	.+200    	; 0x4046 <ESP8266_VidConnectToWiFi+0xb66>
	else if (__tmp > 65535)
    3f7e:	fe 01       	movw	r30, r28
    3f80:	e3 5b       	subi	r30, 0xB3	; 179
    3f82:	ff 4f       	sbci	r31, 0xFF	; 255
    3f84:	60 81       	ld	r22, Z
    3f86:	71 81       	ldd	r23, Z+1	; 0x01
    3f88:	82 81       	ldd	r24, Z+2	; 0x02
    3f8a:	93 81       	ldd	r25, Z+3	; 0x03
    3f8c:	20 e0       	ldi	r18, 0x00	; 0
    3f8e:	3f ef       	ldi	r19, 0xFF	; 255
    3f90:	4f e7       	ldi	r20, 0x7F	; 127
    3f92:	57 e4       	ldi	r21, 0x47	; 71
    3f94:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3f98:	18 16       	cp	r1, r24
    3f9a:	0c f0       	brlt	.+2      	; 0x3f9e <ESP8266_VidConnectToWiFi+0xabe>
    3f9c:	43 c0       	rjmp	.+134    	; 0x4024 <ESP8266_VidConnectToWiFi+0xb44>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f9e:	fe 01       	movw	r30, r28
    3fa0:	ef 5a       	subi	r30, 0xAF	; 175
    3fa2:	ff 4f       	sbci	r31, 0xFF	; 255
    3fa4:	60 81       	ld	r22, Z
    3fa6:	71 81       	ldd	r23, Z+1	; 0x01
    3fa8:	82 81       	ldd	r24, Z+2	; 0x02
    3faa:	93 81       	ldd	r25, Z+3	; 0x03
    3fac:	20 e0       	ldi	r18, 0x00	; 0
    3fae:	30 e0       	ldi	r19, 0x00	; 0
    3fb0:	40 e2       	ldi	r20, 0x20	; 32
    3fb2:	51 e4       	ldi	r21, 0x41	; 65
    3fb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fb8:	dc 01       	movw	r26, r24
    3fba:	cb 01       	movw	r24, r22
    3fbc:	8e 01       	movw	r16, r28
    3fbe:	05 5b       	subi	r16, 0xB5	; 181
    3fc0:	1f 4f       	sbci	r17, 0xFF	; 255
    3fc2:	bc 01       	movw	r22, r24
    3fc4:	cd 01       	movw	r24, r26
    3fc6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fca:	dc 01       	movw	r26, r24
    3fcc:	cb 01       	movw	r24, r22
    3fce:	f8 01       	movw	r30, r16
    3fd0:	91 83       	std	Z+1, r25	; 0x01
    3fd2:	80 83       	st	Z, r24
    3fd4:	1f c0       	rjmp	.+62     	; 0x4014 <ESP8266_VidConnectToWiFi+0xb34>
    3fd6:	fe 01       	movw	r30, r28
    3fd8:	e7 5b       	subi	r30, 0xB7	; 183
    3fda:	ff 4f       	sbci	r31, 0xFF	; 255
    3fdc:	88 ec       	ldi	r24, 0xC8	; 200
    3fde:	90 e0       	ldi	r25, 0x00	; 0
    3fe0:	91 83       	std	Z+1, r25	; 0x01
    3fe2:	80 83       	st	Z, r24
    3fe4:	fe 01       	movw	r30, r28
    3fe6:	e7 5b       	subi	r30, 0xB7	; 183
    3fe8:	ff 4f       	sbci	r31, 0xFF	; 255
    3fea:	80 81       	ld	r24, Z
    3fec:	91 81       	ldd	r25, Z+1	; 0x01
    3fee:	01 97       	sbiw	r24, 0x01	; 1
    3ff0:	f1 f7       	brne	.-4      	; 0x3fee <ESP8266_VidConnectToWiFi+0xb0e>
    3ff2:	fe 01       	movw	r30, r28
    3ff4:	e7 5b       	subi	r30, 0xB7	; 183
    3ff6:	ff 4f       	sbci	r31, 0xFF	; 255
    3ff8:	91 83       	std	Z+1, r25	; 0x01
    3ffa:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ffc:	de 01       	movw	r26, r28
    3ffe:	a5 5b       	subi	r26, 0xB5	; 181
    4000:	bf 4f       	sbci	r27, 0xFF	; 255
    4002:	fe 01       	movw	r30, r28
    4004:	e5 5b       	subi	r30, 0xB5	; 181
    4006:	ff 4f       	sbci	r31, 0xFF	; 255
    4008:	80 81       	ld	r24, Z
    400a:	91 81       	ldd	r25, Z+1	; 0x01
    400c:	01 97       	sbiw	r24, 0x01	; 1
    400e:	11 96       	adiw	r26, 0x01	; 1
    4010:	9c 93       	st	X, r25
    4012:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4014:	fe 01       	movw	r30, r28
    4016:	e5 5b       	subi	r30, 0xB5	; 181
    4018:	ff 4f       	sbci	r31, 0xFF	; 255
    401a:	80 81       	ld	r24, Z
    401c:	91 81       	ldd	r25, Z+1	; 0x01
    401e:	00 97       	sbiw	r24, 0x00	; 0
    4020:	d1 f6       	brne	.-76     	; 0x3fd6 <ESP8266_VidConnectToWiFi+0xaf6>
    4022:	27 c0       	rjmp	.+78     	; 0x4072 <ESP8266_VidConnectToWiFi+0xb92>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4024:	8e 01       	movw	r16, r28
    4026:	05 5b       	subi	r16, 0xB5	; 181
    4028:	1f 4f       	sbci	r17, 0xFF	; 255
    402a:	fe 01       	movw	r30, r28
    402c:	e3 5b       	subi	r30, 0xB3	; 179
    402e:	ff 4f       	sbci	r31, 0xFF	; 255
    4030:	60 81       	ld	r22, Z
    4032:	71 81       	ldd	r23, Z+1	; 0x01
    4034:	82 81       	ldd	r24, Z+2	; 0x02
    4036:	93 81       	ldd	r25, Z+3	; 0x03
    4038:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    403c:	dc 01       	movw	r26, r24
    403e:	cb 01       	movw	r24, r22
    4040:	f8 01       	movw	r30, r16
    4042:	91 83       	std	Z+1, r25	; 0x01
    4044:	80 83       	st	Z, r24
    4046:	de 01       	movw	r26, r28
    4048:	a9 5b       	subi	r26, 0xB9	; 185
    404a:	bf 4f       	sbci	r27, 0xFF	; 255
    404c:	fe 01       	movw	r30, r28
    404e:	e5 5b       	subi	r30, 0xB5	; 181
    4050:	ff 4f       	sbci	r31, 0xFF	; 255
    4052:	80 81       	ld	r24, Z
    4054:	91 81       	ldd	r25, Z+1	; 0x01
    4056:	8d 93       	st	X+, r24
    4058:	9c 93       	st	X, r25
    405a:	fe 01       	movw	r30, r28
    405c:	e9 5b       	subi	r30, 0xB9	; 185
    405e:	ff 4f       	sbci	r31, 0xFF	; 255
    4060:	80 81       	ld	r24, Z
    4062:	91 81       	ldd	r25, Z+1	; 0x01
    4064:	01 97       	sbiw	r24, 0x01	; 1
    4066:	f1 f7       	brne	.-4      	; 0x4064 <ESP8266_VidConnectToWiFi+0xb84>
    4068:	fe 01       	movw	r30, r28
    406a:	e9 5b       	subi	r30, 0xB9	; 185
    406c:	ff 4f       	sbci	r31, 0xFF	; 255
    406e:	91 83       	std	Z+1, r25	; 0x01
    4070:	80 83       	st	Z, r24
    4072:	fe 01       	movw	r30, r28
    4074:	ed 5b       	subi	r30, 0xBD	; 189
    4076:	ff 4f       	sbci	r31, 0xFF	; 255
    4078:	80 e0       	ldi	r24, 0x00	; 0
    407a:	90 e0       	ldi	r25, 0x00	; 0
    407c:	aa e7       	ldi	r26, 0x7A	; 122
    407e:	b4 e4       	ldi	r27, 0x44	; 68
    4080:	80 83       	st	Z, r24
    4082:	91 83       	std	Z+1, r25	; 0x01
    4084:	a2 83       	std	Z+2, r26	; 0x02
    4086:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4088:	8e 01       	movw	r16, r28
    408a:	01 5c       	subi	r16, 0xC1	; 193
    408c:	1f 4f       	sbci	r17, 0xFF	; 255
    408e:	fe 01       	movw	r30, r28
    4090:	ed 5b       	subi	r30, 0xBD	; 189
    4092:	ff 4f       	sbci	r31, 0xFF	; 255
    4094:	60 81       	ld	r22, Z
    4096:	71 81       	ldd	r23, Z+1	; 0x01
    4098:	82 81       	ldd	r24, Z+2	; 0x02
    409a:	93 81       	ldd	r25, Z+3	; 0x03
    409c:	20 e0       	ldi	r18, 0x00	; 0
    409e:	30 e0       	ldi	r19, 0x00	; 0
    40a0:	4a ef       	ldi	r20, 0xFA	; 250
    40a2:	54 e4       	ldi	r21, 0x44	; 68
    40a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40a8:	dc 01       	movw	r26, r24
    40aa:	cb 01       	movw	r24, r22
    40ac:	f8 01       	movw	r30, r16
    40ae:	80 83       	st	Z, r24
    40b0:	91 83       	std	Z+1, r25	; 0x01
    40b2:	a2 83       	std	Z+2, r26	; 0x02
    40b4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    40b6:	fe 01       	movw	r30, r28
    40b8:	ff 96       	adiw	r30, 0x3f	; 63
    40ba:	60 81       	ld	r22, Z
    40bc:	71 81       	ldd	r23, Z+1	; 0x01
    40be:	82 81       	ldd	r24, Z+2	; 0x02
    40c0:	93 81       	ldd	r25, Z+3	; 0x03
    40c2:	20 e0       	ldi	r18, 0x00	; 0
    40c4:	30 e0       	ldi	r19, 0x00	; 0
    40c6:	40 e8       	ldi	r20, 0x80	; 128
    40c8:	5f e3       	ldi	r21, 0x3F	; 63
    40ca:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    40ce:	88 23       	and	r24, r24
    40d0:	2c f4       	brge	.+10     	; 0x40dc <ESP8266_VidConnectToWiFi+0xbfc>
		__ticks = 1;
    40d2:	81 e0       	ldi	r24, 0x01	; 1
    40d4:	90 e0       	ldi	r25, 0x00	; 0
    40d6:	9e af       	std	Y+62, r25	; 0x3e
    40d8:	8d af       	std	Y+61, r24	; 0x3d
    40da:	46 c0       	rjmp	.+140    	; 0x4168 <ESP8266_VidConnectToWiFi+0xc88>
	else if (__tmp > 65535)
    40dc:	fe 01       	movw	r30, r28
    40de:	ff 96       	adiw	r30, 0x3f	; 63
    40e0:	60 81       	ld	r22, Z
    40e2:	71 81       	ldd	r23, Z+1	; 0x01
    40e4:	82 81       	ldd	r24, Z+2	; 0x02
    40e6:	93 81       	ldd	r25, Z+3	; 0x03
    40e8:	20 e0       	ldi	r18, 0x00	; 0
    40ea:	3f ef       	ldi	r19, 0xFF	; 255
    40ec:	4f e7       	ldi	r20, 0x7F	; 127
    40ee:	57 e4       	ldi	r21, 0x47	; 71
    40f0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    40f4:	18 16       	cp	r1, r24
    40f6:	64 f5       	brge	.+88     	; 0x4150 <ESP8266_VidConnectToWiFi+0xc70>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    40f8:	fe 01       	movw	r30, r28
    40fa:	ed 5b       	subi	r30, 0xBD	; 189
    40fc:	ff 4f       	sbci	r31, 0xFF	; 255
    40fe:	60 81       	ld	r22, Z
    4100:	71 81       	ldd	r23, Z+1	; 0x01
    4102:	82 81       	ldd	r24, Z+2	; 0x02
    4104:	93 81       	ldd	r25, Z+3	; 0x03
    4106:	20 e0       	ldi	r18, 0x00	; 0
    4108:	30 e0       	ldi	r19, 0x00	; 0
    410a:	40 e2       	ldi	r20, 0x20	; 32
    410c:	51 e4       	ldi	r21, 0x41	; 65
    410e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4112:	dc 01       	movw	r26, r24
    4114:	cb 01       	movw	r24, r22
    4116:	bc 01       	movw	r22, r24
    4118:	cd 01       	movw	r24, r26
    411a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    411e:	dc 01       	movw	r26, r24
    4120:	cb 01       	movw	r24, r22
    4122:	9e af       	std	Y+62, r25	; 0x3e
    4124:	8d af       	std	Y+61, r24	; 0x3d
    4126:	0f c0       	rjmp	.+30     	; 0x4146 <ESP8266_VidConnectToWiFi+0xc66>
    4128:	88 ec       	ldi	r24, 0xC8	; 200
    412a:	90 e0       	ldi	r25, 0x00	; 0
    412c:	9c af       	std	Y+60, r25	; 0x3c
    412e:	8b af       	std	Y+59, r24	; 0x3b
    4130:	8b ad       	ldd	r24, Y+59	; 0x3b
    4132:	9c ad       	ldd	r25, Y+60	; 0x3c
    4134:	01 97       	sbiw	r24, 0x01	; 1
    4136:	f1 f7       	brne	.-4      	; 0x4134 <ESP8266_VidConnectToWiFi+0xc54>
    4138:	9c af       	std	Y+60, r25	; 0x3c
    413a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    413c:	8d ad       	ldd	r24, Y+61	; 0x3d
    413e:	9e ad       	ldd	r25, Y+62	; 0x3e
    4140:	01 97       	sbiw	r24, 0x01	; 1
    4142:	9e af       	std	Y+62, r25	; 0x3e
    4144:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4146:	8d ad       	ldd	r24, Y+61	; 0x3d
    4148:	9e ad       	ldd	r25, Y+62	; 0x3e
    414a:	00 97       	sbiw	r24, 0x00	; 0
    414c:	69 f7       	brne	.-38     	; 0x4128 <ESP8266_VidConnectToWiFi+0xc48>
    414e:	16 c0       	rjmp	.+44     	; 0x417c <ESP8266_VidConnectToWiFi+0xc9c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4150:	fe 01       	movw	r30, r28
    4152:	ff 96       	adiw	r30, 0x3f	; 63
    4154:	60 81       	ld	r22, Z
    4156:	71 81       	ldd	r23, Z+1	; 0x01
    4158:	82 81       	ldd	r24, Z+2	; 0x02
    415a:	93 81       	ldd	r25, Z+3	; 0x03
    415c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4160:	dc 01       	movw	r26, r24
    4162:	cb 01       	movw	r24, r22
    4164:	9e af       	std	Y+62, r25	; 0x3e
    4166:	8d af       	std	Y+61, r24	; 0x3d
    4168:	8d ad       	ldd	r24, Y+61	; 0x3d
    416a:	9e ad       	ldd	r25, Y+62	; 0x3e
    416c:	9a af       	std	Y+58, r25	; 0x3a
    416e:	89 af       	std	Y+57, r24	; 0x39
    4170:	89 ad       	ldd	r24, Y+57	; 0x39
    4172:	9a ad       	ldd	r25, Y+58	; 0x3a
    4174:	01 97       	sbiw	r24, 0x01	; 1
    4176:	f1 f7       	brne	.-4      	; 0x4174 <ESP8266_VidConnectToWiFi+0xc94>
    4178:	9a af       	std	Y+58, r25	; 0x3a
    417a:	89 af       	std	Y+57, r24	; 0x39
    417c:	80 e0       	ldi	r24, 0x00	; 0
    417e:	90 e0       	ldi	r25, 0x00	; 0
    4180:	aa e7       	ldi	r26, 0x7A	; 122
    4182:	b4 e4       	ldi	r27, 0x44	; 68
    4184:	8d ab       	std	Y+53, r24	; 0x35
    4186:	9e ab       	std	Y+54, r25	; 0x36
    4188:	af ab       	std	Y+55, r26	; 0x37
    418a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    418c:	6d a9       	ldd	r22, Y+53	; 0x35
    418e:	7e a9       	ldd	r23, Y+54	; 0x36
    4190:	8f a9       	ldd	r24, Y+55	; 0x37
    4192:	98 ad       	ldd	r25, Y+56	; 0x38
    4194:	20 e0       	ldi	r18, 0x00	; 0
    4196:	30 e0       	ldi	r19, 0x00	; 0
    4198:	4a ef       	ldi	r20, 0xFA	; 250
    419a:	54 e4       	ldi	r21, 0x44	; 68
    419c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41a0:	dc 01       	movw	r26, r24
    41a2:	cb 01       	movw	r24, r22
    41a4:	89 ab       	std	Y+49, r24	; 0x31
    41a6:	9a ab       	std	Y+50, r25	; 0x32
    41a8:	ab ab       	std	Y+51, r26	; 0x33
    41aa:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    41ac:	69 a9       	ldd	r22, Y+49	; 0x31
    41ae:	7a a9       	ldd	r23, Y+50	; 0x32
    41b0:	8b a9       	ldd	r24, Y+51	; 0x33
    41b2:	9c a9       	ldd	r25, Y+52	; 0x34
    41b4:	20 e0       	ldi	r18, 0x00	; 0
    41b6:	30 e0       	ldi	r19, 0x00	; 0
    41b8:	40 e8       	ldi	r20, 0x80	; 128
    41ba:	5f e3       	ldi	r21, 0x3F	; 63
    41bc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    41c0:	88 23       	and	r24, r24
    41c2:	2c f4       	brge	.+10     	; 0x41ce <ESP8266_VidConnectToWiFi+0xcee>
		__ticks = 1;
    41c4:	81 e0       	ldi	r24, 0x01	; 1
    41c6:	90 e0       	ldi	r25, 0x00	; 0
    41c8:	98 ab       	std	Y+48, r25	; 0x30
    41ca:	8f a7       	std	Y+47, r24	; 0x2f
    41cc:	3f c0       	rjmp	.+126    	; 0x424c <ESP8266_VidConnectToWiFi+0xd6c>
	else if (__tmp > 65535)
    41ce:	69 a9       	ldd	r22, Y+49	; 0x31
    41d0:	7a a9       	ldd	r23, Y+50	; 0x32
    41d2:	8b a9       	ldd	r24, Y+51	; 0x33
    41d4:	9c a9       	ldd	r25, Y+52	; 0x34
    41d6:	20 e0       	ldi	r18, 0x00	; 0
    41d8:	3f ef       	ldi	r19, 0xFF	; 255
    41da:	4f e7       	ldi	r20, 0x7F	; 127
    41dc:	57 e4       	ldi	r21, 0x47	; 71
    41de:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    41e2:	18 16       	cp	r1, r24
    41e4:	4c f5       	brge	.+82     	; 0x4238 <ESP8266_VidConnectToWiFi+0xd58>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41e6:	6d a9       	ldd	r22, Y+53	; 0x35
    41e8:	7e a9       	ldd	r23, Y+54	; 0x36
    41ea:	8f a9       	ldd	r24, Y+55	; 0x37
    41ec:	98 ad       	ldd	r25, Y+56	; 0x38
    41ee:	20 e0       	ldi	r18, 0x00	; 0
    41f0:	30 e0       	ldi	r19, 0x00	; 0
    41f2:	40 e2       	ldi	r20, 0x20	; 32
    41f4:	51 e4       	ldi	r21, 0x41	; 65
    41f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41fa:	dc 01       	movw	r26, r24
    41fc:	cb 01       	movw	r24, r22
    41fe:	bc 01       	movw	r22, r24
    4200:	cd 01       	movw	r24, r26
    4202:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4206:	dc 01       	movw	r26, r24
    4208:	cb 01       	movw	r24, r22
    420a:	98 ab       	std	Y+48, r25	; 0x30
    420c:	8f a7       	std	Y+47, r24	; 0x2f
    420e:	0f c0       	rjmp	.+30     	; 0x422e <ESP8266_VidConnectToWiFi+0xd4e>
    4210:	88 ec       	ldi	r24, 0xC8	; 200
    4212:	90 e0       	ldi	r25, 0x00	; 0
    4214:	9e a7       	std	Y+46, r25	; 0x2e
    4216:	8d a7       	std	Y+45, r24	; 0x2d
    4218:	8d a5       	ldd	r24, Y+45	; 0x2d
    421a:	9e a5       	ldd	r25, Y+46	; 0x2e
    421c:	01 97       	sbiw	r24, 0x01	; 1
    421e:	f1 f7       	brne	.-4      	; 0x421c <ESP8266_VidConnectToWiFi+0xd3c>
    4220:	9e a7       	std	Y+46, r25	; 0x2e
    4222:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4224:	8f a5       	ldd	r24, Y+47	; 0x2f
    4226:	98 a9       	ldd	r25, Y+48	; 0x30
    4228:	01 97       	sbiw	r24, 0x01	; 1
    422a:	98 ab       	std	Y+48, r25	; 0x30
    422c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    422e:	8f a5       	ldd	r24, Y+47	; 0x2f
    4230:	98 a9       	ldd	r25, Y+48	; 0x30
    4232:	00 97       	sbiw	r24, 0x00	; 0
    4234:	69 f7       	brne	.-38     	; 0x4210 <ESP8266_VidConnectToWiFi+0xd30>
    4236:	14 c0       	rjmp	.+40     	; 0x4260 <ESP8266_VidConnectToWiFi+0xd80>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4238:	69 a9       	ldd	r22, Y+49	; 0x31
    423a:	7a a9       	ldd	r23, Y+50	; 0x32
    423c:	8b a9       	ldd	r24, Y+51	; 0x33
    423e:	9c a9       	ldd	r25, Y+52	; 0x34
    4240:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4244:	dc 01       	movw	r26, r24
    4246:	cb 01       	movw	r24, r22
    4248:	98 ab       	std	Y+48, r25	; 0x30
    424a:	8f a7       	std	Y+47, r24	; 0x2f
    424c:	8f a5       	ldd	r24, Y+47	; 0x2f
    424e:	98 a9       	ldd	r25, Y+48	; 0x30
    4250:	9c a7       	std	Y+44, r25	; 0x2c
    4252:	8b a7       	std	Y+43, r24	; 0x2b
    4254:	8b a5       	ldd	r24, Y+43	; 0x2b
    4256:	9c a5       	ldd	r25, Y+44	; 0x2c
    4258:	01 97       	sbiw	r24, 0x01	; 1
    425a:	f1 f7       	brne	.-4      	; 0x4258 <ESP8266_VidConnectToWiFi+0xd78>
    425c:	9c a7       	std	Y+44, r25	; 0x2c
    425e:	8b a7       	std	Y+43, r24	; 0x2b
    4260:	80 e0       	ldi	r24, 0x00	; 0
    4262:	90 e0       	ldi	r25, 0x00	; 0
    4264:	aa e7       	ldi	r26, 0x7A	; 122
    4266:	b4 e4       	ldi	r27, 0x44	; 68
    4268:	8f a3       	std	Y+39, r24	; 0x27
    426a:	98 a7       	std	Y+40, r25	; 0x28
    426c:	a9 a7       	std	Y+41, r26	; 0x29
    426e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4270:	6f a1       	ldd	r22, Y+39	; 0x27
    4272:	78 a5       	ldd	r23, Y+40	; 0x28
    4274:	89 a5       	ldd	r24, Y+41	; 0x29
    4276:	9a a5       	ldd	r25, Y+42	; 0x2a
    4278:	20 e0       	ldi	r18, 0x00	; 0
    427a:	30 e0       	ldi	r19, 0x00	; 0
    427c:	4a ef       	ldi	r20, 0xFA	; 250
    427e:	54 e4       	ldi	r21, 0x44	; 68
    4280:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4284:	dc 01       	movw	r26, r24
    4286:	cb 01       	movw	r24, r22
    4288:	8b a3       	std	Y+35, r24	; 0x23
    428a:	9c a3       	std	Y+36, r25	; 0x24
    428c:	ad a3       	std	Y+37, r26	; 0x25
    428e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4290:	6b a1       	ldd	r22, Y+35	; 0x23
    4292:	7c a1       	ldd	r23, Y+36	; 0x24
    4294:	8d a1       	ldd	r24, Y+37	; 0x25
    4296:	9e a1       	ldd	r25, Y+38	; 0x26
    4298:	20 e0       	ldi	r18, 0x00	; 0
    429a:	30 e0       	ldi	r19, 0x00	; 0
    429c:	40 e8       	ldi	r20, 0x80	; 128
    429e:	5f e3       	ldi	r21, 0x3F	; 63
    42a0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    42a4:	88 23       	and	r24, r24
    42a6:	2c f4       	brge	.+10     	; 0x42b2 <ESP8266_VidConnectToWiFi+0xdd2>
		__ticks = 1;
    42a8:	81 e0       	ldi	r24, 0x01	; 1
    42aa:	90 e0       	ldi	r25, 0x00	; 0
    42ac:	9a a3       	std	Y+34, r25	; 0x22
    42ae:	89 a3       	std	Y+33, r24	; 0x21
    42b0:	3f c0       	rjmp	.+126    	; 0x4330 <ESP8266_VidConnectToWiFi+0xe50>
	else if (__tmp > 65535)
    42b2:	6b a1       	ldd	r22, Y+35	; 0x23
    42b4:	7c a1       	ldd	r23, Y+36	; 0x24
    42b6:	8d a1       	ldd	r24, Y+37	; 0x25
    42b8:	9e a1       	ldd	r25, Y+38	; 0x26
    42ba:	20 e0       	ldi	r18, 0x00	; 0
    42bc:	3f ef       	ldi	r19, 0xFF	; 255
    42be:	4f e7       	ldi	r20, 0x7F	; 127
    42c0:	57 e4       	ldi	r21, 0x47	; 71
    42c2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    42c6:	18 16       	cp	r1, r24
    42c8:	4c f5       	brge	.+82     	; 0x431c <ESP8266_VidConnectToWiFi+0xe3c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    42ca:	6f a1       	ldd	r22, Y+39	; 0x27
    42cc:	78 a5       	ldd	r23, Y+40	; 0x28
    42ce:	89 a5       	ldd	r24, Y+41	; 0x29
    42d0:	9a a5       	ldd	r25, Y+42	; 0x2a
    42d2:	20 e0       	ldi	r18, 0x00	; 0
    42d4:	30 e0       	ldi	r19, 0x00	; 0
    42d6:	40 e2       	ldi	r20, 0x20	; 32
    42d8:	51 e4       	ldi	r21, 0x41	; 65
    42da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42de:	dc 01       	movw	r26, r24
    42e0:	cb 01       	movw	r24, r22
    42e2:	bc 01       	movw	r22, r24
    42e4:	cd 01       	movw	r24, r26
    42e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42ea:	dc 01       	movw	r26, r24
    42ec:	cb 01       	movw	r24, r22
    42ee:	9a a3       	std	Y+34, r25	; 0x22
    42f0:	89 a3       	std	Y+33, r24	; 0x21
    42f2:	0f c0       	rjmp	.+30     	; 0x4312 <ESP8266_VidConnectToWiFi+0xe32>
    42f4:	88 ec       	ldi	r24, 0xC8	; 200
    42f6:	90 e0       	ldi	r25, 0x00	; 0
    42f8:	98 a3       	std	Y+32, r25	; 0x20
    42fa:	8f 8f       	std	Y+31, r24	; 0x1f
    42fc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    42fe:	98 a1       	ldd	r25, Y+32	; 0x20
    4300:	01 97       	sbiw	r24, 0x01	; 1
    4302:	f1 f7       	brne	.-4      	; 0x4300 <ESP8266_VidConnectToWiFi+0xe20>
    4304:	98 a3       	std	Y+32, r25	; 0x20
    4306:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4308:	89 a1       	ldd	r24, Y+33	; 0x21
    430a:	9a a1       	ldd	r25, Y+34	; 0x22
    430c:	01 97       	sbiw	r24, 0x01	; 1
    430e:	9a a3       	std	Y+34, r25	; 0x22
    4310:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4312:	89 a1       	ldd	r24, Y+33	; 0x21
    4314:	9a a1       	ldd	r25, Y+34	; 0x22
    4316:	00 97       	sbiw	r24, 0x00	; 0
    4318:	69 f7       	brne	.-38     	; 0x42f4 <ESP8266_VidConnectToWiFi+0xe14>
    431a:	14 c0       	rjmp	.+40     	; 0x4344 <ESP8266_VidConnectToWiFi+0xe64>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    431c:	6b a1       	ldd	r22, Y+35	; 0x23
    431e:	7c a1       	ldd	r23, Y+36	; 0x24
    4320:	8d a1       	ldd	r24, Y+37	; 0x25
    4322:	9e a1       	ldd	r25, Y+38	; 0x26
    4324:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4328:	dc 01       	movw	r26, r24
    432a:	cb 01       	movw	r24, r22
    432c:	9a a3       	std	Y+34, r25	; 0x22
    432e:	89 a3       	std	Y+33, r24	; 0x21
    4330:	89 a1       	ldd	r24, Y+33	; 0x21
    4332:	9a a1       	ldd	r25, Y+34	; 0x22
    4334:	9e 8f       	std	Y+30, r25	; 0x1e
    4336:	8d 8f       	std	Y+29, r24	; 0x1d
    4338:	8d 8d       	ldd	r24, Y+29	; 0x1d
    433a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    433c:	01 97       	sbiw	r24, 0x01	; 1
    433e:	f1 f7       	brne	.-4      	; 0x433c <ESP8266_VidConnectToWiFi+0xe5c>
    4340:	9e 8f       	std	Y+30, r25	; 0x1e
    4342:	8d 8f       	std	Y+29, r24	; 0x1d
    4344:	80 e0       	ldi	r24, 0x00	; 0
    4346:	90 e0       	ldi	r25, 0x00	; 0
    4348:	aa e7       	ldi	r26, 0x7A	; 122
    434a:	b4 e4       	ldi	r27, 0x44	; 68
    434c:	89 8f       	std	Y+25, r24	; 0x19
    434e:	9a 8f       	std	Y+26, r25	; 0x1a
    4350:	ab 8f       	std	Y+27, r26	; 0x1b
    4352:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4354:	69 8d       	ldd	r22, Y+25	; 0x19
    4356:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4358:	8b 8d       	ldd	r24, Y+27	; 0x1b
    435a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    435c:	20 e0       	ldi	r18, 0x00	; 0
    435e:	30 e0       	ldi	r19, 0x00	; 0
    4360:	4a ef       	ldi	r20, 0xFA	; 250
    4362:	54 e4       	ldi	r21, 0x44	; 68
    4364:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4368:	dc 01       	movw	r26, r24
    436a:	cb 01       	movw	r24, r22
    436c:	8d 8b       	std	Y+21, r24	; 0x15
    436e:	9e 8b       	std	Y+22, r25	; 0x16
    4370:	af 8b       	std	Y+23, r26	; 0x17
    4372:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4374:	6d 89       	ldd	r22, Y+21	; 0x15
    4376:	7e 89       	ldd	r23, Y+22	; 0x16
    4378:	8f 89       	ldd	r24, Y+23	; 0x17
    437a:	98 8d       	ldd	r25, Y+24	; 0x18
    437c:	20 e0       	ldi	r18, 0x00	; 0
    437e:	30 e0       	ldi	r19, 0x00	; 0
    4380:	40 e8       	ldi	r20, 0x80	; 128
    4382:	5f e3       	ldi	r21, 0x3F	; 63
    4384:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4388:	88 23       	and	r24, r24
    438a:	2c f4       	brge	.+10     	; 0x4396 <ESP8266_VidConnectToWiFi+0xeb6>
		__ticks = 1;
    438c:	81 e0       	ldi	r24, 0x01	; 1
    438e:	90 e0       	ldi	r25, 0x00	; 0
    4390:	9c 8b       	std	Y+20, r25	; 0x14
    4392:	8b 8b       	std	Y+19, r24	; 0x13
    4394:	3f c0       	rjmp	.+126    	; 0x4414 <ESP8266_VidConnectToWiFi+0xf34>
	else if (__tmp > 65535)
    4396:	6d 89       	ldd	r22, Y+21	; 0x15
    4398:	7e 89       	ldd	r23, Y+22	; 0x16
    439a:	8f 89       	ldd	r24, Y+23	; 0x17
    439c:	98 8d       	ldd	r25, Y+24	; 0x18
    439e:	20 e0       	ldi	r18, 0x00	; 0
    43a0:	3f ef       	ldi	r19, 0xFF	; 255
    43a2:	4f e7       	ldi	r20, 0x7F	; 127
    43a4:	57 e4       	ldi	r21, 0x47	; 71
    43a6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    43aa:	18 16       	cp	r1, r24
    43ac:	4c f5       	brge	.+82     	; 0x4400 <ESP8266_VidConnectToWiFi+0xf20>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    43ae:	69 8d       	ldd	r22, Y+25	; 0x19
    43b0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    43b2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    43b4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    43b6:	20 e0       	ldi	r18, 0x00	; 0
    43b8:	30 e0       	ldi	r19, 0x00	; 0
    43ba:	40 e2       	ldi	r20, 0x20	; 32
    43bc:	51 e4       	ldi	r21, 0x41	; 65
    43be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    43c2:	dc 01       	movw	r26, r24
    43c4:	cb 01       	movw	r24, r22
    43c6:	bc 01       	movw	r22, r24
    43c8:	cd 01       	movw	r24, r26
    43ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    43ce:	dc 01       	movw	r26, r24
    43d0:	cb 01       	movw	r24, r22
    43d2:	9c 8b       	std	Y+20, r25	; 0x14
    43d4:	8b 8b       	std	Y+19, r24	; 0x13
    43d6:	0f c0       	rjmp	.+30     	; 0x43f6 <ESP8266_VidConnectToWiFi+0xf16>
    43d8:	88 ec       	ldi	r24, 0xC8	; 200
    43da:	90 e0       	ldi	r25, 0x00	; 0
    43dc:	9a 8b       	std	Y+18, r25	; 0x12
    43de:	89 8b       	std	Y+17, r24	; 0x11
    43e0:	89 89       	ldd	r24, Y+17	; 0x11
    43e2:	9a 89       	ldd	r25, Y+18	; 0x12
    43e4:	01 97       	sbiw	r24, 0x01	; 1
    43e6:	f1 f7       	brne	.-4      	; 0x43e4 <ESP8266_VidConnectToWiFi+0xf04>
    43e8:	9a 8b       	std	Y+18, r25	; 0x12
    43ea:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    43ec:	8b 89       	ldd	r24, Y+19	; 0x13
    43ee:	9c 89       	ldd	r25, Y+20	; 0x14
    43f0:	01 97       	sbiw	r24, 0x01	; 1
    43f2:	9c 8b       	std	Y+20, r25	; 0x14
    43f4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    43f6:	8b 89       	ldd	r24, Y+19	; 0x13
    43f8:	9c 89       	ldd	r25, Y+20	; 0x14
    43fa:	00 97       	sbiw	r24, 0x00	; 0
    43fc:	69 f7       	brne	.-38     	; 0x43d8 <ESP8266_VidConnectToWiFi+0xef8>
    43fe:	14 c0       	rjmp	.+40     	; 0x4428 <ESP8266_VidConnectToWiFi+0xf48>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4400:	6d 89       	ldd	r22, Y+21	; 0x15
    4402:	7e 89       	ldd	r23, Y+22	; 0x16
    4404:	8f 89       	ldd	r24, Y+23	; 0x17
    4406:	98 8d       	ldd	r25, Y+24	; 0x18
    4408:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    440c:	dc 01       	movw	r26, r24
    440e:	cb 01       	movw	r24, r22
    4410:	9c 8b       	std	Y+20, r25	; 0x14
    4412:	8b 8b       	std	Y+19, r24	; 0x13
    4414:	8b 89       	ldd	r24, Y+19	; 0x13
    4416:	9c 89       	ldd	r25, Y+20	; 0x14
    4418:	98 8b       	std	Y+16, r25	; 0x10
    441a:	8f 87       	std	Y+15, r24	; 0x0f
    441c:	8f 85       	ldd	r24, Y+15	; 0x0f
    441e:	98 89       	ldd	r25, Y+16	; 0x10
    4420:	01 97       	sbiw	r24, 0x01	; 1
    4422:	f1 f7       	brne	.-4      	; 0x4420 <ESP8266_VidConnectToWiFi+0xf40>
    4424:	98 8b       	std	Y+16, r25	; 0x10
    4426:	8f 87       	std	Y+15, r24	; 0x0f
    4428:	80 e0       	ldi	r24, 0x00	; 0
    442a:	90 e0       	ldi	r25, 0x00	; 0
    442c:	aa e7       	ldi	r26, 0x7A	; 122
    442e:	b4 e4       	ldi	r27, 0x44	; 68
    4430:	8b 87       	std	Y+11, r24	; 0x0b
    4432:	9c 87       	std	Y+12, r25	; 0x0c
    4434:	ad 87       	std	Y+13, r26	; 0x0d
    4436:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4438:	6b 85       	ldd	r22, Y+11	; 0x0b
    443a:	7c 85       	ldd	r23, Y+12	; 0x0c
    443c:	8d 85       	ldd	r24, Y+13	; 0x0d
    443e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4440:	20 e0       	ldi	r18, 0x00	; 0
    4442:	30 e0       	ldi	r19, 0x00	; 0
    4444:	4a ef       	ldi	r20, 0xFA	; 250
    4446:	54 e4       	ldi	r21, 0x44	; 68
    4448:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    444c:	dc 01       	movw	r26, r24
    444e:	cb 01       	movw	r24, r22
    4450:	8f 83       	std	Y+7, r24	; 0x07
    4452:	98 87       	std	Y+8, r25	; 0x08
    4454:	a9 87       	std	Y+9, r26	; 0x09
    4456:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4458:	6f 81       	ldd	r22, Y+7	; 0x07
    445a:	78 85       	ldd	r23, Y+8	; 0x08
    445c:	89 85       	ldd	r24, Y+9	; 0x09
    445e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4460:	20 e0       	ldi	r18, 0x00	; 0
    4462:	30 e0       	ldi	r19, 0x00	; 0
    4464:	40 e8       	ldi	r20, 0x80	; 128
    4466:	5f e3       	ldi	r21, 0x3F	; 63
    4468:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    446c:	88 23       	and	r24, r24
    446e:	2c f4       	brge	.+10     	; 0x447a <ESP8266_VidConnectToWiFi+0xf9a>
		__ticks = 1;
    4470:	81 e0       	ldi	r24, 0x01	; 1
    4472:	90 e0       	ldi	r25, 0x00	; 0
    4474:	9e 83       	std	Y+6, r25	; 0x06
    4476:	8d 83       	std	Y+5, r24	; 0x05
    4478:	3f c0       	rjmp	.+126    	; 0x44f8 <ESP8266_VidConnectToWiFi+0x1018>
	else if (__tmp > 65535)
    447a:	6f 81       	ldd	r22, Y+7	; 0x07
    447c:	78 85       	ldd	r23, Y+8	; 0x08
    447e:	89 85       	ldd	r24, Y+9	; 0x09
    4480:	9a 85       	ldd	r25, Y+10	; 0x0a
    4482:	20 e0       	ldi	r18, 0x00	; 0
    4484:	3f ef       	ldi	r19, 0xFF	; 255
    4486:	4f e7       	ldi	r20, 0x7F	; 127
    4488:	57 e4       	ldi	r21, 0x47	; 71
    448a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    448e:	18 16       	cp	r1, r24
    4490:	4c f5       	brge	.+82     	; 0x44e4 <ESP8266_VidConnectToWiFi+0x1004>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4492:	6b 85       	ldd	r22, Y+11	; 0x0b
    4494:	7c 85       	ldd	r23, Y+12	; 0x0c
    4496:	8d 85       	ldd	r24, Y+13	; 0x0d
    4498:	9e 85       	ldd	r25, Y+14	; 0x0e
    449a:	20 e0       	ldi	r18, 0x00	; 0
    449c:	30 e0       	ldi	r19, 0x00	; 0
    449e:	40 e2       	ldi	r20, 0x20	; 32
    44a0:	51 e4       	ldi	r21, 0x41	; 65
    44a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44a6:	dc 01       	movw	r26, r24
    44a8:	cb 01       	movw	r24, r22
    44aa:	bc 01       	movw	r22, r24
    44ac:	cd 01       	movw	r24, r26
    44ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    44b2:	dc 01       	movw	r26, r24
    44b4:	cb 01       	movw	r24, r22
    44b6:	9e 83       	std	Y+6, r25	; 0x06
    44b8:	8d 83       	std	Y+5, r24	; 0x05
    44ba:	0f c0       	rjmp	.+30     	; 0x44da <ESP8266_VidConnectToWiFi+0xffa>
    44bc:	88 ec       	ldi	r24, 0xC8	; 200
    44be:	90 e0       	ldi	r25, 0x00	; 0
    44c0:	9c 83       	std	Y+4, r25	; 0x04
    44c2:	8b 83       	std	Y+3, r24	; 0x03
    44c4:	8b 81       	ldd	r24, Y+3	; 0x03
    44c6:	9c 81       	ldd	r25, Y+4	; 0x04
    44c8:	01 97       	sbiw	r24, 0x01	; 1
    44ca:	f1 f7       	brne	.-4      	; 0x44c8 <ESP8266_VidConnectToWiFi+0xfe8>
    44cc:	9c 83       	std	Y+4, r25	; 0x04
    44ce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44d0:	8d 81       	ldd	r24, Y+5	; 0x05
    44d2:	9e 81       	ldd	r25, Y+6	; 0x06
    44d4:	01 97       	sbiw	r24, 0x01	; 1
    44d6:	9e 83       	std	Y+6, r25	; 0x06
    44d8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44da:	8d 81       	ldd	r24, Y+5	; 0x05
    44dc:	9e 81       	ldd	r25, Y+6	; 0x06
    44de:	00 97       	sbiw	r24, 0x00	; 0
    44e0:	69 f7       	brne	.-38     	; 0x44bc <ESP8266_VidConnectToWiFi+0xfdc>
    44e2:	14 c0       	rjmp	.+40     	; 0x450c <ESP8266_VidConnectToWiFi+0x102c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44e4:	6f 81       	ldd	r22, Y+7	; 0x07
    44e6:	78 85       	ldd	r23, Y+8	; 0x08
    44e8:	89 85       	ldd	r24, Y+9	; 0x09
    44ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    44ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    44f0:	dc 01       	movw	r26, r24
    44f2:	cb 01       	movw	r24, r22
    44f4:	9e 83       	std	Y+6, r25	; 0x06
    44f6:	8d 83       	std	Y+5, r24	; 0x05
    44f8:	8d 81       	ldd	r24, Y+5	; 0x05
    44fa:	9e 81       	ldd	r25, Y+6	; 0x06
    44fc:	9a 83       	std	Y+2, r25	; 0x02
    44fe:	89 83       	std	Y+1, r24	; 0x01
    4500:	89 81       	ldd	r24, Y+1	; 0x01
    4502:	9a 81       	ldd	r25, Y+2	; 0x02
    4504:	01 97       	sbiw	r24, 0x01	; 1
    4506:	f1 f7       	brne	.-4      	; 0x4504 <ESP8266_VidConnectToWiFi+0x1024>
    4508:	9a 83       	std	Y+2, r25	; 0x02
    450a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms( 1000 );
	_delay_ms( 1000 );
	_delay_ms( 1000 );
	_delay_ms( 1000 );

}
    450c:	c6 54       	subi	r28, 0x46	; 70
    450e:	df 4f       	sbci	r29, 0xFF	; 255
    4510:	0f b6       	in	r0, 0x3f	; 63
    4512:	f8 94       	cli
    4514:	de bf       	out	0x3e, r29	; 62
    4516:	0f be       	out	0x3f, r0	; 63
    4518:	cd bf       	out	0x3d, r28	; 61
    451a:	cf 91       	pop	r28
    451c:	df 91       	pop	r29
    451e:	1f 91       	pop	r17
    4520:	0f 91       	pop	r16
    4522:	08 95       	ret

00004524 <ESP8266_VidConnectToSrvTcp>:

void ESP8266_VidConnectToSrvTcp(u8* Copy_u8Domain, u8* Copy_u8Port)
{
    4524:	df 93       	push	r29
    4526:	cf 93       	push	r28
    4528:	cd b7       	in	r28, 0x3d	; 61
    452a:	de b7       	in	r29, 0x3e	; 62
    452c:	62 97       	sbiw	r28, 0x12	; 18
    452e:	0f b6       	in	r0, 0x3f	; 63
    4530:	f8 94       	cli
    4532:	de bf       	out	0x3e, r29	; 62
    4534:	0f be       	out	0x3f, r0	; 63
    4536:	cd bf       	out	0x3d, r28	; 61
    4538:	98 8b       	std	Y+16, r25	; 0x10
    453a:	8f 87       	std	Y+15, r24	; 0x0f
    453c:	7a 8b       	std	Y+18, r23	; 0x12
    453e:	69 8b       	std	Y+17, r22	; 0x11
	USART_SendStr( (u8 *) "AT+CIPSTART=\"TCP\",\"" );
    4540:	8d eb       	ldi	r24, 0xBD	; 189
    4542:	90 e0       	ldi	r25, 0x00	; 0
    4544:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) Copy_u8Domain );
    4548:	8f 85       	ldd	r24, Y+15	; 0x0f
    454a:	98 89       	ldd	r25, Y+16	; 0x10
    454c:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) "\"," );
    4550:	81 ed       	ldi	r24, 0xD1	; 209
    4552:	90 e0       	ldi	r25, 0x00	; 0
    4554:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) Copy_u8Port );
    4558:	89 89       	ldd	r24, Y+17	; 0x11
    455a:	9a 89       	ldd	r25, Y+18	; 0x12
    455c:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendStr( (u8 *) "\r\n" );
    4560:	84 ed       	ldi	r24, 0xD4	; 212
    4562:	90 e0       	ldi	r25, 0x00	; 0
    4564:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    4568:	80 e0       	ldi	r24, 0x00	; 0
    456a:	90 e0       	ldi	r25, 0x00	; 0
    456c:	aa e7       	ldi	r26, 0x7A	; 122
    456e:	b4 e4       	ldi	r27, 0x44	; 68
    4570:	8b 87       	std	Y+11, r24	; 0x0b
    4572:	9c 87       	std	Y+12, r25	; 0x0c
    4574:	ad 87       	std	Y+13, r26	; 0x0d
    4576:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4578:	6b 85       	ldd	r22, Y+11	; 0x0b
    457a:	7c 85       	ldd	r23, Y+12	; 0x0c
    457c:	8d 85       	ldd	r24, Y+13	; 0x0d
    457e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4580:	20 e0       	ldi	r18, 0x00	; 0
    4582:	30 e0       	ldi	r19, 0x00	; 0
    4584:	4a ef       	ldi	r20, 0xFA	; 250
    4586:	54 e4       	ldi	r21, 0x44	; 68
    4588:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    458c:	dc 01       	movw	r26, r24
    458e:	cb 01       	movw	r24, r22
    4590:	8f 83       	std	Y+7, r24	; 0x07
    4592:	98 87       	std	Y+8, r25	; 0x08
    4594:	a9 87       	std	Y+9, r26	; 0x09
    4596:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4598:	6f 81       	ldd	r22, Y+7	; 0x07
    459a:	78 85       	ldd	r23, Y+8	; 0x08
    459c:	89 85       	ldd	r24, Y+9	; 0x09
    459e:	9a 85       	ldd	r25, Y+10	; 0x0a
    45a0:	20 e0       	ldi	r18, 0x00	; 0
    45a2:	30 e0       	ldi	r19, 0x00	; 0
    45a4:	40 e8       	ldi	r20, 0x80	; 128
    45a6:	5f e3       	ldi	r21, 0x3F	; 63
    45a8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    45ac:	88 23       	and	r24, r24
    45ae:	2c f4       	brge	.+10     	; 0x45ba <ESP8266_VidConnectToSrvTcp+0x96>
		__ticks = 1;
    45b0:	81 e0       	ldi	r24, 0x01	; 1
    45b2:	90 e0       	ldi	r25, 0x00	; 0
    45b4:	9e 83       	std	Y+6, r25	; 0x06
    45b6:	8d 83       	std	Y+5, r24	; 0x05
    45b8:	3f c0       	rjmp	.+126    	; 0x4638 <ESP8266_VidConnectToSrvTcp+0x114>
	else if (__tmp > 65535)
    45ba:	6f 81       	ldd	r22, Y+7	; 0x07
    45bc:	78 85       	ldd	r23, Y+8	; 0x08
    45be:	89 85       	ldd	r24, Y+9	; 0x09
    45c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    45c2:	20 e0       	ldi	r18, 0x00	; 0
    45c4:	3f ef       	ldi	r19, 0xFF	; 255
    45c6:	4f e7       	ldi	r20, 0x7F	; 127
    45c8:	57 e4       	ldi	r21, 0x47	; 71
    45ca:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    45ce:	18 16       	cp	r1, r24
    45d0:	4c f5       	brge	.+82     	; 0x4624 <ESP8266_VidConnectToSrvTcp+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    45d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    45d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    45d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    45d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    45da:	20 e0       	ldi	r18, 0x00	; 0
    45dc:	30 e0       	ldi	r19, 0x00	; 0
    45de:	40 e2       	ldi	r20, 0x20	; 32
    45e0:	51 e4       	ldi	r21, 0x41	; 65
    45e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    45e6:	dc 01       	movw	r26, r24
    45e8:	cb 01       	movw	r24, r22
    45ea:	bc 01       	movw	r22, r24
    45ec:	cd 01       	movw	r24, r26
    45ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    45f2:	dc 01       	movw	r26, r24
    45f4:	cb 01       	movw	r24, r22
    45f6:	9e 83       	std	Y+6, r25	; 0x06
    45f8:	8d 83       	std	Y+5, r24	; 0x05
    45fa:	0f c0       	rjmp	.+30     	; 0x461a <ESP8266_VidConnectToSrvTcp+0xf6>
    45fc:	88 ec       	ldi	r24, 0xC8	; 200
    45fe:	90 e0       	ldi	r25, 0x00	; 0
    4600:	9c 83       	std	Y+4, r25	; 0x04
    4602:	8b 83       	std	Y+3, r24	; 0x03
    4604:	8b 81       	ldd	r24, Y+3	; 0x03
    4606:	9c 81       	ldd	r25, Y+4	; 0x04
    4608:	01 97       	sbiw	r24, 0x01	; 1
    460a:	f1 f7       	brne	.-4      	; 0x4608 <ESP8266_VidConnectToSrvTcp+0xe4>
    460c:	9c 83       	std	Y+4, r25	; 0x04
    460e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4610:	8d 81       	ldd	r24, Y+5	; 0x05
    4612:	9e 81       	ldd	r25, Y+6	; 0x06
    4614:	01 97       	sbiw	r24, 0x01	; 1
    4616:	9e 83       	std	Y+6, r25	; 0x06
    4618:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    461a:	8d 81       	ldd	r24, Y+5	; 0x05
    461c:	9e 81       	ldd	r25, Y+6	; 0x06
    461e:	00 97       	sbiw	r24, 0x00	; 0
    4620:	69 f7       	brne	.-38     	; 0x45fc <ESP8266_VidConnectToSrvTcp+0xd8>
    4622:	14 c0       	rjmp	.+40     	; 0x464c <ESP8266_VidConnectToSrvTcp+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4624:	6f 81       	ldd	r22, Y+7	; 0x07
    4626:	78 85       	ldd	r23, Y+8	; 0x08
    4628:	89 85       	ldd	r24, Y+9	; 0x09
    462a:	9a 85       	ldd	r25, Y+10	; 0x0a
    462c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4630:	dc 01       	movw	r26, r24
    4632:	cb 01       	movw	r24, r22
    4634:	9e 83       	std	Y+6, r25	; 0x06
    4636:	8d 83       	std	Y+5, r24	; 0x05
    4638:	8d 81       	ldd	r24, Y+5	; 0x05
    463a:	9e 81       	ldd	r25, Y+6	; 0x06
    463c:	9a 83       	std	Y+2, r25	; 0x02
    463e:	89 83       	std	Y+1, r24	; 0x01
    4640:	89 81       	ldd	r24, Y+1	; 0x01
    4642:	9a 81       	ldd	r25, Y+2	; 0x02
    4644:	01 97       	sbiw	r24, 0x01	; 1
    4646:	f1 f7       	brne	.-4      	; 0x4644 <ESP8266_VidConnectToSrvTcp+0x120>
    4648:	9a 83       	std	Y+2, r25	; 0x02
    464a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms( 1000 );

}
    464c:	62 96       	adiw	r28, 0x12	; 18
    464e:	0f b6       	in	r0, 0x3f	; 63
    4650:	f8 94       	cli
    4652:	de bf       	out	0x3e, r29	; 62
    4654:	0f be       	out	0x3f, r0	; 63
    4656:	cd bf       	out	0x3d, r28	; 61
    4658:	cf 91       	pop	r28
    465a:	df 91       	pop	r29
    465c:	08 95       	ret

0000465e <ESP8266_VidSendHB>:

void ESP8266_VidSendHB(u8 Copy_u8HB)
{
    465e:	df 93       	push	r29
    4660:	cf 93       	push	r28
    4662:	cd b7       	in	r28, 0x3d	; 61
    4664:	de b7       	in	r29, 0x3e	; 62
    4666:	ab 97       	sbiw	r28, 0x2b	; 43
    4668:	0f b6       	in	r0, 0x3f	; 63
    466a:	f8 94       	cli
    466c:	de bf       	out	0x3e, r29	; 62
    466e:	0f be       	out	0x3f, r0	; 63
    4670:	cd bf       	out	0x3d, r28	; 61
    4672:	8b a7       	std	Y+43, r24	; 0x2b
	ESP8266_VidConnectToSrvTcp ("162.253.155.226", "80" );
    4674:	87 ed       	ldi	r24, 0xD7	; 215
    4676:	90 e0       	ldi	r25, 0x00	; 0
    4678:	27 ee       	ldi	r18, 0xE7	; 231
    467a:	30 e0       	ldi	r19, 0x00	; 0
    467c:	b9 01       	movw	r22, r18
    467e:	0e 94 92 22 	call	0x4524	; 0x4524 <ESP8266_VidConnectToSrvTcp>
	if(((Copy_u8HB/10)/10)==0)
    4682:	8b a5       	ldd	r24, Y+43	; 0x2b
    4684:	84 36       	cpi	r24, 0x64	; 100
    4686:	28 f4       	brcc	.+10     	; 0x4692 <ESP8266_VidSendHB+0x34>
	{
		USART_SendStr( (u8 *) "AT+CIPSEND=59\r\n" );
    4688:	8a ee       	ldi	r24, 0xEA	; 234
    468a:	90 e0       	ldi	r25, 0x00	; 0
    468c:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    4690:	04 c0       	rjmp	.+8      	; 0x469a <ESP8266_VidSendHB+0x3c>
	}
	else
	{
		USART_SendStr( (u8 *) "AT+CIPSEND=60\r\n" );
    4692:	8a ef       	ldi	r24, 0xFA	; 250
    4694:	90 e0       	ldi	r25, 0x00	; 0
    4696:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    469a:	80 e0       	ldi	r24, 0x00	; 0
    469c:	90 e0       	ldi	r25, 0x00	; 0
    469e:	a8 ec       	ldi	r26, 0xC8	; 200
    46a0:	b2 e4       	ldi	r27, 0x42	; 66
    46a2:	8f a3       	std	Y+39, r24	; 0x27
    46a4:	98 a7       	std	Y+40, r25	; 0x28
    46a6:	a9 a7       	std	Y+41, r26	; 0x29
    46a8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    46aa:	6f a1       	ldd	r22, Y+39	; 0x27
    46ac:	78 a5       	ldd	r23, Y+40	; 0x28
    46ae:	89 a5       	ldd	r24, Y+41	; 0x29
    46b0:	9a a5       	ldd	r25, Y+42	; 0x2a
    46b2:	20 e0       	ldi	r18, 0x00	; 0
    46b4:	30 e0       	ldi	r19, 0x00	; 0
    46b6:	4a ef       	ldi	r20, 0xFA	; 250
    46b8:	54 e4       	ldi	r21, 0x44	; 68
    46ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46be:	dc 01       	movw	r26, r24
    46c0:	cb 01       	movw	r24, r22
    46c2:	8b a3       	std	Y+35, r24	; 0x23
    46c4:	9c a3       	std	Y+36, r25	; 0x24
    46c6:	ad a3       	std	Y+37, r26	; 0x25
    46c8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    46ca:	6b a1       	ldd	r22, Y+35	; 0x23
    46cc:	7c a1       	ldd	r23, Y+36	; 0x24
    46ce:	8d a1       	ldd	r24, Y+37	; 0x25
    46d0:	9e a1       	ldd	r25, Y+38	; 0x26
    46d2:	20 e0       	ldi	r18, 0x00	; 0
    46d4:	30 e0       	ldi	r19, 0x00	; 0
    46d6:	40 e8       	ldi	r20, 0x80	; 128
    46d8:	5f e3       	ldi	r21, 0x3F	; 63
    46da:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    46de:	88 23       	and	r24, r24
    46e0:	2c f4       	brge	.+10     	; 0x46ec <ESP8266_VidSendHB+0x8e>
		__ticks = 1;
    46e2:	81 e0       	ldi	r24, 0x01	; 1
    46e4:	90 e0       	ldi	r25, 0x00	; 0
    46e6:	9a a3       	std	Y+34, r25	; 0x22
    46e8:	89 a3       	std	Y+33, r24	; 0x21
    46ea:	3f c0       	rjmp	.+126    	; 0x476a <ESP8266_VidSendHB+0x10c>
	else if (__tmp > 65535)
    46ec:	6b a1       	ldd	r22, Y+35	; 0x23
    46ee:	7c a1       	ldd	r23, Y+36	; 0x24
    46f0:	8d a1       	ldd	r24, Y+37	; 0x25
    46f2:	9e a1       	ldd	r25, Y+38	; 0x26
    46f4:	20 e0       	ldi	r18, 0x00	; 0
    46f6:	3f ef       	ldi	r19, 0xFF	; 255
    46f8:	4f e7       	ldi	r20, 0x7F	; 127
    46fa:	57 e4       	ldi	r21, 0x47	; 71
    46fc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4700:	18 16       	cp	r1, r24
    4702:	4c f5       	brge	.+82     	; 0x4756 <ESP8266_VidSendHB+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4704:	6f a1       	ldd	r22, Y+39	; 0x27
    4706:	78 a5       	ldd	r23, Y+40	; 0x28
    4708:	89 a5       	ldd	r24, Y+41	; 0x29
    470a:	9a a5       	ldd	r25, Y+42	; 0x2a
    470c:	20 e0       	ldi	r18, 0x00	; 0
    470e:	30 e0       	ldi	r19, 0x00	; 0
    4710:	40 e2       	ldi	r20, 0x20	; 32
    4712:	51 e4       	ldi	r21, 0x41	; 65
    4714:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4718:	dc 01       	movw	r26, r24
    471a:	cb 01       	movw	r24, r22
    471c:	bc 01       	movw	r22, r24
    471e:	cd 01       	movw	r24, r26
    4720:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4724:	dc 01       	movw	r26, r24
    4726:	cb 01       	movw	r24, r22
    4728:	9a a3       	std	Y+34, r25	; 0x22
    472a:	89 a3       	std	Y+33, r24	; 0x21
    472c:	0f c0       	rjmp	.+30     	; 0x474c <ESP8266_VidSendHB+0xee>
    472e:	88 ec       	ldi	r24, 0xC8	; 200
    4730:	90 e0       	ldi	r25, 0x00	; 0
    4732:	98 a3       	std	Y+32, r25	; 0x20
    4734:	8f 8f       	std	Y+31, r24	; 0x1f
    4736:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4738:	98 a1       	ldd	r25, Y+32	; 0x20
    473a:	01 97       	sbiw	r24, 0x01	; 1
    473c:	f1 f7       	brne	.-4      	; 0x473a <ESP8266_VidSendHB+0xdc>
    473e:	98 a3       	std	Y+32, r25	; 0x20
    4740:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4742:	89 a1       	ldd	r24, Y+33	; 0x21
    4744:	9a a1       	ldd	r25, Y+34	; 0x22
    4746:	01 97       	sbiw	r24, 0x01	; 1
    4748:	9a a3       	std	Y+34, r25	; 0x22
    474a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    474c:	89 a1       	ldd	r24, Y+33	; 0x21
    474e:	9a a1       	ldd	r25, Y+34	; 0x22
    4750:	00 97       	sbiw	r24, 0x00	; 0
    4752:	69 f7       	brne	.-38     	; 0x472e <ESP8266_VidSendHB+0xd0>
    4754:	14 c0       	rjmp	.+40     	; 0x477e <ESP8266_VidSendHB+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4756:	6b a1       	ldd	r22, Y+35	; 0x23
    4758:	7c a1       	ldd	r23, Y+36	; 0x24
    475a:	8d a1       	ldd	r24, Y+37	; 0x25
    475c:	9e a1       	ldd	r25, Y+38	; 0x26
    475e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4762:	dc 01       	movw	r26, r24
    4764:	cb 01       	movw	r24, r22
    4766:	9a a3       	std	Y+34, r25	; 0x22
    4768:	89 a3       	std	Y+33, r24	; 0x21
    476a:	89 a1       	ldd	r24, Y+33	; 0x21
    476c:	9a a1       	ldd	r25, Y+34	; 0x22
    476e:	9e 8f       	std	Y+30, r25	; 0x1e
    4770:	8d 8f       	std	Y+29, r24	; 0x1d
    4772:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4774:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4776:	01 97       	sbiw	r24, 0x01	; 1
    4778:	f1 f7       	brne	.-4      	; 0x4776 <ESP8266_VidSendHB+0x118>
    477a:	9e 8f       	std	Y+30, r25	; 0x1e
    477c:	8d 8f       	std	Y+29, r24	; 0x1d
	}
	_delay_ms( 100 );

	USART_SendStr( (u8 *) "GET http://eece2023.freevar.com/TransmitterHB.php?data=");
    477e:	8a e0       	ldi	r24, 0x0A	; 10
    4780:	91 e0       	ldi	r25, 0x01	; 1
    4782:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendInteger(Copy_u8HB);
    4786:	8b a5       	ldd	r24, Y+43	; 0x2b
    4788:	88 2f       	mov	r24, r24
    478a:	90 e0       	ldi	r25, 0x00	; 0
    478c:	0e 94 24 27 	call	0x4e48	; 0x4e48 <USART_SendInteger>
	USART_SendStr((u8 *)"\r\n");
    4790:	84 ed       	ldi	r24, 0xD4	; 212
    4792:	90 e0       	ldi	r25, 0x00	; 0
    4794:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    4798:	80 e0       	ldi	r24, 0x00	; 0
    479a:	90 e0       	ldi	r25, 0x00	; 0
    479c:	aa e7       	ldi	r26, 0x7A	; 122
    479e:	b4 e4       	ldi	r27, 0x44	; 68
    47a0:	89 8f       	std	Y+25, r24	; 0x19
    47a2:	9a 8f       	std	Y+26, r25	; 0x1a
    47a4:	ab 8f       	std	Y+27, r26	; 0x1b
    47a6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    47a8:	69 8d       	ldd	r22, Y+25	; 0x19
    47aa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    47ac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    47ae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    47b0:	20 e0       	ldi	r18, 0x00	; 0
    47b2:	30 e0       	ldi	r19, 0x00	; 0
    47b4:	4a ef       	ldi	r20, 0xFA	; 250
    47b6:	54 e4       	ldi	r21, 0x44	; 68
    47b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47bc:	dc 01       	movw	r26, r24
    47be:	cb 01       	movw	r24, r22
    47c0:	8d 8b       	std	Y+21, r24	; 0x15
    47c2:	9e 8b       	std	Y+22, r25	; 0x16
    47c4:	af 8b       	std	Y+23, r26	; 0x17
    47c6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    47c8:	6d 89       	ldd	r22, Y+21	; 0x15
    47ca:	7e 89       	ldd	r23, Y+22	; 0x16
    47cc:	8f 89       	ldd	r24, Y+23	; 0x17
    47ce:	98 8d       	ldd	r25, Y+24	; 0x18
    47d0:	20 e0       	ldi	r18, 0x00	; 0
    47d2:	30 e0       	ldi	r19, 0x00	; 0
    47d4:	40 e8       	ldi	r20, 0x80	; 128
    47d6:	5f e3       	ldi	r21, 0x3F	; 63
    47d8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    47dc:	88 23       	and	r24, r24
    47de:	2c f4       	brge	.+10     	; 0x47ea <ESP8266_VidSendHB+0x18c>
		__ticks = 1;
    47e0:	81 e0       	ldi	r24, 0x01	; 1
    47e2:	90 e0       	ldi	r25, 0x00	; 0
    47e4:	9c 8b       	std	Y+20, r25	; 0x14
    47e6:	8b 8b       	std	Y+19, r24	; 0x13
    47e8:	3f c0       	rjmp	.+126    	; 0x4868 <ESP8266_VidSendHB+0x20a>
	else if (__tmp > 65535)
    47ea:	6d 89       	ldd	r22, Y+21	; 0x15
    47ec:	7e 89       	ldd	r23, Y+22	; 0x16
    47ee:	8f 89       	ldd	r24, Y+23	; 0x17
    47f0:	98 8d       	ldd	r25, Y+24	; 0x18
    47f2:	20 e0       	ldi	r18, 0x00	; 0
    47f4:	3f ef       	ldi	r19, 0xFF	; 255
    47f6:	4f e7       	ldi	r20, 0x7F	; 127
    47f8:	57 e4       	ldi	r21, 0x47	; 71
    47fa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    47fe:	18 16       	cp	r1, r24
    4800:	4c f5       	brge	.+82     	; 0x4854 <ESP8266_VidSendHB+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4802:	69 8d       	ldd	r22, Y+25	; 0x19
    4804:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4806:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4808:	9c 8d       	ldd	r25, Y+28	; 0x1c
    480a:	20 e0       	ldi	r18, 0x00	; 0
    480c:	30 e0       	ldi	r19, 0x00	; 0
    480e:	40 e2       	ldi	r20, 0x20	; 32
    4810:	51 e4       	ldi	r21, 0x41	; 65
    4812:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4816:	dc 01       	movw	r26, r24
    4818:	cb 01       	movw	r24, r22
    481a:	bc 01       	movw	r22, r24
    481c:	cd 01       	movw	r24, r26
    481e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4822:	dc 01       	movw	r26, r24
    4824:	cb 01       	movw	r24, r22
    4826:	9c 8b       	std	Y+20, r25	; 0x14
    4828:	8b 8b       	std	Y+19, r24	; 0x13
    482a:	0f c0       	rjmp	.+30     	; 0x484a <ESP8266_VidSendHB+0x1ec>
    482c:	88 ec       	ldi	r24, 0xC8	; 200
    482e:	90 e0       	ldi	r25, 0x00	; 0
    4830:	9a 8b       	std	Y+18, r25	; 0x12
    4832:	89 8b       	std	Y+17, r24	; 0x11
    4834:	89 89       	ldd	r24, Y+17	; 0x11
    4836:	9a 89       	ldd	r25, Y+18	; 0x12
    4838:	01 97       	sbiw	r24, 0x01	; 1
    483a:	f1 f7       	brne	.-4      	; 0x4838 <ESP8266_VidSendHB+0x1da>
    483c:	9a 8b       	std	Y+18, r25	; 0x12
    483e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4840:	8b 89       	ldd	r24, Y+19	; 0x13
    4842:	9c 89       	ldd	r25, Y+20	; 0x14
    4844:	01 97       	sbiw	r24, 0x01	; 1
    4846:	9c 8b       	std	Y+20, r25	; 0x14
    4848:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    484a:	8b 89       	ldd	r24, Y+19	; 0x13
    484c:	9c 89       	ldd	r25, Y+20	; 0x14
    484e:	00 97       	sbiw	r24, 0x00	; 0
    4850:	69 f7       	brne	.-38     	; 0x482c <ESP8266_VidSendHB+0x1ce>
    4852:	14 c0       	rjmp	.+40     	; 0x487c <ESP8266_VidSendHB+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4854:	6d 89       	ldd	r22, Y+21	; 0x15
    4856:	7e 89       	ldd	r23, Y+22	; 0x16
    4858:	8f 89       	ldd	r24, Y+23	; 0x17
    485a:	98 8d       	ldd	r25, Y+24	; 0x18
    485c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4860:	dc 01       	movw	r26, r24
    4862:	cb 01       	movw	r24, r22
    4864:	9c 8b       	std	Y+20, r25	; 0x14
    4866:	8b 8b       	std	Y+19, r24	; 0x13
    4868:	8b 89       	ldd	r24, Y+19	; 0x13
    486a:	9c 89       	ldd	r25, Y+20	; 0x14
    486c:	98 8b       	std	Y+16, r25	; 0x10
    486e:	8f 87       	std	Y+15, r24	; 0x0f
    4870:	8f 85       	ldd	r24, Y+15	; 0x0f
    4872:	98 89       	ldd	r25, Y+16	; 0x10
    4874:	01 97       	sbiw	r24, 0x01	; 1
    4876:	f1 f7       	brne	.-4      	; 0x4874 <ESP8266_VidSendHB+0x216>
    4878:	98 8b       	std	Y+16, r25	; 0x10
    487a:	8f 87       	std	Y+15, r24	; 0x0f
    487c:	80 e0       	ldi	r24, 0x00	; 0
    487e:	90 e0       	ldi	r25, 0x00	; 0
    4880:	aa e7       	ldi	r26, 0x7A	; 122
    4882:	b4 e4       	ldi	r27, 0x44	; 68
    4884:	8b 87       	std	Y+11, r24	; 0x0b
    4886:	9c 87       	std	Y+12, r25	; 0x0c
    4888:	ad 87       	std	Y+13, r26	; 0x0d
    488a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    488c:	6b 85       	ldd	r22, Y+11	; 0x0b
    488e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4890:	8d 85       	ldd	r24, Y+13	; 0x0d
    4892:	9e 85       	ldd	r25, Y+14	; 0x0e
    4894:	20 e0       	ldi	r18, 0x00	; 0
    4896:	30 e0       	ldi	r19, 0x00	; 0
    4898:	4a ef       	ldi	r20, 0xFA	; 250
    489a:	54 e4       	ldi	r21, 0x44	; 68
    489c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48a0:	dc 01       	movw	r26, r24
    48a2:	cb 01       	movw	r24, r22
    48a4:	8f 83       	std	Y+7, r24	; 0x07
    48a6:	98 87       	std	Y+8, r25	; 0x08
    48a8:	a9 87       	std	Y+9, r26	; 0x09
    48aa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    48ac:	6f 81       	ldd	r22, Y+7	; 0x07
    48ae:	78 85       	ldd	r23, Y+8	; 0x08
    48b0:	89 85       	ldd	r24, Y+9	; 0x09
    48b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    48b4:	20 e0       	ldi	r18, 0x00	; 0
    48b6:	30 e0       	ldi	r19, 0x00	; 0
    48b8:	40 e8       	ldi	r20, 0x80	; 128
    48ba:	5f e3       	ldi	r21, 0x3F	; 63
    48bc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    48c0:	88 23       	and	r24, r24
    48c2:	2c f4       	brge	.+10     	; 0x48ce <ESP8266_VidSendHB+0x270>
		__ticks = 1;
    48c4:	81 e0       	ldi	r24, 0x01	; 1
    48c6:	90 e0       	ldi	r25, 0x00	; 0
    48c8:	9e 83       	std	Y+6, r25	; 0x06
    48ca:	8d 83       	std	Y+5, r24	; 0x05
    48cc:	3f c0       	rjmp	.+126    	; 0x494c <ESP8266_VidSendHB+0x2ee>
	else if (__tmp > 65535)
    48ce:	6f 81       	ldd	r22, Y+7	; 0x07
    48d0:	78 85       	ldd	r23, Y+8	; 0x08
    48d2:	89 85       	ldd	r24, Y+9	; 0x09
    48d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    48d6:	20 e0       	ldi	r18, 0x00	; 0
    48d8:	3f ef       	ldi	r19, 0xFF	; 255
    48da:	4f e7       	ldi	r20, 0x7F	; 127
    48dc:	57 e4       	ldi	r21, 0x47	; 71
    48de:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    48e2:	18 16       	cp	r1, r24
    48e4:	4c f5       	brge	.+82     	; 0x4938 <ESP8266_VidSendHB+0x2da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    48e6:	6b 85       	ldd	r22, Y+11	; 0x0b
    48e8:	7c 85       	ldd	r23, Y+12	; 0x0c
    48ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    48ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    48ee:	20 e0       	ldi	r18, 0x00	; 0
    48f0:	30 e0       	ldi	r19, 0x00	; 0
    48f2:	40 e2       	ldi	r20, 0x20	; 32
    48f4:	51 e4       	ldi	r21, 0x41	; 65
    48f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48fa:	dc 01       	movw	r26, r24
    48fc:	cb 01       	movw	r24, r22
    48fe:	bc 01       	movw	r22, r24
    4900:	cd 01       	movw	r24, r26
    4902:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4906:	dc 01       	movw	r26, r24
    4908:	cb 01       	movw	r24, r22
    490a:	9e 83       	std	Y+6, r25	; 0x06
    490c:	8d 83       	std	Y+5, r24	; 0x05
    490e:	0f c0       	rjmp	.+30     	; 0x492e <ESP8266_VidSendHB+0x2d0>
    4910:	88 ec       	ldi	r24, 0xC8	; 200
    4912:	90 e0       	ldi	r25, 0x00	; 0
    4914:	9c 83       	std	Y+4, r25	; 0x04
    4916:	8b 83       	std	Y+3, r24	; 0x03
    4918:	8b 81       	ldd	r24, Y+3	; 0x03
    491a:	9c 81       	ldd	r25, Y+4	; 0x04
    491c:	01 97       	sbiw	r24, 0x01	; 1
    491e:	f1 f7       	brne	.-4      	; 0x491c <ESP8266_VidSendHB+0x2be>
    4920:	9c 83       	std	Y+4, r25	; 0x04
    4922:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4924:	8d 81       	ldd	r24, Y+5	; 0x05
    4926:	9e 81       	ldd	r25, Y+6	; 0x06
    4928:	01 97       	sbiw	r24, 0x01	; 1
    492a:	9e 83       	std	Y+6, r25	; 0x06
    492c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    492e:	8d 81       	ldd	r24, Y+5	; 0x05
    4930:	9e 81       	ldd	r25, Y+6	; 0x06
    4932:	00 97       	sbiw	r24, 0x00	; 0
    4934:	69 f7       	brne	.-38     	; 0x4910 <ESP8266_VidSendHB+0x2b2>
    4936:	14 c0       	rjmp	.+40     	; 0x4960 <ESP8266_VidSendHB+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4938:	6f 81       	ldd	r22, Y+7	; 0x07
    493a:	78 85       	ldd	r23, Y+8	; 0x08
    493c:	89 85       	ldd	r24, Y+9	; 0x09
    493e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4940:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4944:	dc 01       	movw	r26, r24
    4946:	cb 01       	movw	r24, r22
    4948:	9e 83       	std	Y+6, r25	; 0x06
    494a:	8d 83       	std	Y+5, r24	; 0x05
    494c:	8d 81       	ldd	r24, Y+5	; 0x05
    494e:	9e 81       	ldd	r25, Y+6	; 0x06
    4950:	9a 83       	std	Y+2, r25	; 0x02
    4952:	89 83       	std	Y+1, r24	; 0x01
    4954:	89 81       	ldd	r24, Y+1	; 0x01
    4956:	9a 81       	ldd	r25, Y+2	; 0x02
    4958:	01 97       	sbiw	r24, 0x01	; 1
    495a:	f1 f7       	brne	.-4      	; 0x4958 <ESP8266_VidSendHB+0x2fa>
    495c:	9a 83       	std	Y+2, r25	; 0x02
    495e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms( 1000 );
	_delay_ms( 1000 );


}
    4960:	ab 96       	adiw	r28, 0x2b	; 43
    4962:	0f b6       	in	r0, 0x3f	; 63
    4964:	f8 94       	cli
    4966:	de bf       	out	0x3e, r29	; 62
    4968:	0f be       	out	0x3f, r0	; 63
    496a:	cd bf       	out	0x3d, r28	; 61
    496c:	cf 91       	pop	r28
    496e:	df 91       	pop	r29
    4970:	08 95       	ret

00004972 <ESP8266_VidSendPR>:
void ESP8266_VidSendPR(u8 Copy_u8PR)
{
    4972:	df 93       	push	r29
    4974:	cf 93       	push	r28
    4976:	cd b7       	in	r28, 0x3d	; 61
    4978:	de b7       	in	r29, 0x3e	; 62
    497a:	ab 97       	sbiw	r28, 0x2b	; 43
    497c:	0f b6       	in	r0, 0x3f	; 63
    497e:	f8 94       	cli
    4980:	de bf       	out	0x3e, r29	; 62
    4982:	0f be       	out	0x3f, r0	; 63
    4984:	cd bf       	out	0x3d, r28	; 61
    4986:	8b a7       	std	Y+43, r24	; 0x2b
	ESP8266_VidConnectToSrvTcp ("162.253.155.226", "80" );
    4988:	87 ed       	ldi	r24, 0xD7	; 215
    498a:	90 e0       	ldi	r25, 0x00	; 0
    498c:	27 ee       	ldi	r18, 0xE7	; 231
    498e:	30 e0       	ldi	r19, 0x00	; 0
    4990:	b9 01       	movw	r22, r18
    4992:	0e 94 92 22 	call	0x4524	; 0x4524 <ESP8266_VidConnectToSrvTcp>
	if(((Copy_u8PR/10)/10)==0)
    4996:	8b a5       	ldd	r24, Y+43	; 0x2b
    4998:	84 36       	cpi	r24, 0x64	; 100
    499a:	28 f4       	brcc	.+10     	; 0x49a6 <ESP8266_VidSendPR+0x34>
	{
		USART_SendStr( (u8 *) "AT+CIPSEND=59\r\n" );
    499c:	8a ee       	ldi	r24, 0xEA	; 234
    499e:	90 e0       	ldi	r25, 0x00	; 0
    49a0:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    49a4:	04 c0       	rjmp	.+8      	; 0x49ae <ESP8266_VidSendPR+0x3c>
	}
	else
	{
		USART_SendStr( (u8 *) "AT+CIPSEND=60\r\n" );
    49a6:	8a ef       	ldi	r24, 0xFA	; 250
    49a8:	90 e0       	ldi	r25, 0x00	; 0
    49aa:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    49ae:	80 e0       	ldi	r24, 0x00	; 0
    49b0:	90 e0       	ldi	r25, 0x00	; 0
    49b2:	a8 ec       	ldi	r26, 0xC8	; 200
    49b4:	b2 e4       	ldi	r27, 0x42	; 66
    49b6:	8f a3       	std	Y+39, r24	; 0x27
    49b8:	98 a7       	std	Y+40, r25	; 0x28
    49ba:	a9 a7       	std	Y+41, r26	; 0x29
    49bc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    49be:	6f a1       	ldd	r22, Y+39	; 0x27
    49c0:	78 a5       	ldd	r23, Y+40	; 0x28
    49c2:	89 a5       	ldd	r24, Y+41	; 0x29
    49c4:	9a a5       	ldd	r25, Y+42	; 0x2a
    49c6:	20 e0       	ldi	r18, 0x00	; 0
    49c8:	30 e0       	ldi	r19, 0x00	; 0
    49ca:	4a ef       	ldi	r20, 0xFA	; 250
    49cc:	54 e4       	ldi	r21, 0x44	; 68
    49ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    49d2:	dc 01       	movw	r26, r24
    49d4:	cb 01       	movw	r24, r22
    49d6:	8b a3       	std	Y+35, r24	; 0x23
    49d8:	9c a3       	std	Y+36, r25	; 0x24
    49da:	ad a3       	std	Y+37, r26	; 0x25
    49dc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    49de:	6b a1       	ldd	r22, Y+35	; 0x23
    49e0:	7c a1       	ldd	r23, Y+36	; 0x24
    49e2:	8d a1       	ldd	r24, Y+37	; 0x25
    49e4:	9e a1       	ldd	r25, Y+38	; 0x26
    49e6:	20 e0       	ldi	r18, 0x00	; 0
    49e8:	30 e0       	ldi	r19, 0x00	; 0
    49ea:	40 e8       	ldi	r20, 0x80	; 128
    49ec:	5f e3       	ldi	r21, 0x3F	; 63
    49ee:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    49f2:	88 23       	and	r24, r24
    49f4:	2c f4       	brge	.+10     	; 0x4a00 <ESP8266_VidSendPR+0x8e>
		__ticks = 1;
    49f6:	81 e0       	ldi	r24, 0x01	; 1
    49f8:	90 e0       	ldi	r25, 0x00	; 0
    49fa:	9a a3       	std	Y+34, r25	; 0x22
    49fc:	89 a3       	std	Y+33, r24	; 0x21
    49fe:	3f c0       	rjmp	.+126    	; 0x4a7e <ESP8266_VidSendPR+0x10c>
	else if (__tmp > 65535)
    4a00:	6b a1       	ldd	r22, Y+35	; 0x23
    4a02:	7c a1       	ldd	r23, Y+36	; 0x24
    4a04:	8d a1       	ldd	r24, Y+37	; 0x25
    4a06:	9e a1       	ldd	r25, Y+38	; 0x26
    4a08:	20 e0       	ldi	r18, 0x00	; 0
    4a0a:	3f ef       	ldi	r19, 0xFF	; 255
    4a0c:	4f e7       	ldi	r20, 0x7F	; 127
    4a0e:	57 e4       	ldi	r21, 0x47	; 71
    4a10:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4a14:	18 16       	cp	r1, r24
    4a16:	4c f5       	brge	.+82     	; 0x4a6a <ESP8266_VidSendPR+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a18:	6f a1       	ldd	r22, Y+39	; 0x27
    4a1a:	78 a5       	ldd	r23, Y+40	; 0x28
    4a1c:	89 a5       	ldd	r24, Y+41	; 0x29
    4a1e:	9a a5       	ldd	r25, Y+42	; 0x2a
    4a20:	20 e0       	ldi	r18, 0x00	; 0
    4a22:	30 e0       	ldi	r19, 0x00	; 0
    4a24:	40 e2       	ldi	r20, 0x20	; 32
    4a26:	51 e4       	ldi	r21, 0x41	; 65
    4a28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a2c:	dc 01       	movw	r26, r24
    4a2e:	cb 01       	movw	r24, r22
    4a30:	bc 01       	movw	r22, r24
    4a32:	cd 01       	movw	r24, r26
    4a34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a38:	dc 01       	movw	r26, r24
    4a3a:	cb 01       	movw	r24, r22
    4a3c:	9a a3       	std	Y+34, r25	; 0x22
    4a3e:	89 a3       	std	Y+33, r24	; 0x21
    4a40:	0f c0       	rjmp	.+30     	; 0x4a60 <ESP8266_VidSendPR+0xee>
    4a42:	88 ec       	ldi	r24, 0xC8	; 200
    4a44:	90 e0       	ldi	r25, 0x00	; 0
    4a46:	98 a3       	std	Y+32, r25	; 0x20
    4a48:	8f 8f       	std	Y+31, r24	; 0x1f
    4a4a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4a4c:	98 a1       	ldd	r25, Y+32	; 0x20
    4a4e:	01 97       	sbiw	r24, 0x01	; 1
    4a50:	f1 f7       	brne	.-4      	; 0x4a4e <ESP8266_VidSendPR+0xdc>
    4a52:	98 a3       	std	Y+32, r25	; 0x20
    4a54:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4a56:	89 a1       	ldd	r24, Y+33	; 0x21
    4a58:	9a a1       	ldd	r25, Y+34	; 0x22
    4a5a:	01 97       	sbiw	r24, 0x01	; 1
    4a5c:	9a a3       	std	Y+34, r25	; 0x22
    4a5e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4a60:	89 a1       	ldd	r24, Y+33	; 0x21
    4a62:	9a a1       	ldd	r25, Y+34	; 0x22
    4a64:	00 97       	sbiw	r24, 0x00	; 0
    4a66:	69 f7       	brne	.-38     	; 0x4a42 <ESP8266_VidSendPR+0xd0>
    4a68:	14 c0       	rjmp	.+40     	; 0x4a92 <ESP8266_VidSendPR+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4a6a:	6b a1       	ldd	r22, Y+35	; 0x23
    4a6c:	7c a1       	ldd	r23, Y+36	; 0x24
    4a6e:	8d a1       	ldd	r24, Y+37	; 0x25
    4a70:	9e a1       	ldd	r25, Y+38	; 0x26
    4a72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a76:	dc 01       	movw	r26, r24
    4a78:	cb 01       	movw	r24, r22
    4a7a:	9a a3       	std	Y+34, r25	; 0x22
    4a7c:	89 a3       	std	Y+33, r24	; 0x21
    4a7e:	89 a1       	ldd	r24, Y+33	; 0x21
    4a80:	9a a1       	ldd	r25, Y+34	; 0x22
    4a82:	9e 8f       	std	Y+30, r25	; 0x1e
    4a84:	8d 8f       	std	Y+29, r24	; 0x1d
    4a86:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4a88:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4a8a:	01 97       	sbiw	r24, 0x01	; 1
    4a8c:	f1 f7       	brne	.-4      	; 0x4a8a <ESP8266_VidSendPR+0x118>
    4a8e:	9e 8f       	std	Y+30, r25	; 0x1e
    4a90:	8d 8f       	std	Y+29, r24	; 0x1d
	}
	_delay_ms( 100 );

	USART_SendStr( (u8 *) "GET http://eece2023.freevar.com/TransmitterPR.php?data=");
    4a92:	82 e4       	ldi	r24, 0x42	; 66
    4a94:	91 e0       	ldi	r25, 0x01	; 1
    4a96:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
	USART_SendInteger(Copy_u8PR);
    4a9a:	8b a5       	ldd	r24, Y+43	; 0x2b
    4a9c:	88 2f       	mov	r24, r24
    4a9e:	90 e0       	ldi	r25, 0x00	; 0
    4aa0:	0e 94 24 27 	call	0x4e48	; 0x4e48 <USART_SendInteger>
	USART_SendStr((u8 *)"\r\n");
    4aa4:	84 ed       	ldi	r24, 0xD4	; 212
    4aa6:	90 e0       	ldi	r25, 0x00	; 0
    4aa8:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <USART_SendStr>
    4aac:	80 e0       	ldi	r24, 0x00	; 0
    4aae:	90 e0       	ldi	r25, 0x00	; 0
    4ab0:	aa e7       	ldi	r26, 0x7A	; 122
    4ab2:	b4 e4       	ldi	r27, 0x44	; 68
    4ab4:	89 8f       	std	Y+25, r24	; 0x19
    4ab6:	9a 8f       	std	Y+26, r25	; 0x1a
    4ab8:	ab 8f       	std	Y+27, r26	; 0x1b
    4aba:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4abc:	69 8d       	ldd	r22, Y+25	; 0x19
    4abe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4ac0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4ac2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4ac4:	20 e0       	ldi	r18, 0x00	; 0
    4ac6:	30 e0       	ldi	r19, 0x00	; 0
    4ac8:	4a ef       	ldi	r20, 0xFA	; 250
    4aca:	54 e4       	ldi	r21, 0x44	; 68
    4acc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ad0:	dc 01       	movw	r26, r24
    4ad2:	cb 01       	movw	r24, r22
    4ad4:	8d 8b       	std	Y+21, r24	; 0x15
    4ad6:	9e 8b       	std	Y+22, r25	; 0x16
    4ad8:	af 8b       	std	Y+23, r26	; 0x17
    4ada:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4adc:	6d 89       	ldd	r22, Y+21	; 0x15
    4ade:	7e 89       	ldd	r23, Y+22	; 0x16
    4ae0:	8f 89       	ldd	r24, Y+23	; 0x17
    4ae2:	98 8d       	ldd	r25, Y+24	; 0x18
    4ae4:	20 e0       	ldi	r18, 0x00	; 0
    4ae6:	30 e0       	ldi	r19, 0x00	; 0
    4ae8:	40 e8       	ldi	r20, 0x80	; 128
    4aea:	5f e3       	ldi	r21, 0x3F	; 63
    4aec:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4af0:	88 23       	and	r24, r24
    4af2:	2c f4       	brge	.+10     	; 0x4afe <ESP8266_VidSendPR+0x18c>
		__ticks = 1;
    4af4:	81 e0       	ldi	r24, 0x01	; 1
    4af6:	90 e0       	ldi	r25, 0x00	; 0
    4af8:	9c 8b       	std	Y+20, r25	; 0x14
    4afa:	8b 8b       	std	Y+19, r24	; 0x13
    4afc:	3f c0       	rjmp	.+126    	; 0x4b7c <ESP8266_VidSendPR+0x20a>
	else if (__tmp > 65535)
    4afe:	6d 89       	ldd	r22, Y+21	; 0x15
    4b00:	7e 89       	ldd	r23, Y+22	; 0x16
    4b02:	8f 89       	ldd	r24, Y+23	; 0x17
    4b04:	98 8d       	ldd	r25, Y+24	; 0x18
    4b06:	20 e0       	ldi	r18, 0x00	; 0
    4b08:	3f ef       	ldi	r19, 0xFF	; 255
    4b0a:	4f e7       	ldi	r20, 0x7F	; 127
    4b0c:	57 e4       	ldi	r21, 0x47	; 71
    4b0e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4b12:	18 16       	cp	r1, r24
    4b14:	4c f5       	brge	.+82     	; 0x4b68 <ESP8266_VidSendPR+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4b16:	69 8d       	ldd	r22, Y+25	; 0x19
    4b18:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4b1a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4b1c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b1e:	20 e0       	ldi	r18, 0x00	; 0
    4b20:	30 e0       	ldi	r19, 0x00	; 0
    4b22:	40 e2       	ldi	r20, 0x20	; 32
    4b24:	51 e4       	ldi	r21, 0x41	; 65
    4b26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4b2a:	dc 01       	movw	r26, r24
    4b2c:	cb 01       	movw	r24, r22
    4b2e:	bc 01       	movw	r22, r24
    4b30:	cd 01       	movw	r24, r26
    4b32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b36:	dc 01       	movw	r26, r24
    4b38:	cb 01       	movw	r24, r22
    4b3a:	9c 8b       	std	Y+20, r25	; 0x14
    4b3c:	8b 8b       	std	Y+19, r24	; 0x13
    4b3e:	0f c0       	rjmp	.+30     	; 0x4b5e <ESP8266_VidSendPR+0x1ec>
    4b40:	88 ec       	ldi	r24, 0xC8	; 200
    4b42:	90 e0       	ldi	r25, 0x00	; 0
    4b44:	9a 8b       	std	Y+18, r25	; 0x12
    4b46:	89 8b       	std	Y+17, r24	; 0x11
    4b48:	89 89       	ldd	r24, Y+17	; 0x11
    4b4a:	9a 89       	ldd	r25, Y+18	; 0x12
    4b4c:	01 97       	sbiw	r24, 0x01	; 1
    4b4e:	f1 f7       	brne	.-4      	; 0x4b4c <ESP8266_VidSendPR+0x1da>
    4b50:	9a 8b       	std	Y+18, r25	; 0x12
    4b52:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4b54:	8b 89       	ldd	r24, Y+19	; 0x13
    4b56:	9c 89       	ldd	r25, Y+20	; 0x14
    4b58:	01 97       	sbiw	r24, 0x01	; 1
    4b5a:	9c 8b       	std	Y+20, r25	; 0x14
    4b5c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b5e:	8b 89       	ldd	r24, Y+19	; 0x13
    4b60:	9c 89       	ldd	r25, Y+20	; 0x14
    4b62:	00 97       	sbiw	r24, 0x00	; 0
    4b64:	69 f7       	brne	.-38     	; 0x4b40 <ESP8266_VidSendPR+0x1ce>
    4b66:	14 c0       	rjmp	.+40     	; 0x4b90 <ESP8266_VidSendPR+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4b68:	6d 89       	ldd	r22, Y+21	; 0x15
    4b6a:	7e 89       	ldd	r23, Y+22	; 0x16
    4b6c:	8f 89       	ldd	r24, Y+23	; 0x17
    4b6e:	98 8d       	ldd	r25, Y+24	; 0x18
    4b70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b74:	dc 01       	movw	r26, r24
    4b76:	cb 01       	movw	r24, r22
    4b78:	9c 8b       	std	Y+20, r25	; 0x14
    4b7a:	8b 8b       	std	Y+19, r24	; 0x13
    4b7c:	8b 89       	ldd	r24, Y+19	; 0x13
    4b7e:	9c 89       	ldd	r25, Y+20	; 0x14
    4b80:	98 8b       	std	Y+16, r25	; 0x10
    4b82:	8f 87       	std	Y+15, r24	; 0x0f
    4b84:	8f 85       	ldd	r24, Y+15	; 0x0f
    4b86:	98 89       	ldd	r25, Y+16	; 0x10
    4b88:	01 97       	sbiw	r24, 0x01	; 1
    4b8a:	f1 f7       	brne	.-4      	; 0x4b88 <ESP8266_VidSendPR+0x216>
    4b8c:	98 8b       	std	Y+16, r25	; 0x10
    4b8e:	8f 87       	std	Y+15, r24	; 0x0f
    4b90:	80 e0       	ldi	r24, 0x00	; 0
    4b92:	90 e0       	ldi	r25, 0x00	; 0
    4b94:	aa e7       	ldi	r26, 0x7A	; 122
    4b96:	b4 e4       	ldi	r27, 0x44	; 68
    4b98:	8b 87       	std	Y+11, r24	; 0x0b
    4b9a:	9c 87       	std	Y+12, r25	; 0x0c
    4b9c:	ad 87       	std	Y+13, r26	; 0x0d
    4b9e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4ba0:	6b 85       	ldd	r22, Y+11	; 0x0b
    4ba2:	7c 85       	ldd	r23, Y+12	; 0x0c
    4ba4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ba6:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ba8:	20 e0       	ldi	r18, 0x00	; 0
    4baa:	30 e0       	ldi	r19, 0x00	; 0
    4bac:	4a ef       	ldi	r20, 0xFA	; 250
    4bae:	54 e4       	ldi	r21, 0x44	; 68
    4bb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4bb4:	dc 01       	movw	r26, r24
    4bb6:	cb 01       	movw	r24, r22
    4bb8:	8f 83       	std	Y+7, r24	; 0x07
    4bba:	98 87       	std	Y+8, r25	; 0x08
    4bbc:	a9 87       	std	Y+9, r26	; 0x09
    4bbe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4bc0:	6f 81       	ldd	r22, Y+7	; 0x07
    4bc2:	78 85       	ldd	r23, Y+8	; 0x08
    4bc4:	89 85       	ldd	r24, Y+9	; 0x09
    4bc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    4bc8:	20 e0       	ldi	r18, 0x00	; 0
    4bca:	30 e0       	ldi	r19, 0x00	; 0
    4bcc:	40 e8       	ldi	r20, 0x80	; 128
    4bce:	5f e3       	ldi	r21, 0x3F	; 63
    4bd0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4bd4:	88 23       	and	r24, r24
    4bd6:	2c f4       	brge	.+10     	; 0x4be2 <ESP8266_VidSendPR+0x270>
		__ticks = 1;
    4bd8:	81 e0       	ldi	r24, 0x01	; 1
    4bda:	90 e0       	ldi	r25, 0x00	; 0
    4bdc:	9e 83       	std	Y+6, r25	; 0x06
    4bde:	8d 83       	std	Y+5, r24	; 0x05
    4be0:	3f c0       	rjmp	.+126    	; 0x4c60 <ESP8266_VidSendPR+0x2ee>
	else if (__tmp > 65535)
    4be2:	6f 81       	ldd	r22, Y+7	; 0x07
    4be4:	78 85       	ldd	r23, Y+8	; 0x08
    4be6:	89 85       	ldd	r24, Y+9	; 0x09
    4be8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4bea:	20 e0       	ldi	r18, 0x00	; 0
    4bec:	3f ef       	ldi	r19, 0xFF	; 255
    4bee:	4f e7       	ldi	r20, 0x7F	; 127
    4bf0:	57 e4       	ldi	r21, 0x47	; 71
    4bf2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4bf6:	18 16       	cp	r1, r24
    4bf8:	4c f5       	brge	.+82     	; 0x4c4c <ESP8266_VidSendPR+0x2da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4bfa:	6b 85       	ldd	r22, Y+11	; 0x0b
    4bfc:	7c 85       	ldd	r23, Y+12	; 0x0c
    4bfe:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c00:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c02:	20 e0       	ldi	r18, 0x00	; 0
    4c04:	30 e0       	ldi	r19, 0x00	; 0
    4c06:	40 e2       	ldi	r20, 0x20	; 32
    4c08:	51 e4       	ldi	r21, 0x41	; 65
    4c0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c0e:	dc 01       	movw	r26, r24
    4c10:	cb 01       	movw	r24, r22
    4c12:	bc 01       	movw	r22, r24
    4c14:	cd 01       	movw	r24, r26
    4c16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4c1a:	dc 01       	movw	r26, r24
    4c1c:	cb 01       	movw	r24, r22
    4c1e:	9e 83       	std	Y+6, r25	; 0x06
    4c20:	8d 83       	std	Y+5, r24	; 0x05
    4c22:	0f c0       	rjmp	.+30     	; 0x4c42 <ESP8266_VidSendPR+0x2d0>
    4c24:	88 ec       	ldi	r24, 0xC8	; 200
    4c26:	90 e0       	ldi	r25, 0x00	; 0
    4c28:	9c 83       	std	Y+4, r25	; 0x04
    4c2a:	8b 83       	std	Y+3, r24	; 0x03
    4c2c:	8b 81       	ldd	r24, Y+3	; 0x03
    4c2e:	9c 81       	ldd	r25, Y+4	; 0x04
    4c30:	01 97       	sbiw	r24, 0x01	; 1
    4c32:	f1 f7       	brne	.-4      	; 0x4c30 <ESP8266_VidSendPR+0x2be>
    4c34:	9c 83       	std	Y+4, r25	; 0x04
    4c36:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4c38:	8d 81       	ldd	r24, Y+5	; 0x05
    4c3a:	9e 81       	ldd	r25, Y+6	; 0x06
    4c3c:	01 97       	sbiw	r24, 0x01	; 1
    4c3e:	9e 83       	std	Y+6, r25	; 0x06
    4c40:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4c42:	8d 81       	ldd	r24, Y+5	; 0x05
    4c44:	9e 81       	ldd	r25, Y+6	; 0x06
    4c46:	00 97       	sbiw	r24, 0x00	; 0
    4c48:	69 f7       	brne	.-38     	; 0x4c24 <ESP8266_VidSendPR+0x2b2>
    4c4a:	14 c0       	rjmp	.+40     	; 0x4c74 <ESP8266_VidSendPR+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4c4c:	6f 81       	ldd	r22, Y+7	; 0x07
    4c4e:	78 85       	ldd	r23, Y+8	; 0x08
    4c50:	89 85       	ldd	r24, Y+9	; 0x09
    4c52:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c54:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4c58:	dc 01       	movw	r26, r24
    4c5a:	cb 01       	movw	r24, r22
    4c5c:	9e 83       	std	Y+6, r25	; 0x06
    4c5e:	8d 83       	std	Y+5, r24	; 0x05
    4c60:	8d 81       	ldd	r24, Y+5	; 0x05
    4c62:	9e 81       	ldd	r25, Y+6	; 0x06
    4c64:	9a 83       	std	Y+2, r25	; 0x02
    4c66:	89 83       	std	Y+1, r24	; 0x01
    4c68:	89 81       	ldd	r24, Y+1	; 0x01
    4c6a:	9a 81       	ldd	r25, Y+2	; 0x02
    4c6c:	01 97       	sbiw	r24, 0x01	; 1
    4c6e:	f1 f7       	brne	.-4      	; 0x4c6c <ESP8266_VidSendPR+0x2fa>
    4c70:	9a 83       	std	Y+2, r25	; 0x02
    4c72:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms( 1000 );
	_delay_ms( 1000 );


}
    4c74:	ab 96       	adiw	r28, 0x2b	; 43
    4c76:	0f b6       	in	r0, 0x3f	; 63
    4c78:	f8 94       	cli
    4c7a:	de bf       	out	0x3e, r29	; 62
    4c7c:	0f be       	out	0x3f, r0	; 63
    4c7e:	cd bf       	out	0x3d, r28	; 61
    4c80:	cf 91       	pop	r28
    4c82:	df 91       	pop	r29
    4c84:	08 95       	ret

00004c86 <USART_inti>:
#include "USART_interface.h"
#include "USART_config.h"
#include "USART_priv.h"

void USART_inti() //initialization of USART com. protocol
{
    4c86:	df 93       	push	r29
    4c88:	cf 93       	push	r28
    4c8a:	0f 92       	push	r0
    4c8c:	cd b7       	in	r28, 0x3d	; 61
    4c8e:	de b7       	in	r29, 0x3e	; 62
	u8 UCSRC_val=0;
    4c90:	19 82       	std	Y+1, r1	; 0x01
		CLEAR_BIT(UCSRB,UCSZ2);
		SET_BIT(UCSRC_val,UCSZ1);
		CLEAR_BIT(UCSRC_val,UCSZ0);
		CLEAR_BIT(UCSRC_val,URSEL);
	#elif (DATA_BITS == 8)
		CLEAR_BIT(UCSRB,UCSZ2);
    4c92:	aa e2       	ldi	r26, 0x2A	; 42
    4c94:	b0 e0       	ldi	r27, 0x00	; 0
    4c96:	ea e2       	ldi	r30, 0x2A	; 42
    4c98:	f0 e0       	ldi	r31, 0x00	; 0
    4c9a:	80 81       	ld	r24, Z
    4c9c:	8b 7f       	andi	r24, 0xFB	; 251
    4c9e:	8c 93       	st	X, r24
		UCSRC_val|=(1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    4ca0:	89 81       	ldd	r24, Y+1	; 0x01
    4ca2:	86 68       	ori	r24, 0x86	; 134
    4ca4:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_val|=(1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
	#endif

	//choosing stop bits
	#if (STOP_BITS == 1)
		CLEAR_BIT(UCSRC_val,USBS);
    4ca6:	89 81       	ldd	r24, Y+1	; 0x01
    4ca8:	87 7f       	andi	r24, 0xF7	; 247
    4caa:	89 83       	std	Y+1, r24	; 0x01
		CLEAR_BIT(UCSRC_val,USBS);
	#endif

	//choosing parity bit
	#if(PARITY_BITS == DISABLED)
		CLEAR_BIT(UCSRC_val,UPM1);
    4cac:	89 81       	ldd	r24, Y+1	; 0x01
    4cae:	8f 7d       	andi	r24, 0xDF	; 223
    4cb0:	89 83       	std	Y+1, r24	; 0x01
		CLEAR_BIT(UCSRC_val,UPM0);
    4cb2:	89 81       	ldd	r24, Y+1	; 0x01
    4cb4:	8f 7e       	andi	r24, 0xEF	; 239
    4cb6:	89 83       	std	Y+1, r24	; 0x01
	#endif
	//choosing asynchronous or synchronous
	#if SYNC_MODE
		SET_BIT(UCSRC_val,UMSEL);
	#else
		CLEAR_BIT(UCSRC_val,UMSEL);
    4cb8:	89 81       	ldd	r24, Y+1	; 0x01
    4cba:	8f 7b       	andi	r24, 0xBF	; 191
    4cbc:	89 83       	std	Y+1, r24	; 0x01

	//choosing interrupts
	#if (RX_INTERRUPT_ENABLE)
		SET_BIT(UCSRB,RXCIE);
	#else
		CLEAR_BIT(UCSRB,RXCIE);
    4cbe:	aa e2       	ldi	r26, 0x2A	; 42
    4cc0:	b0 e0       	ldi	r27, 0x00	; 0
    4cc2:	ea e2       	ldi	r30, 0x2A	; 42
    4cc4:	f0 e0       	ldi	r31, 0x00	; 0
    4cc6:	80 81       	ld	r24, Z
    4cc8:	8f 77       	andi	r24, 0x7F	; 127
    4cca:	8c 93       	st	X, r24
	#endif

	#if(TX_INTERRUPT_ENABLE)
		SET_BIT(UCSRB,TXCIE);
	#else
		CLEAR_BIT(UCSRB,TXCIE);
    4ccc:	aa e2       	ldi	r26, 0x2A	; 42
    4cce:	b0 e0       	ldi	r27, 0x00	; 0
    4cd0:	ea e2       	ldi	r30, 0x2A	; 42
    4cd2:	f0 e0       	ldi	r31, 0x00	; 0
    4cd4:	80 81       	ld	r24, Z
    4cd6:	8f 7b       	andi	r24, 0xBF	; 191
    4cd8:	8c 93       	st	X, r24
	#endif

	#if(UDR_EMPTY_INTERRUPT_ENABLE)
		SET_BIT(UCSRB,UDRIE);
	#else
		CLEAR_BIT(UCSRB,UDRIE);
    4cda:	aa e2       	ldi	r26, 0x2A	; 42
    4cdc:	b0 e0       	ldi	r27, 0x00	; 0
    4cde:	ea e2       	ldi	r30, 0x2A	; 42
    4ce0:	f0 e0       	ldi	r31, 0x00	; 0
    4ce2:	80 81       	ld	r24, Z
    4ce4:	8f 7d       	andi	r24, 0xDF	; 223
    4ce6:	8c 93       	st	X, r24
	#endif

	//enabling Tx and Rx
	#if(RX_ENABLE)
		SET_BIT(UCSRB,RXEN);
    4ce8:	aa e2       	ldi	r26, 0x2A	; 42
    4cea:	b0 e0       	ldi	r27, 0x00	; 0
    4cec:	ea e2       	ldi	r30, 0x2A	; 42
    4cee:	f0 e0       	ldi	r31, 0x00	; 0
    4cf0:	80 81       	ld	r24, Z
    4cf2:	80 61       	ori	r24, 0x10	; 16
    4cf4:	8c 93       	st	X, r24
	#else
		CLEAR_BIT(UCSRB,RXEN);
	#endif

	#if(TX_ENABLE)
		SET_BIT(UCSRB,TXEN);
    4cf6:	aa e2       	ldi	r26, 0x2A	; 42
    4cf8:	b0 e0       	ldi	r27, 0x00	; 0
    4cfa:	ea e2       	ldi	r30, 0x2A	; 42
    4cfc:	f0 e0       	ldi	r31, 0x00	; 0
    4cfe:	80 81       	ld	r24, Z
    4d00:	88 60       	ori	r24, 0x08	; 8
    4d02:	8c 93       	st	X, r24
		CLEAR_BIT(UCSRB,TXEN);
	#endif

	//choosing baud rate

	UBRRL=51;
    4d04:	e9 e2       	ldi	r30, 0x29	; 41
    4d06:	f0 e0       	ldi	r31, 0x00	; 0
    4d08:	83 e3       	ldi	r24, 0x33	; 51
    4d0a:	80 83       	st	Z, r24
	UBRRH=0;
    4d0c:	e0 e4       	ldi	r30, 0x40	; 64
    4d0e:	f0 e0       	ldi	r31, 0x00	; 0
    4d10:	10 82       	st	Z, r1

	//assigning UCSRC value into UCSRC register
	UCSRC=UCSRC_val;
    4d12:	e0 e4       	ldi	r30, 0x40	; 64
    4d14:	f0 e0       	ldi	r31, 0x00	; 0
    4d16:	89 81       	ldd	r24, Y+1	; 0x01
    4d18:	80 83       	st	Z, r24
}
    4d1a:	0f 90       	pop	r0
    4d1c:	cf 91       	pop	r28
    4d1e:	df 91       	pop	r29
    4d20:	08 95       	ret

00004d22 <USART_ReceiveDataPolling>:


u8 USART_ReceiveDataPolling() // receive data polling on RXC flag
{
    4d22:	df 93       	push	r29
    4d24:	cf 93       	push	r28
    4d26:	cd b7       	in	r28, 0x3d	; 61
    4d28:	de b7       	in	r29, 0x3e	; 62
	//waiting for data to be sent and UDR Rx buffer to be filled
	while((GET_BIT(UCSRA,RXC))==0);
    4d2a:	eb e2       	ldi	r30, 0x2B	; 43
    4d2c:	f0 e0       	ldi	r31, 0x00	; 0
    4d2e:	80 81       	ld	r24, Z
    4d30:	88 23       	and	r24, r24
    4d32:	dc f7       	brge	.-10     	; 0x4d2a <USART_ReceiveDataPolling+0x8>

	//returning data
	return UDR;
    4d34:	ec e2       	ldi	r30, 0x2C	; 44
    4d36:	f0 e0       	ldi	r31, 0x00	; 0
    4d38:	80 81       	ld	r24, Z
}
    4d3a:	cf 91       	pop	r28
    4d3c:	df 91       	pop	r29
    4d3e:	08 95       	ret

00004d40 <USART_ReceiveDataINT>:

u8 USART_ReceiveDataINT() // receive data with RXC interrupt, WARNING ENABLE RXC INT
{
    4d40:	df 93       	push	r29
    4d42:	cf 93       	push	r28
    4d44:	cd b7       	in	r28, 0x3d	; 61
    4d46:	de b7       	in	r29, 0x3e	; 62
	//returning data
	return UDR;
    4d48:	ec e2       	ldi	r30, 0x2C	; 44
    4d4a:	f0 e0       	ldi	r31, 0x00	; 0
    4d4c:	80 81       	ld	r24, Z
}
    4d4e:	cf 91       	pop	r28
    4d50:	df 91       	pop	r29
    4d52:	08 95       	ret

00004d54 <USART_SendDataPolling>:


void USART_SendDataPolling(u8 data) // send data polling on UDRE flag
{
    4d54:	df 93       	push	r29
    4d56:	cf 93       	push	r28
    4d58:	0f 92       	push	r0
    4d5a:	cd b7       	in	r28, 0x3d	; 61
    4d5c:	de b7       	in	r29, 0x3e	; 62
    4d5e:	89 83       	std	Y+1, r24	; 0x01
	//waiting to UDR Tx buffer to be empty
	while((GET_BIT(UCSRA,UDRE))==0);
    4d60:	eb e2       	ldi	r30, 0x2B	; 43
    4d62:	f0 e0       	ldi	r31, 0x00	; 0
    4d64:	80 81       	ld	r24, Z
    4d66:	82 95       	swap	r24
    4d68:	86 95       	lsr	r24
    4d6a:	87 70       	andi	r24, 0x07	; 7
    4d6c:	88 2f       	mov	r24, r24
    4d6e:	90 e0       	ldi	r25, 0x00	; 0
    4d70:	81 70       	andi	r24, 0x01	; 1
    4d72:	90 70       	andi	r25, 0x00	; 0
    4d74:	00 97       	sbiw	r24, 0x00	; 0
    4d76:	a1 f3       	breq	.-24     	; 0x4d60 <USART_SendDataPolling+0xc>

	//sending data
	UDR=data;
    4d78:	ec e2       	ldi	r30, 0x2C	; 44
    4d7a:	f0 e0       	ldi	r31, 0x00	; 0
    4d7c:	89 81       	ldd	r24, Y+1	; 0x01
    4d7e:	80 83       	st	Z, r24
}
    4d80:	0f 90       	pop	r0
    4d82:	cf 91       	pop	r28
    4d84:	df 91       	pop	r29
    4d86:	08 95       	ret

00004d88 <USART_ReceieveStr>:

void USART_ReceieveStr(u8* str_data, u8 number) // receive number of elements
{
    4d88:	0f 93       	push	r16
    4d8a:	1f 93       	push	r17
    4d8c:	df 93       	push	r29
    4d8e:	cf 93       	push	r28
    4d90:	00 d0       	rcall	.+0      	; 0x4d92 <USART_ReceieveStr+0xa>
    4d92:	00 d0       	rcall	.+0      	; 0x4d94 <USART_ReceieveStr+0xc>
    4d94:	cd b7       	in	r28, 0x3d	; 61
    4d96:	de b7       	in	r29, 0x3e	; 62
    4d98:	9b 83       	std	Y+3, r25	; 0x03
    4d9a:	8a 83       	std	Y+2, r24	; 0x02
    4d9c:	6c 83       	std	Y+4, r22	; 0x04
	u8 counter;
	for(counter=0;counter<number;counter++)
    4d9e:	19 82       	std	Y+1, r1	; 0x01
    4da0:	0f c0       	rjmp	.+30     	; 0x4dc0 <USART_ReceieveStr+0x38>
	{
		str_data[counter]=USART_ReceiveDataPolling();
    4da2:	89 81       	ldd	r24, Y+1	; 0x01
    4da4:	28 2f       	mov	r18, r24
    4da6:	30 e0       	ldi	r19, 0x00	; 0
    4da8:	8a 81       	ldd	r24, Y+2	; 0x02
    4daa:	9b 81       	ldd	r25, Y+3	; 0x03
    4dac:	8c 01       	movw	r16, r24
    4dae:	02 0f       	add	r16, r18
    4db0:	13 1f       	adc	r17, r19
    4db2:	0e 94 91 26 	call	0x4d22	; 0x4d22 <USART_ReceiveDataPolling>
    4db6:	f8 01       	movw	r30, r16
    4db8:	80 83       	st	Z, r24
}

void USART_ReceieveStr(u8* str_data, u8 number) // receive number of elements
{
	u8 counter;
	for(counter=0;counter<number;counter++)
    4dba:	89 81       	ldd	r24, Y+1	; 0x01
    4dbc:	8f 5f       	subi	r24, 0xFF	; 255
    4dbe:	89 83       	std	Y+1, r24	; 0x01
    4dc0:	99 81       	ldd	r25, Y+1	; 0x01
    4dc2:	8c 81       	ldd	r24, Y+4	; 0x04
    4dc4:	98 17       	cp	r25, r24
    4dc6:	68 f3       	brcs	.-38     	; 0x4da2 <USART_ReceieveStr+0x1a>
	{
		str_data[counter]=USART_ReceiveDataPolling();
	}
}
    4dc8:	0f 90       	pop	r0
    4dca:	0f 90       	pop	r0
    4dcc:	0f 90       	pop	r0
    4dce:	0f 90       	pop	r0
    4dd0:	cf 91       	pop	r28
    4dd2:	df 91       	pop	r29
    4dd4:	1f 91       	pop	r17
    4dd6:	0f 91       	pop	r16
    4dd8:	08 95       	ret

00004dda <USART_SendDataINT>:

void USART_SendDataINT(u8 data) // send data with UDRE interrupt, WARNING ENABLE UDRE INT
{
    4dda:	df 93       	push	r29
    4ddc:	cf 93       	push	r28
    4dde:	0f 92       	push	r0
    4de0:	cd b7       	in	r28, 0x3d	; 61
    4de2:	de b7       	in	r29, 0x3e	; 62
    4de4:	89 83       	std	Y+1, r24	; 0x01
	//sending data
	UDR=data;
    4de6:	ec e2       	ldi	r30, 0x2C	; 44
    4de8:	f0 e0       	ldi	r31, 0x00	; 0
    4dea:	89 81       	ldd	r24, Y+1	; 0x01
    4dec:	80 83       	st	Z, r24
}
    4dee:	0f 90       	pop	r0
    4df0:	cf 91       	pop	r28
    4df2:	df 91       	pop	r29
    4df4:	08 95       	ret

00004df6 <USART_SendStr>:

void USART_SendStr(u8* str_data)
{
    4df6:	df 93       	push	r29
    4df8:	cf 93       	push	r28
    4dfa:	00 d0       	rcall	.+0      	; 0x4dfc <USART_SendStr+0x6>
    4dfc:	0f 92       	push	r0
    4dfe:	cd b7       	in	r28, 0x3d	; 61
    4e00:	de b7       	in	r29, 0x3e	; 62
    4e02:	9b 83       	std	Y+3, r25	; 0x03
    4e04:	8a 83       	std	Y+2, r24	; 0x02
	u8 counter=0;
    4e06:	19 82       	std	Y+1, r1	; 0x01
    4e08:	0e c0       	rjmp	.+28     	; 0x4e26 <USART_SendStr+0x30>
	while(str_data[counter]!='\0')
	{
		USART_SendDataPolling(str_data[counter]);
    4e0a:	89 81       	ldd	r24, Y+1	; 0x01
    4e0c:	28 2f       	mov	r18, r24
    4e0e:	30 e0       	ldi	r19, 0x00	; 0
    4e10:	8a 81       	ldd	r24, Y+2	; 0x02
    4e12:	9b 81       	ldd	r25, Y+3	; 0x03
    4e14:	fc 01       	movw	r30, r24
    4e16:	e2 0f       	add	r30, r18
    4e18:	f3 1f       	adc	r31, r19
    4e1a:	80 81       	ld	r24, Z
    4e1c:	0e 94 aa 26 	call	0x4d54	; 0x4d54 <USART_SendDataPolling>
		counter++;
    4e20:	89 81       	ldd	r24, Y+1	; 0x01
    4e22:	8f 5f       	subi	r24, 0xFF	; 255
    4e24:	89 83       	std	Y+1, r24	; 0x01
}

void USART_SendStr(u8* str_data)
{
	u8 counter=0;
	while(str_data[counter]!='\0')
    4e26:	89 81       	ldd	r24, Y+1	; 0x01
    4e28:	28 2f       	mov	r18, r24
    4e2a:	30 e0       	ldi	r19, 0x00	; 0
    4e2c:	8a 81       	ldd	r24, Y+2	; 0x02
    4e2e:	9b 81       	ldd	r25, Y+3	; 0x03
    4e30:	fc 01       	movw	r30, r24
    4e32:	e2 0f       	add	r30, r18
    4e34:	f3 1f       	adc	r31, r19
    4e36:	80 81       	ld	r24, Z
    4e38:	88 23       	and	r24, r24
    4e3a:	39 f7       	brne	.-50     	; 0x4e0a <USART_SendStr+0x14>
	{
		USART_SendDataPolling(str_data[counter]);
		counter++;
	}
}
    4e3c:	0f 90       	pop	r0
    4e3e:	0f 90       	pop	r0
    4e40:	0f 90       	pop	r0
    4e42:	cf 91       	pop	r28
    4e44:	df 91       	pop	r29
    4e46:	08 95       	ret

00004e48 <USART_SendInteger>:

void USART_SendInteger(volatile u16 Copy_u16Number) //this function to print direct integer number
{
    4e48:	df 93       	push	r29
    4e4a:	cf 93       	push	r28
    4e4c:	cd b7       	in	r28, 0x3d	; 61
    4e4e:	de b7       	in	r29, 0x3e	; 62
    4e50:	2d 97       	sbiw	r28, 0x0d	; 13
    4e52:	0f b6       	in	r0, 0x3f	; 63
    4e54:	f8 94       	cli
    4e56:	de bf       	out	0x3e, r29	; 62
    4e58:	0f be       	out	0x3f, r0	; 63
    4e5a:	cd bf       	out	0x3d, r28	; 61
    4e5c:	98 87       	std	Y+8, r25	; 0x08
    4e5e:	8f 83       	std	Y+7, r24	; 0x07
	u8 Local_u8arrStrNumber[5]={10,10,10,10,10};
    4e60:	ce 01       	movw	r24, r28
    4e62:	02 96       	adiw	r24, 0x02	; 2
    4e64:	9a 87       	std	Y+10, r25	; 0x0a
    4e66:	89 87       	std	Y+9, r24	; 0x09
    4e68:	e4 e8       	ldi	r30, 0x84	; 132
    4e6a:	f2 e0       	ldi	r31, 0x02	; 2
    4e6c:	fc 87       	std	Y+12, r31	; 0x0c
    4e6e:	eb 87       	std	Y+11, r30	; 0x0b
    4e70:	f5 e0       	ldi	r31, 0x05	; 5
    4e72:	fd 87       	std	Y+13, r31	; 0x0d
    4e74:	eb 85       	ldd	r30, Y+11	; 0x0b
    4e76:	fc 85       	ldd	r31, Y+12	; 0x0c
    4e78:	00 80       	ld	r0, Z
    4e7a:	8b 85       	ldd	r24, Y+11	; 0x0b
    4e7c:	9c 85       	ldd	r25, Y+12	; 0x0c
    4e7e:	01 96       	adiw	r24, 0x01	; 1
    4e80:	9c 87       	std	Y+12, r25	; 0x0c
    4e82:	8b 87       	std	Y+11, r24	; 0x0b
    4e84:	e9 85       	ldd	r30, Y+9	; 0x09
    4e86:	fa 85       	ldd	r31, Y+10	; 0x0a
    4e88:	00 82       	st	Z, r0
    4e8a:	89 85       	ldd	r24, Y+9	; 0x09
    4e8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e8e:	01 96       	adiw	r24, 0x01	; 1
    4e90:	9a 87       	std	Y+10, r25	; 0x0a
    4e92:	89 87       	std	Y+9, r24	; 0x09
    4e94:	9d 85       	ldd	r25, Y+13	; 0x0d
    4e96:	91 50       	subi	r25, 0x01	; 1
    4e98:	9d 87       	std	Y+13, r25	; 0x0d
    4e9a:	ed 85       	ldd	r30, Y+13	; 0x0d
    4e9c:	ee 23       	and	r30, r30
    4e9e:	51 f7       	brne	.-44     	; 0x4e74 <USART_SendInteger+0x2c>
	u8 Local_u8Counter=4;
    4ea0:	84 e0       	ldi	r24, 0x04	; 4
    4ea2:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u16Number==0)
    4ea4:	8f 81       	ldd	r24, Y+7	; 0x07
    4ea6:	98 85       	ldd	r25, Y+8	; 0x08
    4ea8:	00 97       	sbiw	r24, 0x00	; 0
    4eaa:	d9 f5       	brne	.+118    	; 0x4f22 <USART_SendInteger+0xda>
	{
		Local_u8arrStrNumber[Local_u8Counter]=Copy_u16Number%10;
    4eac:	89 81       	ldd	r24, Y+1	; 0x01
    4eae:	e8 2f       	mov	r30, r24
    4eb0:	f0 e0       	ldi	r31, 0x00	; 0
    4eb2:	8f 81       	ldd	r24, Y+7	; 0x07
    4eb4:	98 85       	ldd	r25, Y+8	; 0x08
    4eb6:	2a e0       	ldi	r18, 0x0A	; 10
    4eb8:	30 e0       	ldi	r19, 0x00	; 0
    4eba:	b9 01       	movw	r22, r18
    4ebc:	0e 94 f5 27 	call	0x4fea	; 0x4fea <__udivmodhi4>
    4ec0:	28 2f       	mov	r18, r24
    4ec2:	ce 01       	movw	r24, r28
    4ec4:	02 96       	adiw	r24, 0x02	; 2
    4ec6:	e8 0f       	add	r30, r24
    4ec8:	f9 1f       	adc	r31, r25
    4eca:	20 83       	st	Z, r18
		Copy_u16Number/=10;
    4ecc:	8f 81       	ldd	r24, Y+7	; 0x07
    4ece:	98 85       	ldd	r25, Y+8	; 0x08
    4ed0:	2a e0       	ldi	r18, 0x0A	; 10
    4ed2:	30 e0       	ldi	r19, 0x00	; 0
    4ed4:	b9 01       	movw	r22, r18
    4ed6:	0e 94 f5 27 	call	0x4fea	; 0x4fea <__udivmodhi4>
    4eda:	cb 01       	movw	r24, r22
    4edc:	98 87       	std	Y+8, r25	; 0x08
    4ede:	8f 83       	std	Y+7, r24	; 0x07
		Local_u8Counter--;
    4ee0:	89 81       	ldd	r24, Y+1	; 0x01
    4ee2:	81 50       	subi	r24, 0x01	; 1
    4ee4:	89 83       	std	Y+1, r24	; 0x01
    4ee6:	1d c0       	rjmp	.+58     	; 0x4f22 <USART_SendInteger+0xda>
	}
	while(Copy_u16Number>0)
	{
		Local_u8arrStrNumber[Local_u8Counter]=Copy_u16Number%10;
    4ee8:	89 81       	ldd	r24, Y+1	; 0x01
    4eea:	e8 2f       	mov	r30, r24
    4eec:	f0 e0       	ldi	r31, 0x00	; 0
    4eee:	8f 81       	ldd	r24, Y+7	; 0x07
    4ef0:	98 85       	ldd	r25, Y+8	; 0x08
    4ef2:	2a e0       	ldi	r18, 0x0A	; 10
    4ef4:	30 e0       	ldi	r19, 0x00	; 0
    4ef6:	b9 01       	movw	r22, r18
    4ef8:	0e 94 f5 27 	call	0x4fea	; 0x4fea <__udivmodhi4>
    4efc:	28 2f       	mov	r18, r24
    4efe:	ce 01       	movw	r24, r28
    4f00:	02 96       	adiw	r24, 0x02	; 2
    4f02:	e8 0f       	add	r30, r24
    4f04:	f9 1f       	adc	r31, r25
    4f06:	20 83       	st	Z, r18
		Copy_u16Number/=10;
    4f08:	8f 81       	ldd	r24, Y+7	; 0x07
    4f0a:	98 85       	ldd	r25, Y+8	; 0x08
    4f0c:	2a e0       	ldi	r18, 0x0A	; 10
    4f0e:	30 e0       	ldi	r19, 0x00	; 0
    4f10:	b9 01       	movw	r22, r18
    4f12:	0e 94 f5 27 	call	0x4fea	; 0x4fea <__udivmodhi4>
    4f16:	cb 01       	movw	r24, r22
    4f18:	98 87       	std	Y+8, r25	; 0x08
    4f1a:	8f 83       	std	Y+7, r24	; 0x07
		Local_u8Counter--;
    4f1c:	89 81       	ldd	r24, Y+1	; 0x01
    4f1e:	81 50       	subi	r24, 0x01	; 1
    4f20:	89 83       	std	Y+1, r24	; 0x01
	{
		Local_u8arrStrNumber[Local_u8Counter]=Copy_u16Number%10;
		Copy_u16Number/=10;
		Local_u8Counter--;
	}
	while(Copy_u16Number>0)
    4f22:	8f 81       	ldd	r24, Y+7	; 0x07
    4f24:	98 85       	ldd	r25, Y+8	; 0x08
    4f26:	00 97       	sbiw	r24, 0x00	; 0
    4f28:	f9 f6       	brne	.-66     	; 0x4ee8 <USART_SendInteger+0xa0>
	{
		Local_u8arrStrNumber[Local_u8Counter]=Copy_u16Number%10;
		Copy_u16Number/=10;
		Local_u8Counter--;
	}
	for(Local_u8Counter=0;Local_u8Counter<5;Local_u8Counter++)
    4f2a:	19 82       	std	Y+1, r1	; 0x01
    4f2c:	1a c0       	rjmp	.+52     	; 0x4f62 <USART_SendInteger+0x11a>
	{
		if(Local_u8arrStrNumber[Local_u8Counter]<=9)
    4f2e:	89 81       	ldd	r24, Y+1	; 0x01
    4f30:	28 2f       	mov	r18, r24
    4f32:	30 e0       	ldi	r19, 0x00	; 0
    4f34:	ce 01       	movw	r24, r28
    4f36:	02 96       	adiw	r24, 0x02	; 2
    4f38:	fc 01       	movw	r30, r24
    4f3a:	e2 0f       	add	r30, r18
    4f3c:	f3 1f       	adc	r31, r19
    4f3e:	80 81       	ld	r24, Z
    4f40:	8a 30       	cpi	r24, 0x0A	; 10
    4f42:	60 f4       	brcc	.+24     	; 0x4f5c <USART_SendInteger+0x114>
		{
			USART_SendDataPolling((Local_u8arrStrNumber[Local_u8Counter]+48));
    4f44:	89 81       	ldd	r24, Y+1	; 0x01
    4f46:	28 2f       	mov	r18, r24
    4f48:	30 e0       	ldi	r19, 0x00	; 0
    4f4a:	ce 01       	movw	r24, r28
    4f4c:	02 96       	adiw	r24, 0x02	; 2
    4f4e:	fc 01       	movw	r30, r24
    4f50:	e2 0f       	add	r30, r18
    4f52:	f3 1f       	adc	r31, r19
    4f54:	80 81       	ld	r24, Z
    4f56:	80 5d       	subi	r24, 0xD0	; 208
    4f58:	0e 94 aa 26 	call	0x4d54	; 0x4d54 <USART_SendDataPolling>
	{
		Local_u8arrStrNumber[Local_u8Counter]=Copy_u16Number%10;
		Copy_u16Number/=10;
		Local_u8Counter--;
	}
	for(Local_u8Counter=0;Local_u8Counter<5;Local_u8Counter++)
    4f5c:	89 81       	ldd	r24, Y+1	; 0x01
    4f5e:	8f 5f       	subi	r24, 0xFF	; 255
    4f60:	89 83       	std	Y+1, r24	; 0x01
    4f62:	89 81       	ldd	r24, Y+1	; 0x01
    4f64:	85 30       	cpi	r24, 0x05	; 5
    4f66:	18 f3       	brcs	.-58     	; 0x4f2e <USART_SendInteger+0xe6>
		if(Local_u8arrStrNumber[Local_u8Counter]<=9)
		{
			USART_SendDataPolling((Local_u8arrStrNumber[Local_u8Counter]+48));
		}
	}
}
    4f68:	2d 96       	adiw	r28, 0x0d	; 13
    4f6a:	0f b6       	in	r0, 0x3f	; 63
    4f6c:	f8 94       	cli
    4f6e:	de bf       	out	0x3e, r29	; 62
    4f70:	0f be       	out	0x3f, r0	; 63
    4f72:	cd bf       	out	0x3d, r28	; 61
    4f74:	cf 91       	pop	r28
    4f76:	df 91       	pop	r29
    4f78:	08 95       	ret

00004f7a <USART_EnableRx>:

void USART_EnableRx() // enable rx during runtime
{
    4f7a:	df 93       	push	r29
    4f7c:	cf 93       	push	r28
    4f7e:	cd b7       	in	r28, 0x3d	; 61
    4f80:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,RXEN);
    4f82:	aa e2       	ldi	r26, 0x2A	; 42
    4f84:	b0 e0       	ldi	r27, 0x00	; 0
    4f86:	ea e2       	ldi	r30, 0x2A	; 42
    4f88:	f0 e0       	ldi	r31, 0x00	; 0
    4f8a:	80 81       	ld	r24, Z
    4f8c:	80 61       	ori	r24, 0x10	; 16
    4f8e:	8c 93       	st	X, r24

}
    4f90:	cf 91       	pop	r28
    4f92:	df 91       	pop	r29
    4f94:	08 95       	ret

00004f96 <USART_DisableRx>:

void USART_DisableRx() // disable rx during runtime
{
    4f96:	df 93       	push	r29
    4f98:	cf 93       	push	r28
    4f9a:	cd b7       	in	r28, 0x3d	; 61
    4f9c:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,RXEN);
    4f9e:	aa e2       	ldi	r26, 0x2A	; 42
    4fa0:	b0 e0       	ldi	r27, 0x00	; 0
    4fa2:	ea e2       	ldi	r30, 0x2A	; 42
    4fa4:	f0 e0       	ldi	r31, 0x00	; 0
    4fa6:	80 81       	ld	r24, Z
    4fa8:	8f 7e       	andi	r24, 0xEF	; 239
    4faa:	8c 93       	st	X, r24

}
    4fac:	cf 91       	pop	r28
    4fae:	df 91       	pop	r29
    4fb0:	08 95       	ret

00004fb2 <USART_EnableTx>:

void USART_EnableTx() // enable tx during runtime
{
    4fb2:	df 93       	push	r29
    4fb4:	cf 93       	push	r28
    4fb6:	cd b7       	in	r28, 0x3d	; 61
    4fb8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,TXEN);
    4fba:	aa e2       	ldi	r26, 0x2A	; 42
    4fbc:	b0 e0       	ldi	r27, 0x00	; 0
    4fbe:	ea e2       	ldi	r30, 0x2A	; 42
    4fc0:	f0 e0       	ldi	r31, 0x00	; 0
    4fc2:	80 81       	ld	r24, Z
    4fc4:	88 60       	ori	r24, 0x08	; 8
    4fc6:	8c 93       	st	X, r24

}
    4fc8:	cf 91       	pop	r28
    4fca:	df 91       	pop	r29
    4fcc:	08 95       	ret

00004fce <USART_DisableTx>:

void USART_DisableTx() // disable tx during runtime
{
    4fce:	df 93       	push	r29
    4fd0:	cf 93       	push	r28
    4fd2:	cd b7       	in	r28, 0x3d	; 61
    4fd4:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,TXEN);
    4fd6:	aa e2       	ldi	r26, 0x2A	; 42
    4fd8:	b0 e0       	ldi	r27, 0x00	; 0
    4fda:	ea e2       	ldi	r30, 0x2A	; 42
    4fdc:	f0 e0       	ldi	r31, 0x00	; 0
    4fde:	80 81       	ld	r24, Z
    4fe0:	87 7f       	andi	r24, 0xF7	; 247
    4fe2:	8c 93       	st	X, r24

}
    4fe4:	cf 91       	pop	r28
    4fe6:	df 91       	pop	r29
    4fe8:	08 95       	ret

00004fea <__udivmodhi4>:
    4fea:	aa 1b       	sub	r26, r26
    4fec:	bb 1b       	sub	r27, r27
    4fee:	51 e1       	ldi	r21, 0x11	; 17
    4ff0:	07 c0       	rjmp	.+14     	; 0x5000 <__udivmodhi4_ep>

00004ff2 <__udivmodhi4_loop>:
    4ff2:	aa 1f       	adc	r26, r26
    4ff4:	bb 1f       	adc	r27, r27
    4ff6:	a6 17       	cp	r26, r22
    4ff8:	b7 07       	cpc	r27, r23
    4ffa:	10 f0       	brcs	.+4      	; 0x5000 <__udivmodhi4_ep>
    4ffc:	a6 1b       	sub	r26, r22
    4ffe:	b7 0b       	sbc	r27, r23

00005000 <__udivmodhi4_ep>:
    5000:	88 1f       	adc	r24, r24
    5002:	99 1f       	adc	r25, r25
    5004:	5a 95       	dec	r21
    5006:	a9 f7       	brne	.-22     	; 0x4ff2 <__udivmodhi4_loop>
    5008:	80 95       	com	r24
    500a:	90 95       	com	r25
    500c:	bc 01       	movw	r22, r24
    500e:	cd 01       	movw	r24, r26
    5010:	08 95       	ret

00005012 <__divmodhi4>:
    5012:	97 fb       	bst	r25, 7
    5014:	09 2e       	mov	r0, r25
    5016:	07 26       	eor	r0, r23
    5018:	0a d0       	rcall	.+20     	; 0x502e <__divmodhi4_neg1>
    501a:	77 fd       	sbrc	r23, 7
    501c:	04 d0       	rcall	.+8      	; 0x5026 <__divmodhi4_neg2>
    501e:	e5 df       	rcall	.-54     	; 0x4fea <__udivmodhi4>
    5020:	06 d0       	rcall	.+12     	; 0x502e <__divmodhi4_neg1>
    5022:	00 20       	and	r0, r0
    5024:	1a f4       	brpl	.+6      	; 0x502c <__divmodhi4_exit>

00005026 <__divmodhi4_neg2>:
    5026:	70 95       	com	r23
    5028:	61 95       	neg	r22
    502a:	7f 4f       	sbci	r23, 0xFF	; 255

0000502c <__divmodhi4_exit>:
    502c:	08 95       	ret

0000502e <__divmodhi4_neg1>:
    502e:	f6 f7       	brtc	.-4      	; 0x502c <__divmodhi4_exit>
    5030:	90 95       	com	r25
    5032:	81 95       	neg	r24
    5034:	9f 4f       	sbci	r25, 0xFF	; 255
    5036:	08 95       	ret

00005038 <__prologue_saves__>:
    5038:	2f 92       	push	r2
    503a:	3f 92       	push	r3
    503c:	4f 92       	push	r4
    503e:	5f 92       	push	r5
    5040:	6f 92       	push	r6
    5042:	7f 92       	push	r7
    5044:	8f 92       	push	r8
    5046:	9f 92       	push	r9
    5048:	af 92       	push	r10
    504a:	bf 92       	push	r11
    504c:	cf 92       	push	r12
    504e:	df 92       	push	r13
    5050:	ef 92       	push	r14
    5052:	ff 92       	push	r15
    5054:	0f 93       	push	r16
    5056:	1f 93       	push	r17
    5058:	cf 93       	push	r28
    505a:	df 93       	push	r29
    505c:	cd b7       	in	r28, 0x3d	; 61
    505e:	de b7       	in	r29, 0x3e	; 62
    5060:	ca 1b       	sub	r28, r26
    5062:	db 0b       	sbc	r29, r27
    5064:	0f b6       	in	r0, 0x3f	; 63
    5066:	f8 94       	cli
    5068:	de bf       	out	0x3e, r29	; 62
    506a:	0f be       	out	0x3f, r0	; 63
    506c:	cd bf       	out	0x3d, r28	; 61
    506e:	09 94       	ijmp

00005070 <__epilogue_restores__>:
    5070:	2a 88       	ldd	r2, Y+18	; 0x12
    5072:	39 88       	ldd	r3, Y+17	; 0x11
    5074:	48 88       	ldd	r4, Y+16	; 0x10
    5076:	5f 84       	ldd	r5, Y+15	; 0x0f
    5078:	6e 84       	ldd	r6, Y+14	; 0x0e
    507a:	7d 84       	ldd	r7, Y+13	; 0x0d
    507c:	8c 84       	ldd	r8, Y+12	; 0x0c
    507e:	9b 84       	ldd	r9, Y+11	; 0x0b
    5080:	aa 84       	ldd	r10, Y+10	; 0x0a
    5082:	b9 84       	ldd	r11, Y+9	; 0x09
    5084:	c8 84       	ldd	r12, Y+8	; 0x08
    5086:	df 80       	ldd	r13, Y+7	; 0x07
    5088:	ee 80       	ldd	r14, Y+6	; 0x06
    508a:	fd 80       	ldd	r15, Y+5	; 0x05
    508c:	0c 81       	ldd	r16, Y+4	; 0x04
    508e:	1b 81       	ldd	r17, Y+3	; 0x03
    5090:	aa 81       	ldd	r26, Y+2	; 0x02
    5092:	b9 81       	ldd	r27, Y+1	; 0x01
    5094:	ce 0f       	add	r28, r30
    5096:	d1 1d       	adc	r29, r1
    5098:	0f b6       	in	r0, 0x3f	; 63
    509a:	f8 94       	cli
    509c:	de bf       	out	0x3e, r29	; 62
    509e:	0f be       	out	0x3f, r0	; 63
    50a0:	cd bf       	out	0x3d, r28	; 61
    50a2:	ed 01       	movw	r28, r26
    50a4:	08 95       	ret

000050a6 <_exit>:
    50a6:	f8 94       	cli

000050a8 <__stop_program>:
    50a8:	ff cf       	rjmp	.-2      	; 0x50a8 <__stop_program>
