  always @(posedge clk) rd_merge_data_r <= #TCQ rd_merge_data;