module SRQC_FPGA(clk,a,b,c,d,dout);
	input clk;
	input a,b,c,d;
	
	output reg dout;
	
	always @ (posedge clk)
		begin
			dout<=a&b&c&d;
		end

endmodule
