<stg><name>Accelerator_MAT_Multiply2_Loop_Col_proc</name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="48">
<condition id="69">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="3">
<condition id="115">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="5">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="6">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="6" to="7">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="7" to="8">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="8" to="9">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="9" to="10">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="13">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="13" to="14">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="14" to="15">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="15" to="16">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="16" to="17">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="17" to="18">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="18" to="19">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="19" to="20">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="20" to="21">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="21" to="22">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="22" to="23">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="23" to="24">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="24" to="25">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="25" to="26">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="26" to="27">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="27" to="28">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="28" to="29">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="29" to="30">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="30" to="31">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="31" to="32">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="32" to="33">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="33" to="34">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="34" to="35">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="35" to="36">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="36" to="37">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="37" to="38">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="38" to="39">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="39" to="40">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="40" to="41">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="41" to="42">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="42" to="43">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="43" to="44">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="44" to="45">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="45" to="46">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="46" to="47">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="47" to="2">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:0  %A_cached_row_addr = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A_cached_row_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:1  %A_cached_row_addr_1 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A_cached_row_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:2  %A_cached_row_addr_2 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A_cached_row_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:3  %A_cached_row_addr_3 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A_cached_row_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:4  %A_cached_row_addr_4 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A_cached_row_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:5  %A_cached_row_addr_5 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A_cached_row_addr_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:6  %A_cached_row_addr_6 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A_cached_row_addr_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:7  %A_cached_row_addr_7 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A_cached_row_addr_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i4 [ %j_1, %0 ], [ 0, %newFuncRoot ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i4 %j, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %j_1 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond1, label %.exitStub, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_s = zext i4 %j to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="3">
<![CDATA[
:5  %A_cached_row_load = load float* %A_cached_row_addr, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_0_addr = getelementptr [8 x float]* %B_0, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="3">
<![CDATA[
:7  %B_0_load = load float* %B_0_addr, align 4

]]></node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="3">
<![CDATA[
:10  %A_cached_row_load_1 = load float* %A_cached_row_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_1_addr = getelementptr [8 x float]* %B_1, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="3">
<![CDATA[
:12  %B_1_load = load float* %B_1_addr, align 4

]]></node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="3">
<![CDATA[
:5  %A_cached_row_load = load float* %A_cached_row_addr, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="3">
<![CDATA[
:7  %B_0_load = load float* %B_0_addr, align 4

]]></node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %A_cached_row_load, %B_0_load

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="3">
<![CDATA[
:10  %A_cached_row_load_1 = load float* %A_cached_row_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="3">
<![CDATA[
:12  %B_1_load = load float* %B_1_addr, align 4

]]></node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_1 = fmul float %A_cached_row_load_1, %B_1_load

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="3">
<![CDATA[
:15  %A_cached_row_load_2 = load float* %A_cached_row_addr_2, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_load_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_2_addr = getelementptr [8 x float]* %B_2, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="3">
<![CDATA[
:17  %B_2_load = load float* %B_2_addr, align 4

]]></node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="3">
<![CDATA[
:20  %A_cached_row_load_3 = load float* %A_cached_row_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %B_3_addr = getelementptr [8 x float]* %B_3, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="3">
<![CDATA[
:22  %B_3_load = load float* %B_3_addr, align 4

]]></node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %A_cached_row_load, %B_0_load

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_1 = fmul float %A_cached_row_load_1, %B_1_load

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="3">
<![CDATA[
:15  %A_cached_row_load_2 = load float* %A_cached_row_addr_2, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_load_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="3">
<![CDATA[
:17  %B_2_load = load float* %B_2_addr, align 4

]]></node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_2 = fmul float %A_cached_row_load_2, %B_2_load

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="3">
<![CDATA[
:20  %A_cached_row_load_3 = load float* %A_cached_row_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="3">
<![CDATA[
:22  %B_3_load = load float* %B_3_addr, align 4

]]></node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_4_3 = fmul float %A_cached_row_load_3, %B_3_load

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="3">
<![CDATA[
:25  %A_cached_row_load_4 = load float* %A_cached_row_addr_4, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_load_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %B_4_addr = getelementptr [8 x float]* %B_4, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_4_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="3">
<![CDATA[
:27  %B_4_load = load float* %B_4_addr, align 4

]]></node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="3">
<![CDATA[
:30  %A_cached_row_load_5 = load float* %A_cached_row_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_5"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %B_5_addr = getelementptr [8 x float]* %B_5, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_5_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="3">
<![CDATA[
:32  %B_5_load = load float* %B_5_addr, align 4

]]></node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %A_cached_row_load, %B_0_load

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_1 = fmul float %A_cached_row_load_1, %B_1_load

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_2 = fmul float %A_cached_row_load_2, %B_2_load

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_4_3 = fmul float %A_cached_row_load_3, %B_3_load

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="3">
<![CDATA[
:25  %A_cached_row_load_4 = load float* %A_cached_row_addr_4, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_load_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="3">
<![CDATA[
:27  %B_4_load = load float* %B_4_addr, align 4

]]></node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_4_4 = fmul float %A_cached_row_load_4, %B_4_load

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="3">
<![CDATA[
:30  %A_cached_row_load_5 = load float* %A_cached_row_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="3">
<![CDATA[
:32  %B_5_load = load float* %B_5_addr, align 4

]]></node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_4_5 = fmul float %A_cached_row_load_5, %B_5_load

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="3">
<![CDATA[
:35  %A_cached_row_load_6 = load float* %A_cached_row_addr_6, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_load_6"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %B_6_addr = getelementptr [8 x float]* %B_6, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_6_addr"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="3">
<![CDATA[
:37  %B_6_load = load float* %B_6_addr, align 4

]]></node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="3">
<![CDATA[
:40  %A_cached_row_load_7 = load float* %A_cached_row_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_7"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %B_7_addr = getelementptr [8 x float]* %B_7, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="B_7_addr"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="3">
<![CDATA[
:42  %B_7_load = load float* %B_7_addr, align 4

]]></node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %A_cached_row_load, %B_0_load

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_1 = fmul float %A_cached_row_load_1, %B_1_load

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_2 = fmul float %A_cached_row_load_2, %B_2_load

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_4_3 = fmul float %A_cached_row_load_3, %B_3_load

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_4_4 = fmul float %A_cached_row_load_4, %B_4_load

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_4_5 = fmul float %A_cached_row_load_5, %B_5_load

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="3">
<![CDATA[
:35  %A_cached_row_load_6 = load float* %A_cached_row_addr_6, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_load_6"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="3">
<![CDATA[
:37  %B_6_load = load float* %B_6_addr, align 4

]]></node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_6 = fmul float %A_cached_row_load_6, %B_6_load

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="3">
<![CDATA[
:40  %A_cached_row_load_7 = load float* %A_cached_row_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_load_7"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="3">
<![CDATA[
:42  %B_7_load = load float* %B_7_addr, align 4

]]></node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_4_7 = fmul float %A_cached_row_load_7, %B_7_load

]]></node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_2 = fadd float %tmp_4, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_2 = fmul float %A_cached_row_load_2, %B_2_load

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_4_3 = fmul float %A_cached_row_load_3, %B_3_load

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_4_4 = fmul float %A_cached_row_load_4, %B_4_load

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_4_5 = fmul float %A_cached_row_load_5, %B_5_load

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_6 = fmul float %A_cached_row_load_6, %B_6_load

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_4_7 = fmul float %A_cached_row_load_7, %B_7_load

]]></node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_2 = fadd float %tmp_4, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_4_4 = fmul float %A_cached_row_load_4, %B_4_load

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_4_5 = fmul float %A_cached_row_load_5, %B_5_load

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_6 = fmul float %A_cached_row_load_6, %B_6_load

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_4_7 = fmul float %A_cached_row_load_7, %B_7_load

]]></node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="135" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_2 = fadd float %tmp_4, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_6 = fmul float %A_cached_row_load_6, %B_6_load

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_4_7 = fmul float %A_cached_row_load_7, %B_7_load

]]></node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_2 = fadd float %tmp_4, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_2 = fadd float %tmp_4, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %temp_2_1 = fadd float %temp_2, %tmp_4_1

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %temp_2_1 = fadd float %temp_2, %tmp_4_1

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="142" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %temp_2_1 = fadd float %temp_2, %tmp_4_1

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="143" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %temp_2_1 = fadd float %temp_2, %tmp_4_1

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="144" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %temp_2_1 = fadd float %temp_2, %tmp_4_1

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="145" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="147" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="148" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="149" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_2 = fadd float %temp_2_1, %tmp_4_2

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="150" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="151" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="152" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="153" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="154" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_2_3 = fadd float %temp_2_2, %tmp_4_3

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="155" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="156" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="157" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="158" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="159" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %temp_2_4 = fadd float %temp_2_3, %tmp_4_4

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="160" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="161" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="162" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="163" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="164" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %temp_2_5 = fadd float %temp_2_4, %tmp_4_5

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="165" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="166" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="167" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="168" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="169" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %temp_2_6 = fadd float %temp_2_5, %tmp_4_6

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="170" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="171" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="172" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="173" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="174" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %temp_2_7 = fadd float %temp_2_6, %tmp_4_7

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="175" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="176" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="178" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:45  %p_addr = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 4, i4 %j)

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="180" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="32">
<![CDATA[
:46  %tmp = zext i32 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="181" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %C_addr = getelementptr [64 x float]* %C, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="182" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:48  store float %temp_2_7, float* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:49  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="184" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="185" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
