$date
	Tue Jun 23 14:12:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MealyPatternTestbench $end
$var wire 2 ! out [1:0] $end
$var reg 4 " c [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ currInp $end
$var reg 10 % inp [9:0] $end
$scope module machine $end
$var wire 1 # clock $end
$var wire 1 $ i $end
$var wire 2 & o [1:0] $end
$var reg 1 ' ff1 $end
$var reg 1 ( ff2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
bx &
b1001100111 %
1$
0#
b0 "
bx !
$end
#5
bx0 !
bx0 &
1'
1#
#10
0#
#15
b10 !
b10 &
1(
1#
#20
0#
#25
1#
#30
b0 !
b0 &
0#
0$
#35
0'
1#
#40
0#
#45
0(
1#
#50
b1 !
b1 &
0#
1$
#55
b0 !
b0 &
1'
1#
#60
0#
#65
b10 !
b10 &
1(
1#
#70
b0 !
b0 &
0#
0$
#75
0'
1#
#80
0#
#85
0(
1#
#90
b1 !
b1 &
0#
1$
#95
b0 !
b0 &
1'
1#
#100
0#
