<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog HDL Course</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    <script>
        function showContent(content) {
            const contentData = {
                "Fundamentals of Verilog HDL": "This section introduces the fundamentals of Verilog HDL, including its history, purpose, and syntax.",
                "Introduction to Verilog": "Verilog is a hardware description language (HDL) used to model electronic systems. It enables designers to describe hardware behavior and structure in textual form.",
                "Simulation & Synthesis": "Simulation allows testing of Verilog code before hardware implementation, while synthesis converts HDL code into gate-level hardware design.",
                "Basic Digital Design Projects": "This section covers hands-on digital design projects such as simple adders, multiplexers, and counters.",
                "Intermediate Verilog Design": "Intermediate concepts include designing combinational and sequential circuits, finite state machines, and memory elements.",
                "Combinational Circuits": "Combinational circuits include logic gates, multiplexers, demultiplexers, encoders, and decoders.",
                "Sequential Circuits": "Sequential circuits include flip-flops, registers, and counters, which store state information.",
                "FSM Design & Implementation": "Finite State Machines (FSMs) are used in digital design for control logic. This section covers Mealy and Moore FSM implementations.",
                "Memory Design": "Memory design includes RAM, ROM, and FIFO implementations using Verilog HDL.",
                "Intermediate Design Projects": "More complex projects such as ALUs, shift registers, and UART communication systems are covered in this section.",
                "Advanced Verilog Design & FPGA Implementation": "This section focuses on FPGA-based development, high-level Verilog coding techniques, and verification.",
                "FPGA Development & Implementation": "This covers FPGA architecture, synthesis tools, and implementation flow.",
                "High-Level Verilog Coding Techniques": "Best practices for optimizing Verilog code, including parameterization and modular design.",
                "Hardware Verification & Testbenches": "Verification methodologies, testbenches, and assertions for hardware validation.",
                "Advanced FPGA Projects": "Projects include CPU design, image processing, and high-speed data interfaces.",
                "ASIC Design & Verification": "Covers ASIC design flow, differences between FPGA and ASIC, and advanced verification techniques.",
                "ASIC Design Flow": "Steps in ASIC development, from RTL design to tape-out.",
                "FPGA vs. ASIC Implementation": "Comparison of FPGA and ASIC in terms of cost, performance, and flexibility.",
                "Advanced Verification Techniques": "UVM, constrained random verification, and functional coverage.",
                "Industry-Oriented Projects": "Real-world projects to bridge the gap between academics and industry.",
                "Capstone Projects & Industry Readiness": "Large-scale projects, industry standards, and tool certifications.",
                "Large-Scale Verilog Design Projects": "Designing complex digital systems such as processors and communication systems.",
                "Industry Standards & Best Practices": "IEEE Verilog standards, best practices for coding and documentation.",
                "Tools & Certifications": "Popular tools like ModelSim, Vivado, Quartus, and industry certifications."
            };
            document.getElementById('content-area').innerHTML = `<h2>${content}</h2><p>${contentData[content] || 'Content not available.'}</p>`;
        }
    </script>
</head>
<body>
    <div class="container mt-4">
        <h1 class="mb-4">Verilog HDL Course</h1>
        <div class="list-group">
            <a href="#" class="list-group-item list-group-item-action" onclick="showContent('Fundamentals of Verilog HDL')">1. Fundamentals of Verilog HDL</a>
            <div class="ms-3">
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('Introduction to Verilog')">1.1 Introduction to Verilog</a>
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('Simulation & Synthesis')">1.2 Simulation & Synthesis</a>
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('Basic Digital Design Projects')">1.3 Basic Digital Design Projects</a>
            </div>
            <a href="#" class="list-group-item list-group-item-action" onclick="showContent('Intermediate Verilog Design')">2. Intermediate Verilog Design</a>
            <div class="ms-3">
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('Combinational Circuits')">2.1 Combinational Circuits</a>
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('Sequential Circuits')">2.2 Sequential Circuits</a>
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('FSM Design & Implementation')">2.3 FSM Design & Implementation</a>
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('Memory Design')">2.4 Memory Design</a>
                <a href="#" class="list-group-item list-group-item-action text-primary" onclick="showContent('Intermediate Design Projects')">2.5 Intermediate Design Projects</a>
            </div>
        </div>
        <div id="content-area" class="mt-4 p-3 border"></div>
    </div>
</body>
</html>
