{"index": 29, "svad": "This property verifies that during a Wishbone burst operation, the address field o_wb_adr[3:2] increments correctly when an acknowledgment is received.\n\nThe property triggers when:\n- The current state is WB_BURST1 (wishbone_st == WB_BURST1)\n- A Wishbone acknowledgment is active (i_wb_ack == 1)\n- The current address field o_wb_adr[3:2] is less than 1\n\nWhen these conditions occur, the property requires that on the next clock cycle (##1), the address field o_wb_adr[3:2] must equal the previous value ($past(o_wb_adr[3:2])) plus 1 (1'd1).\n\nThe verification occurs on every positive edge of clock signal i_clk, and the assertion fails if the address increment does not occur as specified.", "reference_sva": "property p_o_wb_adr_increment;\n    @(posedge i_clk)\n        (wishbone_st == WB_BURST1 && i_wb_ack == 1 && o_wb_adr[3:2] < 1) |-> ##1 o_wb_adr[3:2] == $past(o_wb_adr[3:2]) + 1'd1;\nendproperty\nassert_p_o_wb_adr_increment: assert property (p_o_wb_adr_increment) else $error(\"Assertion failed: o_wb_adr[3:2] did not increment correctly after wishbone_st == WB_BURST1 and i_wb_ack == 1\");", "generated_sva": "property wishbone_burst_addr_incr_p;\n    @(posedge i_clk) disable iff (i_rst)\n    (wishbone_st == WB_BURST1 && i_wb_ack == 1 && o_wb_adr[3:2] < 1) |-> ##1 (o_wb_adr[3:2] == $past(o_wb_adr[3:2]) + 1'd1);\nendproperty\n\nassert property (wishbone_burst_addr_incr_p);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_o_wb_adr_increment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `WB_BURST1`, `d1`, `i_wb_ack`, `o_wb_adr`, `wishbone_st`\n\n* **Clocks & Resets:**\n    * Primary Clock: `i_clk` (posedge)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(wishbone_st == WB_BURST1 && i_wb_ack == 1 && o_wb_adr[3:2] < 1)`\n    * Response condition: `##1 o_wb_adr[3:2] == $past(o_wb_adr[3:2]) + 1'd1`\n\n* **Edge/Change Detection & Built-in Functions:**\n    * `$past(o_wb_adr[3:2])`: Reference to signal value from previous cycles\n\n* **Past Values:**\n    * Reference to previous value of `o_wb_adr[3:2]`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(wishbone_st == WB_BURST1 && i_wb_ack == 1 && o_wb_adr[3:2] < 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 o_wb_adr[3:2] == $past(o_wb_adr[3:2]) + 1'd1`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * None specified - property always active\n\n* **Assertion Structure:**\n    * `@(posedge i_clk) (wishbone_st == WB_BURST1 && i_wb_ack == 1 && o_wb_adr[3:2] < 1) |-> ##1 o_wb_adr[3:2] == $past(o_wb_adr[3:2]) + 1'd1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_o_wb_adr_increment;\n    @(posedge i_clk)\n        (wishbone_st == WB_BURST1 && i_wb_ack == 1 && o_wb_adr[3:2] < 1) |-> ##1 o_wb_adr[3:2] == $past(o_wb_adr[3:2]) + 1'd1;\nendproperty\nassert_p_o_wb_adr_increment: assert property (p_o_wb_adr_increment) else $error(\"Assertion failed: o_wb_adr[3:2] did not increment correctly after wishbone_st == WB_BURST1 and i_wb_ack == 1\");\n```\n\n**Summary:**\nProperty `p_o_wb_adr_increment` uses overlapping implication synchronized to `i_clk` using built-in functions: $past.", "error_message": null, "generation_time": 3.5513665676116943, "verification_time": 0.015738964080810547, "from_cache": false}