INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hong/Desktop/TEST/my_vivado_test/my_vivado_test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hong/Desktop/TEST/my_vivado_test/my_vivado_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
