/* Generated by Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

/* hdlname = "\\raiz_16" */
/* top =  1  */
/* src = "raiz_16.v:1.1-79.10" */
module raiz_16(clk, rst, init, in_RR, out_Q, out_R, out_DONE);
  /* hdlname = "acc N" */
  /* src = "raiz_16.v:59.7-64.4|acc.v:11.14-11.15" */
  wire [15:0] \acc.N ;
  /* force_downto = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [14:0] \acc.N_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" */
  /* unused_bits = "1 3 5 7 9 11 13 14 15" */
  wire [15:0] \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT ;
  /* force_downto = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" */
  /* unused_bits = "1 3 5 7 9 11 13 14 15" */
  wire [15:0] \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 ;
  /* force_downto = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5 7 9 11 13 15" */
  wire [15:0] \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  /* hdlname = "acc add" */
  /* src = "raiz_16.v:59.7-64.4|acc.v:9.9-9.12" */
  wire \acc.add ;
  wire \acc.add_TRELLIS_FF_Q_DI ;
  /* hdlname = "acc clk" */
  /* src = "raiz_16.v:59.7-64.4|acc.v:8.9-8.12" */
  wire \acc.clk ;
  /* hdlname = "acc rst" */
  /* src = "raiz_16.v:59.7-64.4|acc.v:7.9-7.12" */
  wire \acc.rst ;
  /* hdlname = "aux clk" */
  /* src = "raiz_16.v:36.7-41.4|aux.v:8.9-8.12" */
  wire \aux.clk ;
  /* hdlname = "aux in_R" */
  /* src = "raiz_16.v:36.7-41.4|aux.v:10.16-10.20" */
  wire [15:0] \aux.in_R ;
  /* hdlname = "aux load" */
  /* src = "raiz_16.v:36.7-41.4|aux.v:9.9-9.13" */
  wire \aux.load ;
  wire \aux.load_TRELLIS_FF_Q_DI ;
  /* hdlname = "aux out_AUX" */
  /* src = "raiz_16.v:36.7-41.4|aux.v:11.21-11.28" */
  wire [15:0] \aux.out_AUX ;
  /* src = "raiz_16.v:11.9-11.12" */
  input clk;
  wire clk;
  /* hdlname = "comp in_AUX" */
  /* src = "raiz_16.v:43.8-47.4|comp.v:7.16-7.22" */
  wire [15:0] \comp.in_AUX ;
  /* hdlname = "comp in_Q" */
  /* src = "raiz_16.v:43.8-47.4|comp.v:8.16-8.20" */
  wire [15:0] \comp.in_Q ;
  /* hdlname = "comp out_comp_Q" */
  /* src = "raiz_16.v:43.8-47.4|comp.v:9.21-9.31" */
  wire [15:0] \comp.out_comp_Q ;
  /* hdlname = "control_raiz clk" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:14.9-14.12" */
  wire \control_raiz.clk ;
  /* hdlname = "control_raiz in_Q" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:17.16-17.20" */
  wire [15:0] \control_raiz.in_Q ;
  /* hdlname = "control_raiz in_init" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:16.9-16.16" */
  wire \control_raiz.in_init ;
  /* hdlname = "control_raiz out_DONE" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:24.14-24.22" */
  wire \control_raiz.out_DONE ;
  /* hdlname = "control_raiz out_S1" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:19.14-19.20" */
  wire \control_raiz.out_S1 ;
  /* hdlname = "control_raiz out_S2" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:20.14-20.20" */
  wire \control_raiz.out_S2 ;
  wire \control_raiz.out_S2_LUT4_D_Z ;
  wire \control_raiz.out_S2_TRELLIS_FF_Q_DI ;
  /* hdlname = "control_raiz out_S3" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:21.14-21.20" */
  wire \control_raiz.out_S3 ;
  /* hdlname = "control_raiz out_S4" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:22.14-22.20" */
  wire \control_raiz.out_S4 ;
  wire \control_raiz.out_S4_TRELLIS_FF_Q_DI ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "control_raiz rst" */
  /* src = "raiz_16.v:65.16-77.4|control_raiz.v:15.9-15.12" */
  wire \control_raiz.rst ;
  /* onehot = 32'd1 */
  wire [6:0] \control_raiz.state ;
  wire \control_raiz.state_TRELLIS_FF_Q_1_DI ;
  /* src = "raiz_16.v:13.16-13.21" */
  input [15:0] in_RR;
  wire [15:0] in_RR;
  /* src = "raiz_16.v:12.9-12.13" */
  input init;
  wire init;
  /* hdlname = "lsrQA add" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:13.9-13.12" */
  wire \lsrQA.add ;
  /* hdlname = "lsrQA clk" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:10.9-10.12" */
  wire \lsrQA.clk ;
  /* hdlname = "lsrQA in_Q" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:14.16-14.20" */
  wire [15:0] \lsrQA.in_Q ;
  /* force_downto = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "2 4 6 8 10 12 14 15" */
  wire [15:0] \lsrQA.in_Q_CCU2C_S0_4_COUT ;
  /* force_downto = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:30.22-30.23" */
  wire [15:0] \lsrQA.in_Q_CCU2C_S0_A0 ;
  /* force_downto = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5 7 9 11 13 15" */
  wire [15:0] \lsrQA.in_Q_CCU2C_S0_COUT ;
  /* hdlname = "lsrQA in_RR" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:15.16-15.21" */
  wire [15:0] \lsrQA.in_RR ;
  /* hdlname = "lsrQA load" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:11.9-11.13" */
  wire \lsrQA.load ;
  /* hdlname = "lsrQA out_Q" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:16.21-16.26" */
  wire [15:0] \lsrQA.out_Q ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_10_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_11_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_12_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_13_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_14_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_15_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_1_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_2_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_3_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_4_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_5_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_6_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_7_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_8_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_9_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.out_Q_TRELLIS_FF_Q_DI ;
  /* hdlname = "lsrQA reg_A" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:17.14-17.19" */
  wire [15:0] \lsrQA.reg_A ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_10_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_11_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_12_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_13_DI ;
  wire \lsrQA.reg_A_TRELLIS_FF_Q_15_LSR ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_1_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_2_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_3_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_4_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_5_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_6_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_7_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_8_DI ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_9_DI ;
  wire \lsrQA.reg_A_TRELLIS_FF_Q_CE ;
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6" */
  wire \lsrQA.reg_A_TRELLIS_FF_Q_DI ;
  /* hdlname = "lsrQA shift" */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:12.9-12.14" */
  wire \lsrQA.shift ;
  /* hdlname = "lsrR clk" */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:8.9-8.12" */
  wire \lsrR.clk ;
  /* hdlname = "lsrR lsb" */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:11.9-11.12" */
  wire \lsrR.lsb ;
  /* hdlname = "lsrR out_R" */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:12.21-12.26" */
  wire [15:0] \lsrR.out_R ;
  wire \lsrR.out_R_TRELLIS_FF_Q_15_LSR ;
  /* hdlname = "lsrR rst" */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:9.9-9.12" */
  wire \lsrR.rst ;
  /* hdlname = "lsrR shift" */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:10.9-10.14" */
  wire \lsrR.shift ;
  /* src = "raiz_16.v:17.10-17.18" */
  output out_DONE;
  wire out_DONE;
  wire out_DONE_TRELLIS_FF_Q_DI;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0;
  /* src = "raiz_16.v:16.17-16.22" */
  output [15:0] out_Q;
  wire [15:0] out_Q;
  /* src = "raiz_16.v:15.17-15.22" */
  output [15:0] out_R;
  wire [15:0] out_R;
  /* src = "raiz_16.v:10.9-10.12" */
  input rst;
  wire rst;
  /* src = "raiz_16.v:26.15-26.20" */
  wire [15:0] w_AUX;
  /* src = "raiz_16.v:25.15-25.18" */
  wire [15:0] w_Q;
  /* src = "raiz_16.v:19.8-19.12" */
  wire w_S1;
  /* src = "raiz_16.v:20.8-20.12" */
  wire w_S2;
  /* src = "raiz_16.v:21.8-21.12" */
  wire w_S3;
  /* src = "raiz_16.v:22.8-22.12" */
  wire w_S4;
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [14]),
    .LSR(rst),
    .Q(\acc.N [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_1  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [13]),
    .LSR(rst),
    .Q(\acc.N [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_10  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [4]),
    .LSR(rst),
    .Q(\acc.N [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:82.168-82.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_11  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [3]),
    .LSR(rst),
    .Q(\acc.N [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_12  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [2]),
    .LSR(rst),
    .Q(\acc.N [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_13  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [1]),
    .LSR(rst),
    .Q(\acc.N [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_14  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [0]),
    .LSR(rst),
    .Q(\acc.N [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_2  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [12]),
    .LSR(rst),
    .Q(\acc.N [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_3  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [11]),
    .LSR(rst),
    .Q(\acc.N [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_4  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [10]),
    .LSR(rst),
    .Q(\acc.N [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_5  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [9]),
    .LSR(rst),
    .Q(\acc.N [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_6  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [8]),
    .LSR(rst),
    .Q(\acc.N [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_7  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [7]),
    .LSR(rst),
    .Q(\acc.N [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_8  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [6]),
    .LSR(rst),
    .Q(\acc.N [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_9  (
    .CE(\acc.add ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [5]),
    .LSR(rst),
    .Q(\acc.N [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\acc.N [9]),
    .A1(\acc.N [10]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [8]),
    .S1(\acc.N_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\acc.N [7]),
    .A1(\acc.N [8]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [6]),
    .S1(\acc.N_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\acc.N [5]),
    .A1(\acc.N [6]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [4]),
    .S1(\acc.N_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(\acc.N [3]),
    .A1(\acc.N [4]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [2]),
    .S1(\acc.N_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(\acc.N [15]),
    .A1(1'h0),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [14]),
    .S1(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(\acc.N [13]),
    .A1(\acc.N [14]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [12]),
    .S1(\acc.N_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(\acc.N [11]),
    .A1(\acc.N [12]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [10]),
    .S1(\acc.N_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:59.7-64.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(\acc.N [1]),
    .A1(\acc.N [2]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\acc.N_TRELLIS_FF_Q_DI [0]),
    .S1(\acc.N_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \acc.add_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(rst),
    .D(\acc.add ),
    .Z(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \acc.add_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\acc.add_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\acc.add )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00f8)
  ) \acc.add_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\control_raiz.state [2]),
    .B(\control_raiz.in_Q [15]),
    .C(\control_raiz.out_S2 ),
    .D(rst),
    .Z(\acc.add_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.load_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\aux.load_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\aux.load )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [15]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [14]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_10  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [5]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_11  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [4]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_12  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [3]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_13  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [2]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_14  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [1]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [13]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [12]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_4  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [11]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_5  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [10]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_6  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [9]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_7  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [8]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_8  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [7]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \aux.out_AUX_LUT4_D_9  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\aux.out_AUX [6]),
    .Z(\lsrQA.in_Q_CCU2C_S0_A0 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [14]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_1  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [13]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_10  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [4]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_11  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [3]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_12  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [2]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_13  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [1]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_14  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [0]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_2  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [12]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_3  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [11]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_4  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [10]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_5  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [9]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_6  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [8]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_7  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [7]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_8  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [6]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:36.7-41.4|aux.v:13.3-18.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \aux.out_AUX_TRELLIS_FF_Q_9  (
    .CE(\aux.load ),
    .CLK(clk),
    .DI(\lsrR.out_R [5]),
    .LSR(1'h0),
    .Q(\aux.out_AUX [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \control_raiz.out_S2_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\aux.load ),
    .D(\control_raiz.out_S2 ),
    .Z(\control_raiz.out_S2_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_raiz.out_S2_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\control_raiz.out_S2_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\control_raiz.out_S2 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \control_raiz.out_S2_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(rst),
    .C(\control_raiz.in_Q [15]),
    .D(\control_raiz.state [2]),
    .Z(\control_raiz.out_S2_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_raiz.out_S4_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\control_raiz.out_S4_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\control_raiz.out_S4 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[4]),
    .Z(\control_raiz.out_S4_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[0]),
    .B(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[1]),
    .C(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[2]),
    .D(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[3]),
    .Z(\control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_raiz.out_S4_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_raiz.state_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_15_LSR ),
    .LSR(1'h0),
    .Q(\control_raiz.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_raiz.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\control_raiz.state_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\control_raiz.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) init_LUT4_A (
    .A(init),
    .B(\control_raiz.state [0]),
    .C(out_DONE),
    .D(rst),
    .Z(\control_raiz.state_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00f8)
  ) init_LUT4_B (
    .A(\control_raiz.state [0]),
    .B(init),
    .C(\control_raiz.out_S4 ),
    .D(rst),
    .Z(\aux.load_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0  (
    .A0(\lsrQA.in_Q_CCU2C_S0_A0 [8]),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [9]),
    .B0(\lsrQA.out_Q [8]),
    .B1(\lsrQA.out_Q [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsrQA.in_Q_CCU2C_S0_COUT [8]),
    .COUT(\lsrQA.in_Q_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [8]),
    .S1(\lsrQA.in_Q [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0_1  (
    .A0(\lsrQA.in_Q_CCU2C_S0_A0 [6]),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [7]),
    .B0(\lsrQA.out_Q [6]),
    .B1(\lsrQA.out_Q [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsrQA.in_Q_CCU2C_S0_COUT [6]),
    .COUT(\lsrQA.in_Q_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [6]),
    .S1(\lsrQA.in_Q [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0_2  (
    .A0(\lsrQA.in_Q_CCU2C_S0_A0 [4]),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [5]),
    .B0(\lsrQA.out_Q [4]),
    .B1(\lsrQA.out_Q [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsrQA.in_Q_CCU2C_S0_COUT [4]),
    .COUT(\lsrQA.in_Q_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [4]),
    .S1(\lsrQA.in_Q [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0_3  (
    .A0(\lsrQA.in_Q_CCU2C_S0_A0 [2]),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [3]),
    .B0(\lsrQA.out_Q [2]),
    .B1(\lsrQA.out_Q [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsrQA.in_Q_CCU2C_S0_COUT [2]),
    .COUT(\lsrQA.in_Q_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [2]),
    .S1(\lsrQA.in_Q [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0_4  (
    .A0(\lsrQA.in_Q_CCU2C_S0_A0 [14]),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [15]),
    .B0(\lsrQA.out_Q [14]),
    .B1(\lsrQA.out_Q [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsrQA.in_Q_CCU2C_S0_COUT [14]),
    .COUT(\lsrQA.in_Q_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [14]),
    .S1(\control_raiz.in_Q [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0_5  (
    .A0(\lsrQA.in_Q_CCU2C_S0_A0 [12]),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [13]),
    .B0(\lsrQA.out_Q [12]),
    .B1(\lsrQA.out_Q [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsrQA.in_Q_CCU2C_S0_COUT [12]),
    .COUT(\lsrQA.in_Q_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [12]),
    .S1(\lsrQA.in_Q [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0_6  (
    .A0(\lsrQA.in_Q_CCU2C_S0_A0 [10]),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [11]),
    .B0(\lsrQA.out_Q [10]),
    .B1(\lsrQA.out_Q [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\lsrQA.in_Q_CCU2C_S0_COUT [10]),
    .COUT(\lsrQA.in_Q_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [10]),
    .S1(\lsrQA.in_Q [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:43.8-47.4|comp.v:13.18-13.38|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \lsrQA.in_Q_CCU2C_S0_7  (
    .A0(1'h0),
    .A1(\lsrQA.in_Q_CCU2C_S0_A0 [1]),
    .B0(\lsrQA.out_Q [0]),
    .B1(\lsrQA.out_Q [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h1),
    .COUT(\lsrQA.in_Q_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\lsrQA.in_Q [0]),
    .S1(\lsrQA.in_Q [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_1  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_1_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_10  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_10_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [3]),
    .C(\lsrQA.in_Q [5]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_11  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_11_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [2]),
    .C(\lsrQA.in_Q [4]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_12  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_12_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [1]),
    .C(\lsrQA.in_Q [3]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_13  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_13_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [0]),
    .C(\lsrQA.in_Q [2]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_14  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_14_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.reg_A [15]),
    .C(\lsrQA.in_Q [1]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_15  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_15_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.reg_A [14]),
    .C(\lsrQA.in_Q [0]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [12]),
    .C(\lsrQA.in_Q [14]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_2  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_2_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [11]),
    .C(\lsrQA.in_Q [13]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_3  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_3_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [10]),
    .C(\lsrQA.in_Q [12]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_4  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_4_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [9]),
    .C(\lsrQA.in_Q [11]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_5  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_5_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [8]),
    .C(\lsrQA.in_Q [10]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_6  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_6_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [7]),
    .C(\lsrQA.in_Q [9]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_7  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_7_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [6]),
    .C(\lsrQA.in_Q [8]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_8  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_8_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [5]),
    .C(\lsrQA.in_Q [7]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.out_Q_TRELLIS_FF_Q_9  (
    .CE(\control_raiz.out_S2_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsrQA.out_Q_TRELLIS_FF_Q_9_DI ),
    .LSR(rst),
    .Q(\lsrQA.out_Q [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsrQA.out_Q [4]),
    .C(\lsrQA.in_Q [6]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsrQA.out_Q_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\control_raiz.in_Q [15]),
    .C(\lsrQA.out_Q [13]),
    .D(\aux.load ),
    .Z(\lsrQA.out_Q_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_1  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_10  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[5]),
    .C(\lsrQA.reg_A [3]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_11  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[4]),
    .C(\lsrQA.reg_A [2]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_12  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[3]),
    .C(\lsrQA.reg_A [1]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_13  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[2]),
    .C(\lsrQA.reg_A [0]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_14  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(in_RR[1]),
    .LSR(\lsrQA.reg_A_TRELLIS_FF_Q_15_LSR ),
    .Q(\lsrQA.reg_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_15  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(in_RR[0]),
    .LSR(\lsrQA.reg_A_TRELLIS_FF_Q_15_LSR ),
    .Q(\lsrQA.reg_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(rst),
    .D(\aux.load ),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[14]),
    .C(\lsrQA.reg_A [12]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_2  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[13]),
    .C(\lsrQA.reg_A [11]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_3  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[12]),
    .C(\lsrQA.reg_A [10]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_4  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[11]),
    .C(\lsrQA.reg_A [9]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_5  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[10]),
    .C(\lsrQA.reg_A [8]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_6  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[9]),
    .C(\lsrQA.reg_A [7]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_7  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[8]),
    .C(\lsrQA.reg_A [6]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_8  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[7]),
    .C(\lsrQA.reg_A [5]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:49.9-57.4|lsrQA.v:19.3-36.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsrQA.reg_A_TRELLIS_FF_Q_9  (
    .CE(\lsrQA.reg_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsrQA.reg_A_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\lsrQA.reg_A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[6]),
    .C(\lsrQA.reg_A [4]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(rst),
    .D(\aux.load ),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsrQA.reg_A_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(in_RR[15]),
    .C(\lsrQA.reg_A [13]),
    .D(rst),
    .Z(\lsrQA.reg_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [14]),
    .LSR(rst),
    .Q(\lsrR.out_R [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_1  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [13]),
    .LSR(rst),
    .Q(\lsrR.out_R [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_10  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [4]),
    .LSR(rst),
    .Q(\lsrR.out_R [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_11  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [3]),
    .LSR(rst),
    .Q(\lsrR.out_R [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_12  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [2]),
    .LSR(rst),
    .Q(\lsrR.out_R [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_13  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [1]),
    .LSR(rst),
    .Q(\lsrR.out_R [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_14  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [0]),
    .LSR(rst),
    .Q(\lsrR.out_R [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_15  (
    .CE(\control_raiz.out_S2 ),
    .CLK(clk),
    .DI(1'h1),
    .LSR(\lsrR.out_R_TRELLIS_FF_Q_15_LSR ),
    .Q(\lsrR.out_R [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \lsrR.out_R_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(rst),
    .D(\control_raiz.out_S4 ),
    .Z(\lsrR.out_R_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_2  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [12]),
    .LSR(rst),
    .Q(\lsrR.out_R [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_3  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [11]),
    .LSR(rst),
    .Q(\lsrR.out_R [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_4  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [10]),
    .LSR(rst),
    .Q(\lsrR.out_R [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_5  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [9]),
    .LSR(rst),
    .Q(\lsrR.out_R [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_6  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [8]),
    .LSR(rst),
    .Q(\lsrR.out_R [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_7  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [7]),
    .LSR(rst),
    .Q(\lsrR.out_R [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_8  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [6]),
    .LSR(rst),
    .Q(\lsrR.out_R [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "raiz_16.v:28.8-34.4|lsrR.v:14.3-23.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsrR.out_R_TRELLIS_FF_Q_9  (
    .CE(\control_raiz.out_S4 ),
    .CLK(clk),
    .DI(\lsrR.out_R [5]),
    .LSR(rst),
    .Q(\lsrR.out_R [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) out_DONE_TRELLIS_FF_Q (
    .CLK(clk),
    .DI(out_DONE_TRELLIS_FF_Q_DI),
    .LSR(1'h0),
    .Q(out_DONE)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z (
    .ALUT(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT),
    .BLUT(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT),
    .C0(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[4]),
    .Z(out_DONE_TRELLIS_FF_Q_DI)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z (
    .A(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[2]),
    .B(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[3]),
    .C(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[0]),
    .D(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[1]),
    .Z(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z (
    .A(\acc.N [9]),
    .B(\acc.N [10]),
    .C(\acc.N [11]),
    .D(\acc.N [12]),
    .Z(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1 (
    .A(1'h0),
    .B(\acc.N [13]),
    .C(\acc.N [14]),
    .D(\acc.N [15]),
    .Z(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_2 (
    .A(\acc.N [1]),
    .B(\acc.N [2]),
    .C(\acc.N [3]),
    .D(\acc.N [4]),
    .Z(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_3 (
    .A(\acc.N [5]),
    .B(\acc.N [6]),
    .C(\acc.N [7]),
    .D(\acc.N [8]),
    .Z(out_DONE_TRELLIS_FF_Q_DI_PFUMX_Z_C0[2])
  );
  assign \acc.N [0] = 1'h0;
  assign { \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [12], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [10], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [8], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [6], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [4], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [2], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [0] } = { \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2] };
  assign { \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [12], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [10], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [8], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [6], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [4], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [2], \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [0] } = { \acc.N_TRELLIS_FF_Q_DI [13], \acc.N_TRELLIS_FF_Q_DI [11], \acc.N_TRELLIS_FF_Q_DI [9], \acc.N_TRELLIS_FF_Q_DI [7], \acc.N_TRELLIS_FF_Q_DI [5], \acc.N_TRELLIS_FF_Q_DI [3], \acc.N_TRELLIS_FF_Q_DI [1] };
  assign \acc.N_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1:0] = { \acc.N [1], 1'h1 };
  assign \acc.clk  = clk;
  assign \acc.rst  = rst;
  assign \aux.clk  = clk;
  assign \aux.in_R  = \lsrR.out_R ;
  assign \aux.out_AUX [0] = 1'h1;
  assign \comp.in_AUX  = { \aux.out_AUX [15:1], 1'h1 };
  assign \comp.in_Q  = \lsrQA.out_Q ;
  assign \comp.out_comp_Q  = { \control_raiz.in_Q [15], \lsrQA.in_Q [14:0] };
  assign \control_raiz.clk  = clk;
  assign \control_raiz.in_Q [14:0] = \lsrQA.in_Q [14:0];
  assign \control_raiz.in_init  = init;
  assign \control_raiz.out_DONE  = out_DONE;
  assign \control_raiz.out_S1  = \aux.load ;
  assign \control_raiz.out_S3  = \acc.add ;
  assign \control_raiz.rst  = rst;
  assign { \control_raiz.state [6:3], \control_raiz.state [1] } = { \control_raiz.out_S2 , out_DONE, \aux.load , \control_raiz.out_S4 , \acc.add  };
  assign \lsrQA.add  = \control_raiz.out_S2 ;
  assign \lsrQA.clk  = clk;
  assign \lsrQA.in_Q [15] = \control_raiz.in_Q [15];
  assign { \lsrQA.in_Q_CCU2C_S0_4_COUT [13], \lsrQA.in_Q_CCU2C_S0_4_COUT [11], \lsrQA.in_Q_CCU2C_S0_4_COUT [9], \lsrQA.in_Q_CCU2C_S0_4_COUT [7], \lsrQA.in_Q_CCU2C_S0_4_COUT [5], \lsrQA.in_Q_CCU2C_S0_4_COUT [3], \lsrQA.in_Q_CCU2C_S0_4_COUT [1:0] } = { \lsrQA.in_Q_CCU2C_S0_COUT [14], \lsrQA.in_Q_CCU2C_S0_COUT [12], \lsrQA.in_Q_CCU2C_S0_COUT [10], \lsrQA.in_Q_CCU2C_S0_COUT [8], \lsrQA.in_Q_CCU2C_S0_COUT [6], \lsrQA.in_Q_CCU2C_S0_COUT [4], \lsrQA.in_Q_CCU2C_S0_COUT [2], \lsrQA.out_Q [0] };
  assign \lsrQA.in_Q_CCU2C_S0_A0 [0] = 1'h0;
  assign { \lsrQA.in_Q_CCU2C_S0_COUT [15], \lsrQA.in_Q_CCU2C_S0_COUT [13], \lsrQA.in_Q_CCU2C_S0_COUT [11], \lsrQA.in_Q_CCU2C_S0_COUT [9], \lsrQA.in_Q_CCU2C_S0_COUT [7], \lsrQA.in_Q_CCU2C_S0_COUT [5], \lsrQA.in_Q_CCU2C_S0_COUT [3], \lsrQA.in_Q_CCU2C_S0_COUT [1:0] } = { \lsrQA.in_Q_CCU2C_S0_4_COUT [14], \lsrQA.in_Q_CCU2C_S0_4_COUT [12], \lsrQA.in_Q_CCU2C_S0_4_COUT [10], \lsrQA.in_Q_CCU2C_S0_4_COUT [8], \lsrQA.in_Q_CCU2C_S0_4_COUT [6], \lsrQA.in_Q_CCU2C_S0_4_COUT [4], \lsrQA.in_Q_CCU2C_S0_4_COUT [2], \lsrQA.out_Q [0], 1'h1 };
  assign \lsrQA.in_RR  = in_RR;
  assign \lsrQA.load  = rst;
  assign \lsrQA.shift  = \aux.load ;
  assign \lsrR.clk  = clk;
  assign \lsrR.lsb  = \control_raiz.out_S2 ;
  assign \lsrR.rst  = rst;
  assign \lsrR.shift  = \control_raiz.out_S4 ;
  assign out_Q = \lsrQA.out_Q ;
  assign out_R = \lsrR.out_R ;
  assign w_AUX = { \aux.out_AUX [15:1], 1'h1 };
  assign w_Q = { \control_raiz.in_Q [15], \lsrQA.in_Q [14:0] };
  assign w_S1 = \aux.load ;
  assign w_S2 = \control_raiz.out_S2 ;
  assign w_S3 = \acc.add ;
  assign w_S4 = \control_raiz.out_S4 ;
endmodule
